# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)

.model bsg_adder_ripple_carry_width_p16
.inputs a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15]
.outputs s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o
.names $false
.names $true
1
.names $undef
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names a_i[0] b_i[0] s_o[0]
10 1
01 1
.names a_i[1] b_i[1] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names a_i[2] b_i[2] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names a_i[3] b_i[3] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names a_i[4] b_i[4] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names a_i[5] b_i[5] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names a_i[6] b_i[6] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names a_i[7] b_i[7] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names a_i[8] b_i[8] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names a_i[9] b_i[9] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names a_i[10] b_i[10] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names a_i[11] b_i[11] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names a_i[12] b_i[12] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names a_i[13] b_i[13] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names a_i[14] b_i[14] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names a_i[15] b_i[15] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names a_i[0] b_i[0] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names a_i[1] b_i[1] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names a_i[2] b_i[2] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names a_i[3] b_i[3] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names a_i[4] b_i[4] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names a_i[5] b_i[5] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names a_i[6] b_i[6] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names a_i[7] b_i[7] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names a_i[8] b_i[8] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names a_i[9] b_i[9] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names a_i[10] b_i[10] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names a_i[11] b_i[11] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names a_i[12] b_i[12] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names a_i[13] b_i[13] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names a_i[14] b_i[14] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names a_i[15] b_i[15] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.end

.model bsg_and_width_p16
.inputs a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] o[8] o[9] o[10] o[11] o[12] o[13] o[14] o[15]
.names $false
.names $true
1
.names $undef
.names a_i[15] b_i[15] o[15]
11 1
.names a_i[14] b_i[14] o[14]
11 1
.names a_i[13] b_i[13] o[13]
11 1
.names a_i[12] b_i[12] o[12]
11 1
.names a_i[11] b_i[11] o[11]
11 1
.names a_i[10] b_i[10] o[10]
11 1
.names a_i[9] b_i[9] o[9]
11 1
.names a_i[8] b_i[8] o[8]
11 1
.names a_i[7] b_i[7] o[7]
11 1
.names a_i[6] b_i[6] o[6]
11 1
.names a_i[5] b_i[5] o[5]
11 1
.names a_i[4] b_i[4] o[4]
11 1
.names a_i[3] b_i[3] o[3]
11 1
.names a_i[2] b_i[2] o[2]
11 1
.names a_i[1] b_i[1] o[1]
11 1
.names a_i[0] b_i[0] o[0]
11 1
.end

.model bsg_mul_array
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] o[8] o[9] o[10] o[11] o[12] o[13] o[14] o[15] o[16] o[17] o[18] o[19] o[20] o[21] o[22] o[23] o[24] o[25] o[26] o[27] o[28] o[29] o[30] o[31]
.names $false
.names $true
1
.names $undef
.names a_i[15] b_i[0] and0.o[15]
11 1
.names a_i[14] b_i[0] and0.o[14]
11 1
.names a_i[13] b_i[0] and0.o[13]
11 1
.names a_i[12] b_i[0] and0.o[12]
11 1
.names a_i[11] b_i[0] and0.o[11]
11 1
.names a_i[10] b_i[0] and0.o[10]
11 1
.names a_i[9] b_i[0] and0.o[9]
11 1
.names a_i[8] b_i[0] and0.o[8]
11 1
.names a_i[7] b_i[0] and0.o[7]
11 1
.names a_i[6] b_i[0] and0.o[6]
11 1
.names a_i[5] b_i[0] and0.o[5]
11 1
.names a_i[4] b_i[0] and0.o[4]
11 1
.names a_i[3] b_i[0] and0.o[3]
11 1
.names a_i[2] b_i[0] and0.o[2]
11 1
.names a_i[1] b_i[0] and0.o[1]
11 1
.names a_i[0] b_i[0] and0.o[0]
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_0__genblk1_first_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_0__genblk1_first_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_0__genblk1_first_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_0__genblk1_first_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_0__genblk1_first_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_0__genblk1_first_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_0__genblk1_first_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_0__genblk1_first_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_0__genblk1_first_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_0__genblk1_first_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_0__genblk1_first_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_0__genblk1_first_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_0__genblk1_first_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_0__genblk1_first_row.adder0.s_o[14]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[15] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_0__genblk1_first_row.adder0.s_o[15]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[0] and0.o[1] genblk1_0__genblk1_first_row.adder0.s_o[0]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[1] and0.o[2] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[2] and0.o[3] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[3] and0.o[4] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[4] and0.o[5] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[5] and0.o[6] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[6] and0.o[7] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[7] and0.o[8] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[8] and0.o[9] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[9] and0.o[10] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[10] and0.o[11] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[11] and0.o[12] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[12] and0.o[13] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[13] and0.o[14] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[14] and0.o[15] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_0__genblk1_first_row.adder0.a_i[0] and0.o[1] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[1] and0.o[2] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[2] and0.o[3] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[3] and0.o[4] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[4] and0.o[5] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[5] and0.o[6] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[6] and0.o[7] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[7] and0.o[8] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[8] and0.o[9] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[9] and0.o[10] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[10] and0.o[11] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[11] and0.o[12] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[12] and0.o[13] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[13] and0.o[14] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[14] and0.o[15] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[15] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names genblk1_0__genblk1_first_row.adder0.a_i[15] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_0__genblk1_first_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[15]
11 1
.names a_i[14] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[14]
11 1
.names a_i[13] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[13]
11 1
.names a_i[12] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[12]
11 1
.names a_i[11] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[11]
11 1
.names a_i[10] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[10]
11 1
.names a_i[9] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[9]
11 1
.names a_i[8] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[8]
11 1
.names a_i[7] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[7]
11 1
.names a_i[6] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[6]
11 1
.names a_i[5] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[5]
11 1
.names a_i[4] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[4]
11 1
.names a_i[3] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[3]
11 1
.names a_i[2] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[2]
11 1
.names a_i[1] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[1]
11 1
.names a_i[0] b_i[1] genblk1_0__genblk1_first_row.adder0.a_i[0]
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_10__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_10__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_10__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_10__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_10__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_10__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_10__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_10__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_10__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_10__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_10__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_10__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_10__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_10__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_10__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[0] genblk1_10__genblk1_mid_row.adder0.b_i[0] genblk1_10__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[1] genblk1_10__genblk1_mid_row.adder0.b_i[1] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[2] genblk1_10__genblk1_mid_row.adder0.b_i[2] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[3] genblk1_10__genblk1_mid_row.adder0.b_i[3] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[4] genblk1_10__genblk1_mid_row.adder0.b_i[4] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[5] genblk1_10__genblk1_mid_row.adder0.b_i[5] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[6] genblk1_10__genblk1_mid_row.adder0.b_i[6] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[7] genblk1_10__genblk1_mid_row.adder0.b_i[7] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[8] genblk1_10__genblk1_mid_row.adder0.b_i[8] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[9] genblk1_10__genblk1_mid_row.adder0.b_i[9] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[10] genblk1_10__genblk1_mid_row.adder0.b_i[10] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[11] genblk1_10__genblk1_mid_row.adder0.b_i[11] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[12] genblk1_10__genblk1_mid_row.adder0.b_i[12] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[13] genblk1_10__genblk1_mid_row.adder0.b_i[13] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[14] genblk1_10__genblk1_mid_row.adder0.b_i[14] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[15] genblk1_10__genblk1_mid_row.adder0.b_i[15] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[0] genblk1_10__genblk1_mid_row.adder0.b_i[0] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[1] genblk1_10__genblk1_mid_row.adder0.b_i[1] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[2] genblk1_10__genblk1_mid_row.adder0.b_i[2] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[3] genblk1_10__genblk1_mid_row.adder0.b_i[3] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[4] genblk1_10__genblk1_mid_row.adder0.b_i[4] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[5] genblk1_10__genblk1_mid_row.adder0.b_i[5] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[6] genblk1_10__genblk1_mid_row.adder0.b_i[6] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[7] genblk1_10__genblk1_mid_row.adder0.b_i[7] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[8] genblk1_10__genblk1_mid_row.adder0.b_i[8] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[9] genblk1_10__genblk1_mid_row.adder0.b_i[9] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[10] genblk1_10__genblk1_mid_row.adder0.b_i[10] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[11] genblk1_10__genblk1_mid_row.adder0.b_i[11] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[12] genblk1_10__genblk1_mid_row.adder0.b_i[12] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[13] genblk1_10__genblk1_mid_row.adder0.b_i[13] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[14] genblk1_10__genblk1_mid_row.adder0.b_i[14] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_10__genblk1_mid_row.adder0.a_i[15] genblk1_10__genblk1_mid_row.adder0.b_i[15] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_10__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names genblk1_10__genblk1_mid_row.a_i[15] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[15]
11 1
.names genblk1_10__genblk1_mid_row.a_i[14] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[14]
11 1
.names genblk1_10__genblk1_mid_row.a_i[13] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[13]
11 1
.names genblk1_10__genblk1_mid_row.a_i[12] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[12]
11 1
.names genblk1_10__genblk1_mid_row.a_i[11] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[11]
11 1
.names genblk1_10__genblk1_mid_row.a_i[10] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[10]
11 1
.names genblk1_10__genblk1_mid_row.a_i[9] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[9]
11 1
.names genblk1_10__genblk1_mid_row.a_i[8] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[8]
11 1
.names genblk1_10__genblk1_mid_row.a_i[7] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[7]
11 1
.names genblk1_10__genblk1_mid_row.a_i[6] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[6]
11 1
.names genblk1_10__genblk1_mid_row.a_i[5] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[5]
11 1
.names genblk1_10__genblk1_mid_row.a_i[4] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[4]
11 1
.names genblk1_10__genblk1_mid_row.a_i[3] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[3]
11 1
.names genblk1_10__genblk1_mid_row.a_i[2] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[2]
11 1
.names genblk1_10__genblk1_mid_row.a_i[1] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[1]
11 1
.names genblk1_10__genblk1_mid_row.a_i[0] genblk1_10__genblk1_mid_row.and0.b_i[0] genblk1_10__genblk1_mid_row.adder0.a_i[0]
11 1
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[0] E=genblk1_11__genblk1_mid_row.N66 Q=o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[1] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[2] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[3] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[4] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[5] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[6] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[7] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[8] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[9] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[10] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[11] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[12] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[13] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[14] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.s_o[15] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.s_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_11__genblk1_mid_row.adder0.c_o E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.c_o R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[1] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[2] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[3] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[4] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[5] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[6] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[7] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[8] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[9] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[10] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[11] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[12] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[13] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[14] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.a_i[15] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.a_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.b_i[13] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.b_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.b_i[14] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.b_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.b_i[15] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_11__genblk1_mid_row.b_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.prod_accum_i[0] E=genblk1_11__genblk1_mid_row.N66 Q=o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.prod_accum_i[1] E=genblk1_11__genblk1_mid_row.N66 Q=o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.prod_accum_i[2] E=genblk1_11__genblk1_mid_row.N66 Q=o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.prod_accum_i[3] E=genblk1_11__genblk1_mid_row.N66 Q=o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.prod_accum_i[4] E=genblk1_11__genblk1_mid_row.N66 Q=o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.prod_accum_i[5] E=genblk1_11__genblk1_mid_row.N66 Q=o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.prod_accum_i[6] E=genblk1_11__genblk1_mid_row.N66 Q=o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.prod_accum_i[7] E=genblk1_11__genblk1_mid_row.N66 Q=o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.prod_accum_i[8] E=genblk1_11__genblk1_mid_row.N66 Q=o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.prod_accum_i[9] E=genblk1_11__genblk1_mid_row.N66 Q=o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.prod_accum_i[10] E=genblk1_11__genblk1_mid_row.N66 Q=o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_10__genblk1_mid_row.adder0.s_o[0] E=genblk1_11__genblk1_mid_row.N66 Q=o[11] R=rst_i
.names rst_i genblk1_11__genblk1_mid_row.N1
0 1
.names v_i genblk1_11__genblk1_mid_row.N65
0 1
.names genblk1_11__genblk1_mid_row.N65 genblk1_11__genblk1_mid_row.N1 genblk1_11__genblk1_mid_row.N66
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_11__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_11__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_11__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_11__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_11__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_11__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_11__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_11__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_11__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_11__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_11__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_11__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_11__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_11__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_11__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[0] genblk1_10__genblk1_mid_row.adder0.s_o[1] genblk1_11__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[1] genblk1_10__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[2] genblk1_10__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[3] genblk1_10__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[4] genblk1_10__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[5] genblk1_10__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[6] genblk1_10__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[7] genblk1_10__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[8] genblk1_10__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[9] genblk1_10__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[10] genblk1_10__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[11] genblk1_10__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[12] genblk1_10__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[13] genblk1_10__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[14] genblk1_10__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[15] genblk1_10__genblk1_mid_row.adder0.c_o $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[0] genblk1_10__genblk1_mid_row.adder0.s_o[1] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[1] genblk1_10__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[2] genblk1_10__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[3] genblk1_10__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[4] genblk1_10__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[5] genblk1_10__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[6] genblk1_10__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[7] genblk1_10__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[8] genblk1_10__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[9] genblk1_10__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[10] genblk1_10__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[11] genblk1_10__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[12] genblk1_10__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[13] genblk1_10__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[14] genblk1_10__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_11__genblk1_mid_row.adder0.a_i[15] genblk1_10__genblk1_mid_row.adder0.c_o $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_11__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names genblk1_10__genblk1_mid_row.a_i[15] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[15]
11 1
.names genblk1_10__genblk1_mid_row.a_i[14] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[14]
11 1
.names genblk1_10__genblk1_mid_row.a_i[13] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[13]
11 1
.names genblk1_10__genblk1_mid_row.a_i[12] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[12]
11 1
.names genblk1_10__genblk1_mid_row.a_i[11] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[11]
11 1
.names genblk1_10__genblk1_mid_row.a_i[10] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[10]
11 1
.names genblk1_10__genblk1_mid_row.a_i[9] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[9]
11 1
.names genblk1_10__genblk1_mid_row.a_i[8] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[8]
11 1
.names genblk1_10__genblk1_mid_row.a_i[7] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[7]
11 1
.names genblk1_10__genblk1_mid_row.a_i[6] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[6]
11 1
.names genblk1_10__genblk1_mid_row.a_i[5] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[5]
11 1
.names genblk1_10__genblk1_mid_row.a_i[4] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[4]
11 1
.names genblk1_10__genblk1_mid_row.a_i[3] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[3]
11 1
.names genblk1_10__genblk1_mid_row.a_i[2] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[2]
11 1
.names genblk1_10__genblk1_mid_row.a_i[1] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[1]
11 1
.names genblk1_10__genblk1_mid_row.a_i[0] genblk1_10__genblk1_mid_row.b_i[12] genblk1_11__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_12__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_12__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_12__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_12__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_12__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_12__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_12__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_12__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_12__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_12__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_12__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_12__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_12__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_12__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_12__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[0] genblk1_11__genblk1_mid_row.s_o[1] o[13]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[1] genblk1_11__genblk1_mid_row.s_o[2] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[2] genblk1_11__genblk1_mid_row.s_o[3] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[3] genblk1_11__genblk1_mid_row.s_o[4] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[4] genblk1_11__genblk1_mid_row.s_o[5] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[5] genblk1_11__genblk1_mid_row.s_o[6] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[6] genblk1_11__genblk1_mid_row.s_o[7] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[7] genblk1_11__genblk1_mid_row.s_o[8] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[8] genblk1_11__genblk1_mid_row.s_o[9] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[9] genblk1_11__genblk1_mid_row.s_o[10] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[10] genblk1_11__genblk1_mid_row.s_o[11] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[11] genblk1_11__genblk1_mid_row.s_o[12] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[12] genblk1_11__genblk1_mid_row.s_o[13] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[13] genblk1_11__genblk1_mid_row.s_o[14] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[14] genblk1_11__genblk1_mid_row.s_o[15] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[15] genblk1_11__genblk1_mid_row.c_o $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[0] genblk1_11__genblk1_mid_row.s_o[1] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[1] genblk1_11__genblk1_mid_row.s_o[2] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[2] genblk1_11__genblk1_mid_row.s_o[3] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[3] genblk1_11__genblk1_mid_row.s_o[4] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[4] genblk1_11__genblk1_mid_row.s_o[5] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[5] genblk1_11__genblk1_mid_row.s_o[6] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[6] genblk1_11__genblk1_mid_row.s_o[7] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[7] genblk1_11__genblk1_mid_row.s_o[8] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[8] genblk1_11__genblk1_mid_row.s_o[9] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[9] genblk1_11__genblk1_mid_row.s_o[10] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[10] genblk1_11__genblk1_mid_row.s_o[11] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[11] genblk1_11__genblk1_mid_row.s_o[12] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[12] genblk1_11__genblk1_mid_row.s_o[13] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[13] genblk1_11__genblk1_mid_row.s_o[14] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[14] genblk1_11__genblk1_mid_row.s_o[15] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_12__genblk1_mid_row.adder0.a_i[15] genblk1_11__genblk1_mid_row.c_o $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_12__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names genblk1_11__genblk1_mid_row.a_o[15] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[15]
11 1
.names genblk1_11__genblk1_mid_row.a_o[14] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[14]
11 1
.names genblk1_11__genblk1_mid_row.a_o[13] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[13]
11 1
.names genblk1_11__genblk1_mid_row.a_o[12] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[12]
11 1
.names genblk1_11__genblk1_mid_row.a_o[11] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[11]
11 1
.names genblk1_11__genblk1_mid_row.a_o[10] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[10]
11 1
.names genblk1_11__genblk1_mid_row.a_o[9] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[9]
11 1
.names genblk1_11__genblk1_mid_row.a_o[8] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[8]
11 1
.names genblk1_11__genblk1_mid_row.a_o[7] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[7]
11 1
.names genblk1_11__genblk1_mid_row.a_o[6] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[6]
11 1
.names genblk1_11__genblk1_mid_row.a_o[5] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[5]
11 1
.names genblk1_11__genblk1_mid_row.a_o[4] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[4]
11 1
.names genblk1_11__genblk1_mid_row.a_o[3] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[3]
11 1
.names genblk1_11__genblk1_mid_row.a_o[2] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[2]
11 1
.names genblk1_11__genblk1_mid_row.a_o[1] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[1]
11 1
.names genblk1_11__genblk1_mid_row.a_o[0] genblk1_11__genblk1_mid_row.b_o[13] genblk1_12__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_13__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_13__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_13__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_13__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_13__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_13__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_13__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_13__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_13__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_13__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_13__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_13__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_13__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_13__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_13__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[0] genblk1_12__genblk1_mid_row.adder0.s_o[1] o[14]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[1] genblk1_12__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[2] genblk1_12__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[3] genblk1_12__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[4] genblk1_12__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[5] genblk1_12__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[6] genblk1_12__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[7] genblk1_12__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[8] genblk1_12__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[9] genblk1_12__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[10] genblk1_12__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[11] genblk1_12__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[12] genblk1_12__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[13] genblk1_12__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[14] genblk1_12__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[15] genblk1_12__genblk1_mid_row.adder0.c_o $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[0] genblk1_12__genblk1_mid_row.adder0.s_o[1] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[1] genblk1_12__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[2] genblk1_12__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[3] genblk1_12__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[4] genblk1_12__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[5] genblk1_12__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[6] genblk1_12__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[7] genblk1_12__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[8] genblk1_12__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[9] genblk1_12__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[10] genblk1_12__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[11] genblk1_12__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[12] genblk1_12__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[13] genblk1_12__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[14] genblk1_12__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_13__genblk1_mid_row.adder0.a_i[15] genblk1_12__genblk1_mid_row.adder0.c_o $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_13__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names genblk1_11__genblk1_mid_row.a_o[15] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[15]
11 1
.names genblk1_11__genblk1_mid_row.a_o[14] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[14]
11 1
.names genblk1_11__genblk1_mid_row.a_o[13] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[13]
11 1
.names genblk1_11__genblk1_mid_row.a_o[12] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[12]
11 1
.names genblk1_11__genblk1_mid_row.a_o[11] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[11]
11 1
.names genblk1_11__genblk1_mid_row.a_o[10] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[10]
11 1
.names genblk1_11__genblk1_mid_row.a_o[9] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[9]
11 1
.names genblk1_11__genblk1_mid_row.a_o[8] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[8]
11 1
.names genblk1_11__genblk1_mid_row.a_o[7] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[7]
11 1
.names genblk1_11__genblk1_mid_row.a_o[6] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[6]
11 1
.names genblk1_11__genblk1_mid_row.a_o[5] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[5]
11 1
.names genblk1_11__genblk1_mid_row.a_o[4] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[4]
11 1
.names genblk1_11__genblk1_mid_row.a_o[3] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[3]
11 1
.names genblk1_11__genblk1_mid_row.a_o[2] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[2]
11 1
.names genblk1_11__genblk1_mid_row.a_o[1] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[1]
11 1
.names genblk1_11__genblk1_mid_row.a_o[0] genblk1_11__genblk1_mid_row.b_o[14] genblk1_13__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] o[16]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] o[17]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] o[18]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] o[19]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] o[20]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] o[21]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] o[22]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] o[23]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] o[24]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] o[25]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] o[26]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] o[27]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] o[28]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] o[29]
10 1
01 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] o[30]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[0] genblk1_13__genblk1_mid_row.adder0.s_o[1] o[15]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[1] genblk1_13__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[2] genblk1_13__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[3] genblk1_13__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[4] genblk1_13__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[5] genblk1_13__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[6] genblk1_13__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[7] genblk1_13__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[8] genblk1_13__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[9] genblk1_13__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[10] genblk1_13__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[11] genblk1_13__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[12] genblk1_13__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[13] genblk1_13__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[14] genblk1_13__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[15] genblk1_13__genblk1_mid_row.adder0.c_o $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_14__genblk1_last_row.adder0.a_i[0] genblk1_13__genblk1_mid_row.adder0.s_o[1] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[1] genblk1_13__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[2] genblk1_13__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[3] genblk1_13__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[4] genblk1_13__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[5] genblk1_13__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[6] genblk1_13__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[7] genblk1_13__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[8] genblk1_13__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[9] genblk1_13__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[10] genblk1_13__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[11] genblk1_13__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[12] genblk1_13__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[13] genblk1_13__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[14] genblk1_13__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_14__genblk1_last_row.adder0.a_i[15] genblk1_13__genblk1_mid_row.adder0.c_o $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y o[31]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names genblk1_11__genblk1_mid_row.a_o[15] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[15]
11 1
.names genblk1_11__genblk1_mid_row.a_o[14] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[14]
11 1
.names genblk1_11__genblk1_mid_row.a_o[13] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[13]
11 1
.names genblk1_11__genblk1_mid_row.a_o[12] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[12]
11 1
.names genblk1_11__genblk1_mid_row.a_o[11] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[11]
11 1
.names genblk1_11__genblk1_mid_row.a_o[10] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[10]
11 1
.names genblk1_11__genblk1_mid_row.a_o[9] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[9]
11 1
.names genblk1_11__genblk1_mid_row.a_o[8] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[8]
11 1
.names genblk1_11__genblk1_mid_row.a_o[7] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[7]
11 1
.names genblk1_11__genblk1_mid_row.a_o[6] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[6]
11 1
.names genblk1_11__genblk1_mid_row.a_o[5] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[5]
11 1
.names genblk1_11__genblk1_mid_row.a_o[4] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[4]
11 1
.names genblk1_11__genblk1_mid_row.a_o[3] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[3]
11 1
.names genblk1_11__genblk1_mid_row.a_o[2] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[2]
11 1
.names genblk1_11__genblk1_mid_row.a_o[1] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[1]
11 1
.names genblk1_11__genblk1_mid_row.a_o[0] genblk1_11__genblk1_mid_row.b_o[15] genblk1_14__genblk1_last_row.adder0.a_i[0]
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_1__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_1__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_1__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_1__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_1__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_1__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_1__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_1__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_1__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_1__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_1__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_1__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_1__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_1__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_1__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[0] genblk1_0__genblk1_first_row.adder0.s_o[1] genblk1_1__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[1] genblk1_0__genblk1_first_row.adder0.s_o[2] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[2] genblk1_0__genblk1_first_row.adder0.s_o[3] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[3] genblk1_0__genblk1_first_row.adder0.s_o[4] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[4] genblk1_0__genblk1_first_row.adder0.s_o[5] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[5] genblk1_0__genblk1_first_row.adder0.s_o[6] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[6] genblk1_0__genblk1_first_row.adder0.s_o[7] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[7] genblk1_0__genblk1_first_row.adder0.s_o[8] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[8] genblk1_0__genblk1_first_row.adder0.s_o[9] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[9] genblk1_0__genblk1_first_row.adder0.s_o[10] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[10] genblk1_0__genblk1_first_row.adder0.s_o[11] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[11] genblk1_0__genblk1_first_row.adder0.s_o[12] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[12] genblk1_0__genblk1_first_row.adder0.s_o[13] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[13] genblk1_0__genblk1_first_row.adder0.s_o[14] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[14] genblk1_0__genblk1_first_row.adder0.s_o[15] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[15] genblk1_0__genblk1_first_row.adder0.c_o $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[0] genblk1_0__genblk1_first_row.adder0.s_o[1] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[1] genblk1_0__genblk1_first_row.adder0.s_o[2] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[2] genblk1_0__genblk1_first_row.adder0.s_o[3] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[3] genblk1_0__genblk1_first_row.adder0.s_o[4] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[4] genblk1_0__genblk1_first_row.adder0.s_o[5] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[5] genblk1_0__genblk1_first_row.adder0.s_o[6] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[6] genblk1_0__genblk1_first_row.adder0.s_o[7] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[7] genblk1_0__genblk1_first_row.adder0.s_o[8] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[8] genblk1_0__genblk1_first_row.adder0.s_o[9] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[9] genblk1_0__genblk1_first_row.adder0.s_o[10] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[10] genblk1_0__genblk1_first_row.adder0.s_o[11] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[11] genblk1_0__genblk1_first_row.adder0.s_o[12] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[12] genblk1_0__genblk1_first_row.adder0.s_o[13] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[13] genblk1_0__genblk1_first_row.adder0.s_o[14] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[14] genblk1_0__genblk1_first_row.adder0.s_o[15] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_1__genblk1_mid_row.adder0.a_i[15] genblk1_0__genblk1_first_row.adder0.c_o $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_1__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[15]
11 1
.names a_i[14] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[14]
11 1
.names a_i[13] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[13]
11 1
.names a_i[12] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[12]
11 1
.names a_i[11] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[11]
11 1
.names a_i[10] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[10]
11 1
.names a_i[9] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[9]
11 1
.names a_i[8] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[8]
11 1
.names a_i[7] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[7]
11 1
.names a_i[6] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[6]
11 1
.names a_i[5] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[5]
11 1
.names a_i[4] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[4]
11 1
.names a_i[3] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[3]
11 1
.names a_i[2] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[2]
11 1
.names a_i[1] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[1]
11 1
.names a_i[0] b_i[2] genblk1_1__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_2__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_2__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_2__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_2__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_2__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_2__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_2__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_2__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_2__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_2__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_2__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_2__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_2__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_2__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_2__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[0] genblk1_1__genblk1_mid_row.adder0.s_o[1] genblk1_2__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[1] genblk1_1__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[2] genblk1_1__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[3] genblk1_1__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[4] genblk1_1__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[5] genblk1_1__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[6] genblk1_1__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[7] genblk1_1__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[8] genblk1_1__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[9] genblk1_1__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[10] genblk1_1__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[11] genblk1_1__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[12] genblk1_1__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[13] genblk1_1__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[14] genblk1_1__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[15] genblk1_1__genblk1_mid_row.adder0.c_o $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[0] genblk1_1__genblk1_mid_row.adder0.s_o[1] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[1] genblk1_1__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[2] genblk1_1__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[3] genblk1_1__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[4] genblk1_1__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[5] genblk1_1__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[6] genblk1_1__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[7] genblk1_1__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[8] genblk1_1__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[9] genblk1_1__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[10] genblk1_1__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[11] genblk1_1__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[12] genblk1_1__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[13] genblk1_1__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[14] genblk1_1__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_2__genblk1_mid_row.adder0.a_i[15] genblk1_1__genblk1_mid_row.adder0.c_o $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_2__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[15]
11 1
.names a_i[14] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[14]
11 1
.names a_i[13] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[13]
11 1
.names a_i[12] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[12]
11 1
.names a_i[11] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[11]
11 1
.names a_i[10] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[10]
11 1
.names a_i[9] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[9]
11 1
.names a_i[8] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[8]
11 1
.names a_i[7] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[7]
11 1
.names a_i[6] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[6]
11 1
.names a_i[5] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[5]
11 1
.names a_i[4] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[4]
11 1
.names a_i[3] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[3]
11 1
.names a_i[2] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[2]
11 1
.names a_i[1] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[1]
11 1
.names a_i[0] b_i[3] genblk1_2__genblk1_mid_row.adder0.a_i[0]
11 1
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.prod_accum_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[1] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[2] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[3] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[4] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[5] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[6] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[7] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[8] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[9] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[10] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[11] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[12] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[13] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[14] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.s_o[15] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.s_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.adder0.c_o E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.c_o R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[1] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[2] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[3] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[4] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[5] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[6] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[7] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[8] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[9] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[10] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[11] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[12] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[13] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[14] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[15] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.a_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[5] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.b_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[6] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.b_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[7] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.b_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[8] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.b_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[9] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.b_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[10] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.b_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[11] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.b_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[12] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.b_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[13] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.b_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[14] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.b_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[15] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.b_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=and0.o[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.prod_accum_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_0__genblk1_first_row.adder0.s_o[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.prod_accum_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_1__genblk1_mid_row.adder0.s_o[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.prod_accum_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_2__genblk1_mid_row.adder0.s_o[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_3__genblk1_mid_row.prod_accum_o[3] R=rst_i
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_3__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_3__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_3__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_3__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_3__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_3__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_3__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_3__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_3__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_3__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_3__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_3__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_3__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_3__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_3__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[0] genblk1_2__genblk1_mid_row.adder0.s_o[1] genblk1_3__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[1] genblk1_2__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[2] genblk1_2__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[3] genblk1_2__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[4] genblk1_2__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[5] genblk1_2__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[6] genblk1_2__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[7] genblk1_2__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[8] genblk1_2__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[9] genblk1_2__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[10] genblk1_2__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[11] genblk1_2__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[12] genblk1_2__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[13] genblk1_2__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[14] genblk1_2__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[15] genblk1_2__genblk1_mid_row.adder0.c_o $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[0] genblk1_2__genblk1_mid_row.adder0.s_o[1] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[1] genblk1_2__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[2] genblk1_2__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[3] genblk1_2__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[4] genblk1_2__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[5] genblk1_2__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[6] genblk1_2__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[7] genblk1_2__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[8] genblk1_2__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[9] genblk1_2__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[10] genblk1_2__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[11] genblk1_2__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[12] genblk1_2__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[13] genblk1_2__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[14] genblk1_2__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_3__genblk1_mid_row.adder0.a_i[15] genblk1_2__genblk1_mid_row.adder0.c_o $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_3__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[15]
11 1
.names a_i[14] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[14]
11 1
.names a_i[13] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[13]
11 1
.names a_i[12] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[12]
11 1
.names a_i[11] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[11]
11 1
.names a_i[10] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[10]
11 1
.names a_i[9] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[9]
11 1
.names a_i[8] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[8]
11 1
.names a_i[7] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[7]
11 1
.names a_i[6] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[6]
11 1
.names a_i[5] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[5]
11 1
.names a_i[4] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[4]
11 1
.names a_i[3] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[3]
11 1
.names a_i[2] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[2]
11 1
.names a_i[1] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[1]
11 1
.names a_i[0] b_i[4] genblk1_3__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_4__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_4__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_4__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_4__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_4__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_4__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_4__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_4__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_4__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_4__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_4__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_4__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_4__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_4__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_4__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[0] genblk1_3__genblk1_mid_row.s_o[1] genblk1_4__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[1] genblk1_3__genblk1_mid_row.s_o[2] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[2] genblk1_3__genblk1_mid_row.s_o[3] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[3] genblk1_3__genblk1_mid_row.s_o[4] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[4] genblk1_3__genblk1_mid_row.s_o[5] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[5] genblk1_3__genblk1_mid_row.s_o[6] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[6] genblk1_3__genblk1_mid_row.s_o[7] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[7] genblk1_3__genblk1_mid_row.s_o[8] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[8] genblk1_3__genblk1_mid_row.s_o[9] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[9] genblk1_3__genblk1_mid_row.s_o[10] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[10] genblk1_3__genblk1_mid_row.s_o[11] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[11] genblk1_3__genblk1_mid_row.s_o[12] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[12] genblk1_3__genblk1_mid_row.s_o[13] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[13] genblk1_3__genblk1_mid_row.s_o[14] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[14] genblk1_3__genblk1_mid_row.s_o[15] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[15] genblk1_3__genblk1_mid_row.c_o $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[0] genblk1_3__genblk1_mid_row.s_o[1] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[1] genblk1_3__genblk1_mid_row.s_o[2] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[2] genblk1_3__genblk1_mid_row.s_o[3] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[3] genblk1_3__genblk1_mid_row.s_o[4] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[4] genblk1_3__genblk1_mid_row.s_o[5] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[5] genblk1_3__genblk1_mid_row.s_o[6] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[6] genblk1_3__genblk1_mid_row.s_o[7] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[7] genblk1_3__genblk1_mid_row.s_o[8] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[8] genblk1_3__genblk1_mid_row.s_o[9] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[9] genblk1_3__genblk1_mid_row.s_o[10] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[10] genblk1_3__genblk1_mid_row.s_o[11] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[11] genblk1_3__genblk1_mid_row.s_o[12] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[12] genblk1_3__genblk1_mid_row.s_o[13] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[13] genblk1_3__genblk1_mid_row.s_o[14] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[14] genblk1_3__genblk1_mid_row.s_o[15] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_4__genblk1_mid_row.adder0.a_i[15] genblk1_3__genblk1_mid_row.c_o $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_4__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names genblk1_3__genblk1_mid_row.a_o[15] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[15]
11 1
.names genblk1_3__genblk1_mid_row.a_o[14] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[14]
11 1
.names genblk1_3__genblk1_mid_row.a_o[13] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[13]
11 1
.names genblk1_3__genblk1_mid_row.a_o[12] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[12]
11 1
.names genblk1_3__genblk1_mid_row.a_o[11] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[11]
11 1
.names genblk1_3__genblk1_mid_row.a_o[10] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[10]
11 1
.names genblk1_3__genblk1_mid_row.a_o[9] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[9]
11 1
.names genblk1_3__genblk1_mid_row.a_o[8] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[8]
11 1
.names genblk1_3__genblk1_mid_row.a_o[7] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[7]
11 1
.names genblk1_3__genblk1_mid_row.a_o[6] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[6]
11 1
.names genblk1_3__genblk1_mid_row.a_o[5] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[5]
11 1
.names genblk1_3__genblk1_mid_row.a_o[4] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[4]
11 1
.names genblk1_3__genblk1_mid_row.a_o[3] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[3]
11 1
.names genblk1_3__genblk1_mid_row.a_o[2] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[2]
11 1
.names genblk1_3__genblk1_mid_row.a_o[1] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[1]
11 1
.names genblk1_3__genblk1_mid_row.a_o[0] genblk1_3__genblk1_mid_row.b_o[5] genblk1_4__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_5__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_5__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_5__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_5__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_5__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_5__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_5__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_5__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_5__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_5__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_5__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_5__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_5__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_5__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_5__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[0] genblk1_4__genblk1_mid_row.adder0.s_o[1] genblk1_5__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[1] genblk1_4__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[2] genblk1_4__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[3] genblk1_4__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[4] genblk1_4__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[5] genblk1_4__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[6] genblk1_4__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[7] genblk1_4__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[8] genblk1_4__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[9] genblk1_4__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[10] genblk1_4__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[11] genblk1_4__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[12] genblk1_4__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[13] genblk1_4__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[14] genblk1_4__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[15] genblk1_4__genblk1_mid_row.adder0.c_o $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[0] genblk1_4__genblk1_mid_row.adder0.s_o[1] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[1] genblk1_4__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[2] genblk1_4__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[3] genblk1_4__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[4] genblk1_4__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[5] genblk1_4__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[6] genblk1_4__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[7] genblk1_4__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[8] genblk1_4__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[9] genblk1_4__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[10] genblk1_4__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[11] genblk1_4__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[12] genblk1_4__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[13] genblk1_4__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[14] genblk1_4__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_5__genblk1_mid_row.adder0.a_i[15] genblk1_4__genblk1_mid_row.adder0.c_o $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_5__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names genblk1_3__genblk1_mid_row.a_o[15] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[15]
11 1
.names genblk1_3__genblk1_mid_row.a_o[14] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[14]
11 1
.names genblk1_3__genblk1_mid_row.a_o[13] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[13]
11 1
.names genblk1_3__genblk1_mid_row.a_o[12] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[12]
11 1
.names genblk1_3__genblk1_mid_row.a_o[11] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[11]
11 1
.names genblk1_3__genblk1_mid_row.a_o[10] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[10]
11 1
.names genblk1_3__genblk1_mid_row.a_o[9] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[9]
11 1
.names genblk1_3__genblk1_mid_row.a_o[8] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[8]
11 1
.names genblk1_3__genblk1_mid_row.a_o[7] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[7]
11 1
.names genblk1_3__genblk1_mid_row.a_o[6] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[6]
11 1
.names genblk1_3__genblk1_mid_row.a_o[5] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[5]
11 1
.names genblk1_3__genblk1_mid_row.a_o[4] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[4]
11 1
.names genblk1_3__genblk1_mid_row.a_o[3] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[3]
11 1
.names genblk1_3__genblk1_mid_row.a_o[2] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[2]
11 1
.names genblk1_3__genblk1_mid_row.a_o[1] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[1]
11 1
.names genblk1_3__genblk1_mid_row.a_o[0] genblk1_3__genblk1_mid_row.b_o[6] genblk1_5__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_6__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_6__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_6__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_6__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_6__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_6__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_6__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_6__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_6__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_6__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_6__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_6__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_6__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_6__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_6__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[0] genblk1_5__genblk1_mid_row.adder0.s_o[1] genblk1_6__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[1] genblk1_5__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[2] genblk1_5__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[3] genblk1_5__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[4] genblk1_5__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[5] genblk1_5__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[6] genblk1_5__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[7] genblk1_5__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[8] genblk1_5__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[9] genblk1_5__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[10] genblk1_5__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[11] genblk1_5__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[12] genblk1_5__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[13] genblk1_5__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[14] genblk1_5__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[15] genblk1_5__genblk1_mid_row.adder0.c_o $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[0] genblk1_5__genblk1_mid_row.adder0.s_o[1] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[1] genblk1_5__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[2] genblk1_5__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[3] genblk1_5__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[4] genblk1_5__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[5] genblk1_5__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[6] genblk1_5__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[7] genblk1_5__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[8] genblk1_5__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[9] genblk1_5__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[10] genblk1_5__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[11] genblk1_5__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[12] genblk1_5__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[13] genblk1_5__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[14] genblk1_5__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_6__genblk1_mid_row.adder0.a_i[15] genblk1_5__genblk1_mid_row.adder0.c_o $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_6__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names genblk1_3__genblk1_mid_row.a_o[15] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[15]
11 1
.names genblk1_3__genblk1_mid_row.a_o[14] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[14]
11 1
.names genblk1_3__genblk1_mid_row.a_o[13] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[13]
11 1
.names genblk1_3__genblk1_mid_row.a_o[12] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[12]
11 1
.names genblk1_3__genblk1_mid_row.a_o[11] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[11]
11 1
.names genblk1_3__genblk1_mid_row.a_o[10] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[10]
11 1
.names genblk1_3__genblk1_mid_row.a_o[9] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[9]
11 1
.names genblk1_3__genblk1_mid_row.a_o[8] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[8]
11 1
.names genblk1_3__genblk1_mid_row.a_o[7] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[7]
11 1
.names genblk1_3__genblk1_mid_row.a_o[6] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[6]
11 1
.names genblk1_3__genblk1_mid_row.a_o[5] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[5]
11 1
.names genblk1_3__genblk1_mid_row.a_o[4] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[4]
11 1
.names genblk1_3__genblk1_mid_row.a_o[3] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[3]
11 1
.names genblk1_3__genblk1_mid_row.a_o[2] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[2]
11 1
.names genblk1_3__genblk1_mid_row.a_o[1] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[1]
11 1
.names genblk1_3__genblk1_mid_row.a_o[0] genblk1_3__genblk1_mid_row.b_o[7] genblk1_6__genblk1_mid_row.adder0.a_i[0]
11 1
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.prod_accum_i[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[1] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[2] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[3] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[4] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[5] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[6] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[7] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[8] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[9] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[10] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[11] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[12] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[13] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[14] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.s_o[15] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.s_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_7__genblk1_mid_row.adder0.c_o E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_7__genblk1_mid_row.c_o R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[1] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[2] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[3] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[4] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[5] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[6] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[7] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[8] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[9] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[10] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[11] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[12] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[13] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[14] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.a_o[15] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.a_i[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.b_o[9] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.b_i[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.b_o[10] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.b_i[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.b_o[11] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.and0.b_i[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.b_o[12] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.b_i[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.b_o[13] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.b_i[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.b_o[14] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.b_i[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.b_o[15] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.b_i[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.prod_accum_o[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.prod_accum_i[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.prod_accum_o[1] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.prod_accum_i[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.prod_accum_o[2] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.prod_accum_i[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.prod_accum_o[3] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.prod_accum_i[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_3__genblk1_mid_row.prod_accum_o[4] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.prod_accum_i[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_4__genblk1_mid_row.adder0.s_o[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.prod_accum_i[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_5__genblk1_mid_row.adder0.s_o[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.prod_accum_i[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=genblk1_6__genblk1_mid_row.adder0.s_o[0] E=genblk1_11__genblk1_mid_row.N66 Q=genblk1_10__genblk1_mid_row.prod_accum_i[7] R=rst_i
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_7__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_7__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_7__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_7__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_7__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_7__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_7__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_7__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_7__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_7__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_7__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_7__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_7__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_7__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_7__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[0] genblk1_6__genblk1_mid_row.adder0.s_o[1] genblk1_7__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[1] genblk1_6__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[2] genblk1_6__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[3] genblk1_6__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[4] genblk1_6__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[5] genblk1_6__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[6] genblk1_6__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[7] genblk1_6__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[8] genblk1_6__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[9] genblk1_6__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[10] genblk1_6__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[11] genblk1_6__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[12] genblk1_6__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[13] genblk1_6__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[14] genblk1_6__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[15] genblk1_6__genblk1_mid_row.adder0.c_o $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[0] genblk1_6__genblk1_mid_row.adder0.s_o[1] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[1] genblk1_6__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[2] genblk1_6__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[3] genblk1_6__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[4] genblk1_6__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[5] genblk1_6__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[6] genblk1_6__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[7] genblk1_6__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[8] genblk1_6__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[9] genblk1_6__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[10] genblk1_6__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[11] genblk1_6__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[12] genblk1_6__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[13] genblk1_6__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[14] genblk1_6__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_7__genblk1_mid_row.adder0.a_i[15] genblk1_6__genblk1_mid_row.adder0.c_o $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_7__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names genblk1_3__genblk1_mid_row.a_o[15] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[15]
11 1
.names genblk1_3__genblk1_mid_row.a_o[14] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[14]
11 1
.names genblk1_3__genblk1_mid_row.a_o[13] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[13]
11 1
.names genblk1_3__genblk1_mid_row.a_o[12] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[12]
11 1
.names genblk1_3__genblk1_mid_row.a_o[11] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[11]
11 1
.names genblk1_3__genblk1_mid_row.a_o[10] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[10]
11 1
.names genblk1_3__genblk1_mid_row.a_o[9] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[9]
11 1
.names genblk1_3__genblk1_mid_row.a_o[8] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[8]
11 1
.names genblk1_3__genblk1_mid_row.a_o[7] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[7]
11 1
.names genblk1_3__genblk1_mid_row.a_o[6] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[6]
11 1
.names genblk1_3__genblk1_mid_row.a_o[5] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[5]
11 1
.names genblk1_3__genblk1_mid_row.a_o[4] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[4]
11 1
.names genblk1_3__genblk1_mid_row.a_o[3] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[3]
11 1
.names genblk1_3__genblk1_mid_row.a_o[2] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[2]
11 1
.names genblk1_3__genblk1_mid_row.a_o[1] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[1]
11 1
.names genblk1_3__genblk1_mid_row.a_o[0] genblk1_3__genblk1_mid_row.b_o[8] genblk1_7__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_8__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_8__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_8__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_8__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_8__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_8__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_8__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_8__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_8__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_8__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_8__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_8__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_8__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_8__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_8__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[0] genblk1_7__genblk1_mid_row.s_o[1] genblk1_10__genblk1_mid_row.prod_accum_i[9]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[1] genblk1_7__genblk1_mid_row.s_o[2] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[2] genblk1_7__genblk1_mid_row.s_o[3] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[3] genblk1_7__genblk1_mid_row.s_o[4] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[4] genblk1_7__genblk1_mid_row.s_o[5] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[5] genblk1_7__genblk1_mid_row.s_o[6] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[6] genblk1_7__genblk1_mid_row.s_o[7] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[7] genblk1_7__genblk1_mid_row.s_o[8] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[8] genblk1_7__genblk1_mid_row.s_o[9] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[9] genblk1_7__genblk1_mid_row.s_o[10] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[10] genblk1_7__genblk1_mid_row.s_o[11] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[11] genblk1_7__genblk1_mid_row.s_o[12] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[12] genblk1_7__genblk1_mid_row.s_o[13] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[13] genblk1_7__genblk1_mid_row.s_o[14] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[14] genblk1_7__genblk1_mid_row.s_o[15] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[15] genblk1_7__genblk1_mid_row.c_o $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[0] genblk1_7__genblk1_mid_row.s_o[1] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[1] genblk1_7__genblk1_mid_row.s_o[2] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[2] genblk1_7__genblk1_mid_row.s_o[3] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[3] genblk1_7__genblk1_mid_row.s_o[4] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[4] genblk1_7__genblk1_mid_row.s_o[5] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[5] genblk1_7__genblk1_mid_row.s_o[6] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[6] genblk1_7__genblk1_mid_row.s_o[7] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[7] genblk1_7__genblk1_mid_row.s_o[8] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[8] genblk1_7__genblk1_mid_row.s_o[9] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[9] genblk1_7__genblk1_mid_row.s_o[10] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[10] genblk1_7__genblk1_mid_row.s_o[11] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[11] genblk1_7__genblk1_mid_row.s_o[12] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[12] genblk1_7__genblk1_mid_row.s_o[13] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[13] genblk1_7__genblk1_mid_row.s_o[14] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[14] genblk1_7__genblk1_mid_row.s_o[15] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_8__genblk1_mid_row.adder0.a_i[15] genblk1_7__genblk1_mid_row.c_o $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_8__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names genblk1_10__genblk1_mid_row.a_i[15] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[15]
11 1
.names genblk1_10__genblk1_mid_row.a_i[14] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[14]
11 1
.names genblk1_10__genblk1_mid_row.a_i[13] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[13]
11 1
.names genblk1_10__genblk1_mid_row.a_i[12] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[12]
11 1
.names genblk1_10__genblk1_mid_row.a_i[11] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[11]
11 1
.names genblk1_10__genblk1_mid_row.a_i[10] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[10]
11 1
.names genblk1_10__genblk1_mid_row.a_i[9] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[9]
11 1
.names genblk1_10__genblk1_mid_row.a_i[8] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[8]
11 1
.names genblk1_10__genblk1_mid_row.a_i[7] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[7]
11 1
.names genblk1_10__genblk1_mid_row.a_i[6] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[6]
11 1
.names genblk1_10__genblk1_mid_row.a_i[5] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[5]
11 1
.names genblk1_10__genblk1_mid_row.a_i[4] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[4]
11 1
.names genblk1_10__genblk1_mid_row.a_i[3] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[3]
11 1
.names genblk1_10__genblk1_mid_row.a_i[2] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[2]
11 1
.names genblk1_10__genblk1_mid_row.a_i[1] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[1]
11 1
.names genblk1_10__genblk1_mid_row.a_i[0] genblk1_10__genblk1_mid_row.b_i[9] genblk1_8__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] genblk1_10__genblk1_mid_row.adder0.b_i[0]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] genblk1_10__genblk1_mid_row.adder0.b_i[1]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] genblk1_10__genblk1_mid_row.adder0.b_i[2]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] genblk1_10__genblk1_mid_row.adder0.b_i[3]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] genblk1_10__genblk1_mid_row.adder0.b_i[4]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] genblk1_10__genblk1_mid_row.adder0.b_i[5]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] genblk1_10__genblk1_mid_row.adder0.b_i[6]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] genblk1_10__genblk1_mid_row.adder0.b_i[7]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] genblk1_10__genblk1_mid_row.adder0.b_i[8]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] genblk1_10__genblk1_mid_row.adder0.b_i[9]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] genblk1_10__genblk1_mid_row.adder0.b_i[10]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] genblk1_10__genblk1_mid_row.adder0.b_i[11]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] genblk1_10__genblk1_mid_row.adder0.b_i[12]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] genblk1_10__genblk1_mid_row.adder0.b_i[13]
10 1
01 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] genblk1_10__genblk1_mid_row.adder0.b_i[14]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[0] genblk1_8__genblk1_mid_row.adder0.s_o[1] genblk1_10__genblk1_mid_row.prod_accum_i[10]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[1] genblk1_8__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[2] genblk1_8__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[3] genblk1_8__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[4] genblk1_8__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[5] genblk1_8__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[6] genblk1_8__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[7] genblk1_8__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[8] genblk1_8__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[9] genblk1_8__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[10] genblk1_8__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[11] genblk1_8__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[12] genblk1_8__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[13] genblk1_8__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[14] genblk1_8__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[15] genblk1_8__genblk1_mid_row.adder0.c_o $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[0] genblk1_8__genblk1_mid_row.adder0.s_o[1] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[1] genblk1_8__genblk1_mid_row.adder0.s_o[2] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[2] genblk1_8__genblk1_mid_row.adder0.s_o[3] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[3] genblk1_8__genblk1_mid_row.adder0.s_o[4] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[4] genblk1_8__genblk1_mid_row.adder0.s_o[5] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[5] genblk1_8__genblk1_mid_row.adder0.s_o[6] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[6] genblk1_8__genblk1_mid_row.adder0.s_o[7] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[7] genblk1_8__genblk1_mid_row.adder0.s_o[8] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[8] genblk1_8__genblk1_mid_row.adder0.s_o[9] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[9] genblk1_8__genblk1_mid_row.adder0.s_o[10] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[10] genblk1_8__genblk1_mid_row.adder0.s_o[11] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[11] genblk1_8__genblk1_mid_row.adder0.s_o[12] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[12] genblk1_8__genblk1_mid_row.adder0.s_o[13] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[13] genblk1_8__genblk1_mid_row.adder0.s_o[14] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[14] genblk1_8__genblk1_mid_row.adder0.s_o[15] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names genblk1_9__genblk1_mid_row.adder0.a_i[15] genblk1_8__genblk1_mid_row.adder0.c_o $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y genblk1_10__genblk1_mid_row.adder0.b_i[15]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names genblk1_10__genblk1_mid_row.a_i[15] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[15]
11 1
.names genblk1_10__genblk1_mid_row.a_i[14] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[14]
11 1
.names genblk1_10__genblk1_mid_row.a_i[13] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[13]
11 1
.names genblk1_10__genblk1_mid_row.a_i[12] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[12]
11 1
.names genblk1_10__genblk1_mid_row.a_i[11] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[11]
11 1
.names genblk1_10__genblk1_mid_row.a_i[10] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[10]
11 1
.names genblk1_10__genblk1_mid_row.a_i[9] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[9]
11 1
.names genblk1_10__genblk1_mid_row.a_i[8] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[8]
11 1
.names genblk1_10__genblk1_mid_row.a_i[7] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[7]
11 1
.names genblk1_10__genblk1_mid_row.a_i[6] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[6]
11 1
.names genblk1_10__genblk1_mid_row.a_i[5] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[5]
11 1
.names genblk1_10__genblk1_mid_row.a_i[4] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[4]
11 1
.names genblk1_10__genblk1_mid_row.a_i[3] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[3]
11 1
.names genblk1_10__genblk1_mid_row.a_i[2] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[2]
11 1
.names genblk1_10__genblk1_mid_row.a_i[1] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[1]
11 1
.names genblk1_10__genblk1_mid_row.a_i[0] genblk1_10__genblk1_mid_row.b_i[10] genblk1_9__genblk1_mid_row.adder0.a_i[0]
11 1
.end

.model bsg_mul_array_row_16_0_0
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1]
.names $false
.names $true
1
.names $undef
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] prod_accum_o[1]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[1] adder0.a_i[15]
11 1
.names a_i[14] b_i[1] adder0.a_i[14]
11 1
.names a_i[13] b_i[1] adder0.a_i[13]
11 1
.names a_i[12] b_i[1] adder0.a_i[12]
11 1
.names a_i[11] b_i[1] adder0.a_i[11]
11 1
.names a_i[10] b_i[1] adder0.a_i[10]
11 1
.names a_i[9] b_i[1] adder0.a_i[9]
11 1
.names a_i[8] b_i[1] adder0.a_i[8]
11 1
.names a_i[7] b_i[1] adder0.a_i[7]
11 1
.names a_i[6] b_i[1] adder0.a_i[6]
11 1
.names a_i[5] b_i[1] adder0.a_i[5]
11 1
.names a_i[4] b_i[1] adder0.a_i[4]
11 1
.names a_i[3] b_i[1] adder0.a_i[3]
11 1
.names a_i[2] b_i[1] adder0.a_i[2]
11 1
.names a_i[1] b_i[1] adder0.a_i[1]
11 1
.names a_i[0] b_i[1] adder0.a_i[0]
11 1
.names a_i[0] a_o[0]
1 1
.names a_i[10] a_o[10]
1 1
.names a_i[11] a_o[11]
1 1
.names a_i[12] a_o[12]
1 1
.names a_i[13] a_o[13]
1 1
.names a_i[14] a_o[14]
1 1
.names a_i[15] a_o[15]
1 1
.names a_i[1] a_o[1]
1 1
.names a_i[2] a_o[2]
1 1
.names a_i[3] a_o[3]
1 1
.names a_i[4] a_o[4]
1 1
.names a_i[5] a_o[5]
1 1
.names a_i[6] a_o[6]
1 1
.names a_i[7] a_o[7]
1 1
.names a_i[8] a_o[8]
1 1
.names a_i[9] a_o[9]
1 1
.names b_i[0] b_o[0]
1 1
.names b_i[10] b_o[10]
1 1
.names b_i[11] b_o[11]
1 1
.names b_i[12] b_o[12]
1 1
.names b_i[13] b_o[13]
1 1
.names b_i[14] b_o[14]
1 1
.names b_i[15] b_o[15]
1 1
.names b_i[1] b_o[1]
1 1
.names b_i[2] b_o[2]
1 1
.names b_i[3] b_o[3]
1 1
.names b_i[4] b_o[4]
1 1
.names b_i[5] b_o[5]
1 1
.names b_i[6] b_o[6]
1 1
.names b_i[7] b_o[7]
1 1
.names b_i[8] b_o[8]
1 1
.names b_i[9] b_o[9]
1 1
.names prod_accum_i prod_accum_o[0]
1 1
.names prod_accum_o[1] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_10_0
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2] prod_accum_i[3] prod_accum_i[4] prod_accum_i[5] prod_accum_i[6] prod_accum_i[7] prod_accum_i[8] prod_accum_i[9] prod_accum_i[10]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3] prod_accum_o[4] prod_accum_o[5] prod_accum_o[6] prod_accum_o[7] prod_accum_o[8] prod_accum_o[9] prod_accum_o[10] prod_accum_o[11]
.names $false
.names $true
1
.names $undef
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] prod_accum_o[11]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[11] adder0.a_i[15]
11 1
.names a_i[14] b_i[11] adder0.a_i[14]
11 1
.names a_i[13] b_i[11] adder0.a_i[13]
11 1
.names a_i[12] b_i[11] adder0.a_i[12]
11 1
.names a_i[11] b_i[11] adder0.a_i[11]
11 1
.names a_i[10] b_i[11] adder0.a_i[10]
11 1
.names a_i[9] b_i[11] adder0.a_i[9]
11 1
.names a_i[8] b_i[11] adder0.a_i[8]
11 1
.names a_i[7] b_i[11] adder0.a_i[7]
11 1
.names a_i[6] b_i[11] adder0.a_i[6]
11 1
.names a_i[5] b_i[11] adder0.a_i[5]
11 1
.names a_i[4] b_i[11] adder0.a_i[4]
11 1
.names a_i[3] b_i[11] adder0.a_i[3]
11 1
.names a_i[2] b_i[11] adder0.a_i[2]
11 1
.names a_i[1] b_i[11] adder0.a_i[1]
11 1
.names a_i[0] b_i[11] adder0.a_i[0]
11 1
.names a_i[0] a_o[0]
1 1
.names a_i[10] a_o[10]
1 1
.names a_i[11] a_o[11]
1 1
.names a_i[12] a_o[12]
1 1
.names a_i[13] a_o[13]
1 1
.names a_i[14] a_o[14]
1 1
.names a_i[15] a_o[15]
1 1
.names a_i[1] a_o[1]
1 1
.names a_i[2] a_o[2]
1 1
.names a_i[3] a_o[3]
1 1
.names a_i[4] a_o[4]
1 1
.names a_i[5] a_o[5]
1 1
.names a_i[6] a_o[6]
1 1
.names a_i[7] a_o[7]
1 1
.names a_i[8] a_o[8]
1 1
.names a_i[9] a_o[9]
1 1
.names b_i[0] b_o[0]
1 1
.names b_i[10] b_o[10]
1 1
.names b_i[11] b_o[11]
1 1
.names b_i[12] b_o[12]
1 1
.names b_i[13] b_o[13]
1 1
.names b_i[14] b_o[14]
1 1
.names b_i[15] b_o[15]
1 1
.names b_i[1] b_o[1]
1 1
.names b_i[2] b_o[2]
1 1
.names b_i[3] b_o[3]
1 1
.names b_i[4] b_o[4]
1 1
.names b_i[5] b_o[5]
1 1
.names b_i[6] b_o[6]
1 1
.names b_i[7] b_o[7]
1 1
.names b_i[8] b_o[8]
1 1
.names b_i[9] b_o[9]
1 1
.names prod_accum_i[0] prod_accum_o[0]
1 1
.names prod_accum_i[10] prod_accum_o[10]
1 1
.names prod_accum_i[1] prod_accum_o[1]
1 1
.names prod_accum_i[2] prod_accum_o[2]
1 1
.names prod_accum_i[3] prod_accum_o[3]
1 1
.names prod_accum_i[4] prod_accum_o[4]
1 1
.names prod_accum_i[5] prod_accum_o[5]
1 1
.names prod_accum_i[6] prod_accum_o[6]
1 1
.names prod_accum_i[7] prod_accum_o[7]
1 1
.names prod_accum_i[8] prod_accum_o[8]
1 1
.names prod_accum_i[9] prod_accum_o[9]
1 1
.names prod_accum_o[11] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_11_1
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2] prod_accum_i[3] prod_accum_i[4] prod_accum_i[5] prod_accum_i[6] prod_accum_i[7] prod_accum_i[8] prod_accum_i[9] prod_accum_i[10] prod_accum_i[11]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3] prod_accum_o[4] prod_accum_o[5] prod_accum_o[6] prod_accum_o[7] prod_accum_o[8] prod_accum_o[9] prod_accum_o[10] prod_accum_o[11] prod_accum_o[12]
.names $false
.names $true
1
.names $undef
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[0] E=N66 Q=prod_accum_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[1] E=N66 Q=s_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[2] E=N66 Q=s_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[3] E=N66 Q=s_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[4] E=N66 Q=s_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[5] E=N66 Q=s_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[6] E=N66 Q=s_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[7] E=N66 Q=s_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[8] E=N66 Q=s_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[9] E=N66 Q=s_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[10] E=N66 Q=s_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[11] E=N66 Q=s_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[12] E=N66 Q=s_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[13] E=N66 Q=s_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[14] E=N66 Q=s_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[15] E=N66 Q=s_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.c_o E=N66 Q=c_o R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[0] E=N66 Q=a_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[1] E=N66 Q=a_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[2] E=N66 Q=a_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[3] E=N66 Q=a_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[4] E=N66 Q=a_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[5] E=N66 Q=a_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[6] E=N66 Q=a_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[7] E=N66 Q=a_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[8] E=N66 Q=a_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[9] E=N66 Q=a_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[10] E=N66 Q=a_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[11] E=N66 Q=a_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[12] E=N66 Q=a_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[13] E=N66 Q=a_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[14] E=N66 Q=a_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[15] E=N66 Q=a_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[0] E=N66 Q=b_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[1] E=N66 Q=b_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[2] E=N66 Q=b_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[3] E=N66 Q=b_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[4] E=N66 Q=b_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[5] E=N66 Q=b_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[6] E=N66 Q=b_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[7] E=N66 Q=b_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[8] E=N66 Q=b_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[9] E=N66 Q=b_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[10] E=N66 Q=b_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[11] E=N66 Q=b_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[12] E=N66 Q=b_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[13] E=N66 Q=b_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[14] E=N66 Q=b_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[15] E=N66 Q=b_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[0] E=N66 Q=prod_accum_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[1] E=N66 Q=prod_accum_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[2] E=N66 Q=prod_accum_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[3] E=N66 Q=prod_accum_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[4] E=N66 Q=prod_accum_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[5] E=N66 Q=prod_accum_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[6] E=N66 Q=prod_accum_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[7] E=N66 Q=prod_accum_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[8] E=N66 Q=prod_accum_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[9] E=N66 Q=prod_accum_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[10] E=N66 Q=prod_accum_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[11] E=N66 Q=prod_accum_o[11] R=rst_i
.names rst_i N1
0 1
.names v_i N65
0 1
.names N65 N1 N66
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] adder0.s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] adder0.s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] adder0.s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] adder0.s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] adder0.s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] adder0.s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] adder0.s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] adder0.s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] adder0.s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] adder0.s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] adder0.s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] adder0.s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] adder0.s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] adder0.s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] adder0.s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] adder0.s_o[0]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y adder0.c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[12] adder0.a_i[15]
11 1
.names a_i[14] b_i[12] adder0.a_i[14]
11 1
.names a_i[13] b_i[12] adder0.a_i[13]
11 1
.names a_i[12] b_i[12] adder0.a_i[12]
11 1
.names a_i[11] b_i[12] adder0.a_i[11]
11 1
.names a_i[10] b_i[12] adder0.a_i[10]
11 1
.names a_i[9] b_i[12] adder0.a_i[9]
11 1
.names a_i[8] b_i[12] adder0.a_i[8]
11 1
.names a_i[7] b_i[12] adder0.a_i[7]
11 1
.names a_i[6] b_i[12] adder0.a_i[6]
11 1
.names a_i[5] b_i[12] adder0.a_i[5]
11 1
.names a_i[4] b_i[12] adder0.a_i[4]
11 1
.names a_i[3] b_i[12] adder0.a_i[3]
11 1
.names a_i[2] b_i[12] adder0.a_i[2]
11 1
.names a_i[1] b_i[12] adder0.a_i[1]
11 1
.names a_i[0] b_i[12] adder0.a_i[0]
11 1
.names prod_accum_o[12] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_12_0
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2] prod_accum_i[3] prod_accum_i[4] prod_accum_i[5] prod_accum_i[6] prod_accum_i[7] prod_accum_i[8] prod_accum_i[9] prod_accum_i[10] prod_accum_i[11] prod_accum_i[12]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3] prod_accum_o[4] prod_accum_o[5] prod_accum_o[6] prod_accum_o[7] prod_accum_o[8] prod_accum_o[9] prod_accum_o[10] prod_accum_o[11] prod_accum_o[12] prod_accum_o[13]
.names $false
.names $true
1
.names $undef
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] prod_accum_o[13]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[13] adder0.a_i[15]
11 1
.names a_i[14] b_i[13] adder0.a_i[14]
11 1
.names a_i[13] b_i[13] adder0.a_i[13]
11 1
.names a_i[12] b_i[13] adder0.a_i[12]
11 1
.names a_i[11] b_i[13] adder0.a_i[11]
11 1
.names a_i[10] b_i[13] adder0.a_i[10]
11 1
.names a_i[9] b_i[13] adder0.a_i[9]
11 1
.names a_i[8] b_i[13] adder0.a_i[8]
11 1
.names a_i[7] b_i[13] adder0.a_i[7]
11 1
.names a_i[6] b_i[13] adder0.a_i[6]
11 1
.names a_i[5] b_i[13] adder0.a_i[5]
11 1
.names a_i[4] b_i[13] adder0.a_i[4]
11 1
.names a_i[3] b_i[13] adder0.a_i[3]
11 1
.names a_i[2] b_i[13] adder0.a_i[2]
11 1
.names a_i[1] b_i[13] adder0.a_i[1]
11 1
.names a_i[0] b_i[13] adder0.a_i[0]
11 1
.names a_i[0] a_o[0]
1 1
.names a_i[10] a_o[10]
1 1
.names a_i[11] a_o[11]
1 1
.names a_i[12] a_o[12]
1 1
.names a_i[13] a_o[13]
1 1
.names a_i[14] a_o[14]
1 1
.names a_i[15] a_o[15]
1 1
.names a_i[1] a_o[1]
1 1
.names a_i[2] a_o[2]
1 1
.names a_i[3] a_o[3]
1 1
.names a_i[4] a_o[4]
1 1
.names a_i[5] a_o[5]
1 1
.names a_i[6] a_o[6]
1 1
.names a_i[7] a_o[7]
1 1
.names a_i[8] a_o[8]
1 1
.names a_i[9] a_o[9]
1 1
.names b_i[0] b_o[0]
1 1
.names b_i[10] b_o[10]
1 1
.names b_i[11] b_o[11]
1 1
.names b_i[12] b_o[12]
1 1
.names b_i[13] b_o[13]
1 1
.names b_i[14] b_o[14]
1 1
.names b_i[15] b_o[15]
1 1
.names b_i[1] b_o[1]
1 1
.names b_i[2] b_o[2]
1 1
.names b_i[3] b_o[3]
1 1
.names b_i[4] b_o[4]
1 1
.names b_i[5] b_o[5]
1 1
.names b_i[6] b_o[6]
1 1
.names b_i[7] b_o[7]
1 1
.names b_i[8] b_o[8]
1 1
.names b_i[9] b_o[9]
1 1
.names prod_accum_i[0] prod_accum_o[0]
1 1
.names prod_accum_i[10] prod_accum_o[10]
1 1
.names prod_accum_i[11] prod_accum_o[11]
1 1
.names prod_accum_i[12] prod_accum_o[12]
1 1
.names prod_accum_i[1] prod_accum_o[1]
1 1
.names prod_accum_i[2] prod_accum_o[2]
1 1
.names prod_accum_i[3] prod_accum_o[3]
1 1
.names prod_accum_i[4] prod_accum_o[4]
1 1
.names prod_accum_i[5] prod_accum_o[5]
1 1
.names prod_accum_i[6] prod_accum_o[6]
1 1
.names prod_accum_i[7] prod_accum_o[7]
1 1
.names prod_accum_i[8] prod_accum_o[8]
1 1
.names prod_accum_i[9] prod_accum_o[9]
1 1
.names prod_accum_o[13] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_13_0
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2] prod_accum_i[3] prod_accum_i[4] prod_accum_i[5] prod_accum_i[6] prod_accum_i[7] prod_accum_i[8] prod_accum_i[9] prod_accum_i[10] prod_accum_i[11] prod_accum_i[12] prod_accum_i[13]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3] prod_accum_o[4] prod_accum_o[5] prod_accum_o[6] prod_accum_o[7] prod_accum_o[8] prod_accum_o[9] prod_accum_o[10] prod_accum_o[11] prod_accum_o[12] prod_accum_o[13] prod_accum_o[14]
.names $false
.names $true
1
.names $undef
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] prod_accum_o[14]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[14] adder0.a_i[15]
11 1
.names a_i[14] b_i[14] adder0.a_i[14]
11 1
.names a_i[13] b_i[14] adder0.a_i[13]
11 1
.names a_i[12] b_i[14] adder0.a_i[12]
11 1
.names a_i[11] b_i[14] adder0.a_i[11]
11 1
.names a_i[10] b_i[14] adder0.a_i[10]
11 1
.names a_i[9] b_i[14] adder0.a_i[9]
11 1
.names a_i[8] b_i[14] adder0.a_i[8]
11 1
.names a_i[7] b_i[14] adder0.a_i[7]
11 1
.names a_i[6] b_i[14] adder0.a_i[6]
11 1
.names a_i[5] b_i[14] adder0.a_i[5]
11 1
.names a_i[4] b_i[14] adder0.a_i[4]
11 1
.names a_i[3] b_i[14] adder0.a_i[3]
11 1
.names a_i[2] b_i[14] adder0.a_i[2]
11 1
.names a_i[1] b_i[14] adder0.a_i[1]
11 1
.names a_i[0] b_i[14] adder0.a_i[0]
11 1
.names a_i[0] a_o[0]
1 1
.names a_i[10] a_o[10]
1 1
.names a_i[11] a_o[11]
1 1
.names a_i[12] a_o[12]
1 1
.names a_i[13] a_o[13]
1 1
.names a_i[14] a_o[14]
1 1
.names a_i[15] a_o[15]
1 1
.names a_i[1] a_o[1]
1 1
.names a_i[2] a_o[2]
1 1
.names a_i[3] a_o[3]
1 1
.names a_i[4] a_o[4]
1 1
.names a_i[5] a_o[5]
1 1
.names a_i[6] a_o[6]
1 1
.names a_i[7] a_o[7]
1 1
.names a_i[8] a_o[8]
1 1
.names a_i[9] a_o[9]
1 1
.names b_i[0] b_o[0]
1 1
.names b_i[10] b_o[10]
1 1
.names b_i[11] b_o[11]
1 1
.names b_i[12] b_o[12]
1 1
.names b_i[13] b_o[13]
1 1
.names b_i[14] b_o[14]
1 1
.names b_i[15] b_o[15]
1 1
.names b_i[1] b_o[1]
1 1
.names b_i[2] b_o[2]
1 1
.names b_i[3] b_o[3]
1 1
.names b_i[4] b_o[4]
1 1
.names b_i[5] b_o[5]
1 1
.names b_i[6] b_o[6]
1 1
.names b_i[7] b_o[7]
1 1
.names b_i[8] b_o[8]
1 1
.names b_i[9] b_o[9]
1 1
.names prod_accum_i[0] prod_accum_o[0]
1 1
.names prod_accum_i[10] prod_accum_o[10]
1 1
.names prod_accum_i[11] prod_accum_o[11]
1 1
.names prod_accum_i[12] prod_accum_o[12]
1 1
.names prod_accum_i[13] prod_accum_o[13]
1 1
.names prod_accum_i[1] prod_accum_o[1]
1 1
.names prod_accum_i[2] prod_accum_o[2]
1 1
.names prod_accum_i[3] prod_accum_o[3]
1 1
.names prod_accum_i[4] prod_accum_o[4]
1 1
.names prod_accum_i[5] prod_accum_o[5]
1 1
.names prod_accum_i[6] prod_accum_o[6]
1 1
.names prod_accum_i[7] prod_accum_o[7]
1 1
.names prod_accum_i[8] prod_accum_o[8]
1 1
.names prod_accum_i[9] prod_accum_o[9]
1 1
.names prod_accum_o[14] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_14_0
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2] prod_accum_i[3] prod_accum_i[4] prod_accum_i[5] prod_accum_i[6] prod_accum_i[7] prod_accum_i[8] prod_accum_i[9] prod_accum_i[10] prod_accum_i[11] prod_accum_i[12] prod_accum_i[13] prod_accum_i[14]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3] prod_accum_o[4] prod_accum_o[5] prod_accum_o[6] prod_accum_o[7] prod_accum_o[8] prod_accum_o[9] prod_accum_o[10] prod_accum_o[11] prod_accum_o[12] prod_accum_o[13] prod_accum_o[14] prod_accum_o[15]
.names $false
.names $true
1
.names $undef
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] prod_accum_o[15]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[15] adder0.a_i[15]
11 1
.names a_i[14] b_i[15] adder0.a_i[14]
11 1
.names a_i[13] b_i[15] adder0.a_i[13]
11 1
.names a_i[12] b_i[15] adder0.a_i[12]
11 1
.names a_i[11] b_i[15] adder0.a_i[11]
11 1
.names a_i[10] b_i[15] adder0.a_i[10]
11 1
.names a_i[9] b_i[15] adder0.a_i[9]
11 1
.names a_i[8] b_i[15] adder0.a_i[8]
11 1
.names a_i[7] b_i[15] adder0.a_i[7]
11 1
.names a_i[6] b_i[15] adder0.a_i[6]
11 1
.names a_i[5] b_i[15] adder0.a_i[5]
11 1
.names a_i[4] b_i[15] adder0.a_i[4]
11 1
.names a_i[3] b_i[15] adder0.a_i[3]
11 1
.names a_i[2] b_i[15] adder0.a_i[2]
11 1
.names a_i[1] b_i[15] adder0.a_i[1]
11 1
.names a_i[0] b_i[15] adder0.a_i[0]
11 1
.names a_i[0] a_o[0]
1 1
.names a_i[10] a_o[10]
1 1
.names a_i[11] a_o[11]
1 1
.names a_i[12] a_o[12]
1 1
.names a_i[13] a_o[13]
1 1
.names a_i[14] a_o[14]
1 1
.names a_i[15] a_o[15]
1 1
.names a_i[1] a_o[1]
1 1
.names a_i[2] a_o[2]
1 1
.names a_i[3] a_o[3]
1 1
.names a_i[4] a_o[4]
1 1
.names a_i[5] a_o[5]
1 1
.names a_i[6] a_o[6]
1 1
.names a_i[7] a_o[7]
1 1
.names a_i[8] a_o[8]
1 1
.names a_i[9] a_o[9]
1 1
.names b_i[0] b_o[0]
1 1
.names b_i[10] b_o[10]
1 1
.names b_i[11] b_o[11]
1 1
.names b_i[12] b_o[12]
1 1
.names b_i[13] b_o[13]
1 1
.names b_i[14] b_o[14]
1 1
.names b_i[15] b_o[15]
1 1
.names b_i[1] b_o[1]
1 1
.names b_i[2] b_o[2]
1 1
.names b_i[3] b_o[3]
1 1
.names b_i[4] b_o[4]
1 1
.names b_i[5] b_o[5]
1 1
.names b_i[6] b_o[6]
1 1
.names b_i[7] b_o[7]
1 1
.names b_i[8] b_o[8]
1 1
.names b_i[9] b_o[9]
1 1
.names prod_accum_i[0] prod_accum_o[0]
1 1
.names prod_accum_i[10] prod_accum_o[10]
1 1
.names prod_accum_i[11] prod_accum_o[11]
1 1
.names prod_accum_i[12] prod_accum_o[12]
1 1
.names prod_accum_i[13] prod_accum_o[13]
1 1
.names prod_accum_i[14] prod_accum_o[14]
1 1
.names prod_accum_i[1] prod_accum_o[1]
1 1
.names prod_accum_i[2] prod_accum_o[2]
1 1
.names prod_accum_i[3] prod_accum_o[3]
1 1
.names prod_accum_i[4] prod_accum_o[4]
1 1
.names prod_accum_i[5] prod_accum_o[5]
1 1
.names prod_accum_i[6] prod_accum_o[6]
1 1
.names prod_accum_i[7] prod_accum_o[7]
1 1
.names prod_accum_i[8] prod_accum_o[8]
1 1
.names prod_accum_i[9] prod_accum_o[9]
1 1
.names prod_accum_o[15] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_1_0
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2]
.names $false
.names $true
1
.names $undef
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] prod_accum_o[2]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[2] adder0.a_i[15]
11 1
.names a_i[14] b_i[2] adder0.a_i[14]
11 1
.names a_i[13] b_i[2] adder0.a_i[13]
11 1
.names a_i[12] b_i[2] adder0.a_i[12]
11 1
.names a_i[11] b_i[2] adder0.a_i[11]
11 1
.names a_i[10] b_i[2] adder0.a_i[10]
11 1
.names a_i[9] b_i[2] adder0.a_i[9]
11 1
.names a_i[8] b_i[2] adder0.a_i[8]
11 1
.names a_i[7] b_i[2] adder0.a_i[7]
11 1
.names a_i[6] b_i[2] adder0.a_i[6]
11 1
.names a_i[5] b_i[2] adder0.a_i[5]
11 1
.names a_i[4] b_i[2] adder0.a_i[4]
11 1
.names a_i[3] b_i[2] adder0.a_i[3]
11 1
.names a_i[2] b_i[2] adder0.a_i[2]
11 1
.names a_i[1] b_i[2] adder0.a_i[1]
11 1
.names a_i[0] b_i[2] adder0.a_i[0]
11 1
.names a_i[0] a_o[0]
1 1
.names a_i[10] a_o[10]
1 1
.names a_i[11] a_o[11]
1 1
.names a_i[12] a_o[12]
1 1
.names a_i[13] a_o[13]
1 1
.names a_i[14] a_o[14]
1 1
.names a_i[15] a_o[15]
1 1
.names a_i[1] a_o[1]
1 1
.names a_i[2] a_o[2]
1 1
.names a_i[3] a_o[3]
1 1
.names a_i[4] a_o[4]
1 1
.names a_i[5] a_o[5]
1 1
.names a_i[6] a_o[6]
1 1
.names a_i[7] a_o[7]
1 1
.names a_i[8] a_o[8]
1 1
.names a_i[9] a_o[9]
1 1
.names b_i[0] b_o[0]
1 1
.names b_i[10] b_o[10]
1 1
.names b_i[11] b_o[11]
1 1
.names b_i[12] b_o[12]
1 1
.names b_i[13] b_o[13]
1 1
.names b_i[14] b_o[14]
1 1
.names b_i[15] b_o[15]
1 1
.names b_i[1] b_o[1]
1 1
.names b_i[2] b_o[2]
1 1
.names b_i[3] b_o[3]
1 1
.names b_i[4] b_o[4]
1 1
.names b_i[5] b_o[5]
1 1
.names b_i[6] b_o[6]
1 1
.names b_i[7] b_o[7]
1 1
.names b_i[8] b_o[8]
1 1
.names b_i[9] b_o[9]
1 1
.names prod_accum_i[0] prod_accum_o[0]
1 1
.names prod_accum_i[1] prod_accum_o[1]
1 1
.names prod_accum_o[2] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_2_0
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3]
.names $false
.names $true
1
.names $undef
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] prod_accum_o[3]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[3] adder0.a_i[15]
11 1
.names a_i[14] b_i[3] adder0.a_i[14]
11 1
.names a_i[13] b_i[3] adder0.a_i[13]
11 1
.names a_i[12] b_i[3] adder0.a_i[12]
11 1
.names a_i[11] b_i[3] adder0.a_i[11]
11 1
.names a_i[10] b_i[3] adder0.a_i[10]
11 1
.names a_i[9] b_i[3] adder0.a_i[9]
11 1
.names a_i[8] b_i[3] adder0.a_i[8]
11 1
.names a_i[7] b_i[3] adder0.a_i[7]
11 1
.names a_i[6] b_i[3] adder0.a_i[6]
11 1
.names a_i[5] b_i[3] adder0.a_i[5]
11 1
.names a_i[4] b_i[3] adder0.a_i[4]
11 1
.names a_i[3] b_i[3] adder0.a_i[3]
11 1
.names a_i[2] b_i[3] adder0.a_i[2]
11 1
.names a_i[1] b_i[3] adder0.a_i[1]
11 1
.names a_i[0] b_i[3] adder0.a_i[0]
11 1
.names a_i[0] a_o[0]
1 1
.names a_i[10] a_o[10]
1 1
.names a_i[11] a_o[11]
1 1
.names a_i[12] a_o[12]
1 1
.names a_i[13] a_o[13]
1 1
.names a_i[14] a_o[14]
1 1
.names a_i[15] a_o[15]
1 1
.names a_i[1] a_o[1]
1 1
.names a_i[2] a_o[2]
1 1
.names a_i[3] a_o[3]
1 1
.names a_i[4] a_o[4]
1 1
.names a_i[5] a_o[5]
1 1
.names a_i[6] a_o[6]
1 1
.names a_i[7] a_o[7]
1 1
.names a_i[8] a_o[8]
1 1
.names a_i[9] a_o[9]
1 1
.names b_i[0] b_o[0]
1 1
.names b_i[10] b_o[10]
1 1
.names b_i[11] b_o[11]
1 1
.names b_i[12] b_o[12]
1 1
.names b_i[13] b_o[13]
1 1
.names b_i[14] b_o[14]
1 1
.names b_i[15] b_o[15]
1 1
.names b_i[1] b_o[1]
1 1
.names b_i[2] b_o[2]
1 1
.names b_i[3] b_o[3]
1 1
.names b_i[4] b_o[4]
1 1
.names b_i[5] b_o[5]
1 1
.names b_i[6] b_o[6]
1 1
.names b_i[7] b_o[7]
1 1
.names b_i[8] b_o[8]
1 1
.names b_i[9] b_o[9]
1 1
.names prod_accum_i[0] prod_accum_o[0]
1 1
.names prod_accum_i[1] prod_accum_o[1]
1 1
.names prod_accum_i[2] prod_accum_o[2]
1 1
.names prod_accum_o[3] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_3_1
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2] prod_accum_i[3]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3] prod_accum_o[4]
.names $false
.names $true
1
.names $undef
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[0] E=N58 Q=prod_accum_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[1] E=N58 Q=s_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[2] E=N58 Q=s_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[3] E=N58 Q=s_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[4] E=N58 Q=s_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[5] E=N58 Q=s_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[6] E=N58 Q=s_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[7] E=N58 Q=s_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[8] E=N58 Q=s_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[9] E=N58 Q=s_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[10] E=N58 Q=s_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[11] E=N58 Q=s_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[12] E=N58 Q=s_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[13] E=N58 Q=s_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[14] E=N58 Q=s_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[15] E=N58 Q=s_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.c_o E=N58 Q=c_o R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[0] E=N58 Q=a_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[1] E=N58 Q=a_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[2] E=N58 Q=a_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[3] E=N58 Q=a_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[4] E=N58 Q=a_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[5] E=N58 Q=a_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[6] E=N58 Q=a_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[7] E=N58 Q=a_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[8] E=N58 Q=a_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[9] E=N58 Q=a_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[10] E=N58 Q=a_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[11] E=N58 Q=a_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[12] E=N58 Q=a_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[13] E=N58 Q=a_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[14] E=N58 Q=a_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[15] E=N58 Q=a_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[0] E=N58 Q=b_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[1] E=N58 Q=b_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[2] E=N58 Q=b_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[3] E=N58 Q=b_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[4] E=N58 Q=b_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[5] E=N58 Q=b_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[6] E=N58 Q=b_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[7] E=N58 Q=b_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[8] E=N58 Q=b_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[9] E=N58 Q=b_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[10] E=N58 Q=b_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[11] E=N58 Q=b_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[12] E=N58 Q=b_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[13] E=N58 Q=b_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[14] E=N58 Q=b_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[15] E=N58 Q=b_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[0] E=N58 Q=prod_accum_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[1] E=N58 Q=prod_accum_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[2] E=N58 Q=prod_accum_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[3] E=N58 Q=prod_accum_o[3] R=rst_i
.names rst_i N1
0 1
.names v_i N57
0 1
.names N57 N1 N58
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] adder0.s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] adder0.s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] adder0.s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] adder0.s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] adder0.s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] adder0.s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] adder0.s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] adder0.s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] adder0.s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] adder0.s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] adder0.s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] adder0.s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] adder0.s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] adder0.s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] adder0.s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] adder0.s_o[0]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y adder0.c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[4] adder0.a_i[15]
11 1
.names a_i[14] b_i[4] adder0.a_i[14]
11 1
.names a_i[13] b_i[4] adder0.a_i[13]
11 1
.names a_i[12] b_i[4] adder0.a_i[12]
11 1
.names a_i[11] b_i[4] adder0.a_i[11]
11 1
.names a_i[10] b_i[4] adder0.a_i[10]
11 1
.names a_i[9] b_i[4] adder0.a_i[9]
11 1
.names a_i[8] b_i[4] adder0.a_i[8]
11 1
.names a_i[7] b_i[4] adder0.a_i[7]
11 1
.names a_i[6] b_i[4] adder0.a_i[6]
11 1
.names a_i[5] b_i[4] adder0.a_i[5]
11 1
.names a_i[4] b_i[4] adder0.a_i[4]
11 1
.names a_i[3] b_i[4] adder0.a_i[3]
11 1
.names a_i[2] b_i[4] adder0.a_i[2]
11 1
.names a_i[1] b_i[4] adder0.a_i[1]
11 1
.names a_i[0] b_i[4] adder0.a_i[0]
11 1
.names prod_accum_o[4] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_4_0
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2] prod_accum_i[3] prod_accum_i[4]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3] prod_accum_o[4] prod_accum_o[5]
.names $false
.names $true
1
.names $undef
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] prod_accum_o[5]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[5] adder0.a_i[15]
11 1
.names a_i[14] b_i[5] adder0.a_i[14]
11 1
.names a_i[13] b_i[5] adder0.a_i[13]
11 1
.names a_i[12] b_i[5] adder0.a_i[12]
11 1
.names a_i[11] b_i[5] adder0.a_i[11]
11 1
.names a_i[10] b_i[5] adder0.a_i[10]
11 1
.names a_i[9] b_i[5] adder0.a_i[9]
11 1
.names a_i[8] b_i[5] adder0.a_i[8]
11 1
.names a_i[7] b_i[5] adder0.a_i[7]
11 1
.names a_i[6] b_i[5] adder0.a_i[6]
11 1
.names a_i[5] b_i[5] adder0.a_i[5]
11 1
.names a_i[4] b_i[5] adder0.a_i[4]
11 1
.names a_i[3] b_i[5] adder0.a_i[3]
11 1
.names a_i[2] b_i[5] adder0.a_i[2]
11 1
.names a_i[1] b_i[5] adder0.a_i[1]
11 1
.names a_i[0] b_i[5] adder0.a_i[0]
11 1
.names a_i[0] a_o[0]
1 1
.names a_i[10] a_o[10]
1 1
.names a_i[11] a_o[11]
1 1
.names a_i[12] a_o[12]
1 1
.names a_i[13] a_o[13]
1 1
.names a_i[14] a_o[14]
1 1
.names a_i[15] a_o[15]
1 1
.names a_i[1] a_o[1]
1 1
.names a_i[2] a_o[2]
1 1
.names a_i[3] a_o[3]
1 1
.names a_i[4] a_o[4]
1 1
.names a_i[5] a_o[5]
1 1
.names a_i[6] a_o[6]
1 1
.names a_i[7] a_o[7]
1 1
.names a_i[8] a_o[8]
1 1
.names a_i[9] a_o[9]
1 1
.names b_i[0] b_o[0]
1 1
.names b_i[10] b_o[10]
1 1
.names b_i[11] b_o[11]
1 1
.names b_i[12] b_o[12]
1 1
.names b_i[13] b_o[13]
1 1
.names b_i[14] b_o[14]
1 1
.names b_i[15] b_o[15]
1 1
.names b_i[1] b_o[1]
1 1
.names b_i[2] b_o[2]
1 1
.names b_i[3] b_o[3]
1 1
.names b_i[4] b_o[4]
1 1
.names b_i[5] b_o[5]
1 1
.names b_i[6] b_o[6]
1 1
.names b_i[7] b_o[7]
1 1
.names b_i[8] b_o[8]
1 1
.names b_i[9] b_o[9]
1 1
.names prod_accum_i[0] prod_accum_o[0]
1 1
.names prod_accum_i[1] prod_accum_o[1]
1 1
.names prod_accum_i[2] prod_accum_o[2]
1 1
.names prod_accum_i[3] prod_accum_o[3]
1 1
.names prod_accum_i[4] prod_accum_o[4]
1 1
.names prod_accum_o[5] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_5_0
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2] prod_accum_i[3] prod_accum_i[4] prod_accum_i[5]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3] prod_accum_o[4] prod_accum_o[5] prod_accum_o[6]
.names $false
.names $true
1
.names $undef
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] prod_accum_o[6]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[6] adder0.a_i[15]
11 1
.names a_i[14] b_i[6] adder0.a_i[14]
11 1
.names a_i[13] b_i[6] adder0.a_i[13]
11 1
.names a_i[12] b_i[6] adder0.a_i[12]
11 1
.names a_i[11] b_i[6] adder0.a_i[11]
11 1
.names a_i[10] b_i[6] adder0.a_i[10]
11 1
.names a_i[9] b_i[6] adder0.a_i[9]
11 1
.names a_i[8] b_i[6] adder0.a_i[8]
11 1
.names a_i[7] b_i[6] adder0.a_i[7]
11 1
.names a_i[6] b_i[6] adder0.a_i[6]
11 1
.names a_i[5] b_i[6] adder0.a_i[5]
11 1
.names a_i[4] b_i[6] adder0.a_i[4]
11 1
.names a_i[3] b_i[6] adder0.a_i[3]
11 1
.names a_i[2] b_i[6] adder0.a_i[2]
11 1
.names a_i[1] b_i[6] adder0.a_i[1]
11 1
.names a_i[0] b_i[6] adder0.a_i[0]
11 1
.names a_i[0] a_o[0]
1 1
.names a_i[10] a_o[10]
1 1
.names a_i[11] a_o[11]
1 1
.names a_i[12] a_o[12]
1 1
.names a_i[13] a_o[13]
1 1
.names a_i[14] a_o[14]
1 1
.names a_i[15] a_o[15]
1 1
.names a_i[1] a_o[1]
1 1
.names a_i[2] a_o[2]
1 1
.names a_i[3] a_o[3]
1 1
.names a_i[4] a_o[4]
1 1
.names a_i[5] a_o[5]
1 1
.names a_i[6] a_o[6]
1 1
.names a_i[7] a_o[7]
1 1
.names a_i[8] a_o[8]
1 1
.names a_i[9] a_o[9]
1 1
.names b_i[0] b_o[0]
1 1
.names b_i[10] b_o[10]
1 1
.names b_i[11] b_o[11]
1 1
.names b_i[12] b_o[12]
1 1
.names b_i[13] b_o[13]
1 1
.names b_i[14] b_o[14]
1 1
.names b_i[15] b_o[15]
1 1
.names b_i[1] b_o[1]
1 1
.names b_i[2] b_o[2]
1 1
.names b_i[3] b_o[3]
1 1
.names b_i[4] b_o[4]
1 1
.names b_i[5] b_o[5]
1 1
.names b_i[6] b_o[6]
1 1
.names b_i[7] b_o[7]
1 1
.names b_i[8] b_o[8]
1 1
.names b_i[9] b_o[9]
1 1
.names prod_accum_i[0] prod_accum_o[0]
1 1
.names prod_accum_i[1] prod_accum_o[1]
1 1
.names prod_accum_i[2] prod_accum_o[2]
1 1
.names prod_accum_i[3] prod_accum_o[3]
1 1
.names prod_accum_i[4] prod_accum_o[4]
1 1
.names prod_accum_i[5] prod_accum_o[5]
1 1
.names prod_accum_o[6] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_6_0
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2] prod_accum_i[3] prod_accum_i[4] prod_accum_i[5] prod_accum_i[6]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3] prod_accum_o[4] prod_accum_o[5] prod_accum_o[6] prod_accum_o[7]
.names $false
.names $true
1
.names $undef
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] prod_accum_o[7]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[7] adder0.a_i[15]
11 1
.names a_i[14] b_i[7] adder0.a_i[14]
11 1
.names a_i[13] b_i[7] adder0.a_i[13]
11 1
.names a_i[12] b_i[7] adder0.a_i[12]
11 1
.names a_i[11] b_i[7] adder0.a_i[11]
11 1
.names a_i[10] b_i[7] adder0.a_i[10]
11 1
.names a_i[9] b_i[7] adder0.a_i[9]
11 1
.names a_i[8] b_i[7] adder0.a_i[8]
11 1
.names a_i[7] b_i[7] adder0.a_i[7]
11 1
.names a_i[6] b_i[7] adder0.a_i[6]
11 1
.names a_i[5] b_i[7] adder0.a_i[5]
11 1
.names a_i[4] b_i[7] adder0.a_i[4]
11 1
.names a_i[3] b_i[7] adder0.a_i[3]
11 1
.names a_i[2] b_i[7] adder0.a_i[2]
11 1
.names a_i[1] b_i[7] adder0.a_i[1]
11 1
.names a_i[0] b_i[7] adder0.a_i[0]
11 1
.names a_i[0] a_o[0]
1 1
.names a_i[10] a_o[10]
1 1
.names a_i[11] a_o[11]
1 1
.names a_i[12] a_o[12]
1 1
.names a_i[13] a_o[13]
1 1
.names a_i[14] a_o[14]
1 1
.names a_i[15] a_o[15]
1 1
.names a_i[1] a_o[1]
1 1
.names a_i[2] a_o[2]
1 1
.names a_i[3] a_o[3]
1 1
.names a_i[4] a_o[4]
1 1
.names a_i[5] a_o[5]
1 1
.names a_i[6] a_o[6]
1 1
.names a_i[7] a_o[7]
1 1
.names a_i[8] a_o[8]
1 1
.names a_i[9] a_o[9]
1 1
.names b_i[0] b_o[0]
1 1
.names b_i[10] b_o[10]
1 1
.names b_i[11] b_o[11]
1 1
.names b_i[12] b_o[12]
1 1
.names b_i[13] b_o[13]
1 1
.names b_i[14] b_o[14]
1 1
.names b_i[15] b_o[15]
1 1
.names b_i[1] b_o[1]
1 1
.names b_i[2] b_o[2]
1 1
.names b_i[3] b_o[3]
1 1
.names b_i[4] b_o[4]
1 1
.names b_i[5] b_o[5]
1 1
.names b_i[6] b_o[6]
1 1
.names b_i[7] b_o[7]
1 1
.names b_i[8] b_o[8]
1 1
.names b_i[9] b_o[9]
1 1
.names prod_accum_i[0] prod_accum_o[0]
1 1
.names prod_accum_i[1] prod_accum_o[1]
1 1
.names prod_accum_i[2] prod_accum_o[2]
1 1
.names prod_accum_i[3] prod_accum_o[3]
1 1
.names prod_accum_i[4] prod_accum_o[4]
1 1
.names prod_accum_i[5] prod_accum_o[5]
1 1
.names prod_accum_i[6] prod_accum_o[6]
1 1
.names prod_accum_o[7] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_7_1
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2] prod_accum_i[3] prod_accum_i[4] prod_accum_i[5] prod_accum_i[6] prod_accum_i[7]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3] prod_accum_o[4] prod_accum_o[5] prod_accum_o[6] prod_accum_o[7] prod_accum_o[8]
.names $false
.names $true
1
.names $undef
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[0] E=N62 Q=prod_accum_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[1] E=N62 Q=s_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[2] E=N62 Q=s_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[3] E=N62 Q=s_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[4] E=N62 Q=s_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[5] E=N62 Q=s_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[6] E=N62 Q=s_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[7] E=N62 Q=s_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[8] E=N62 Q=s_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[9] E=N62 Q=s_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[10] E=N62 Q=s_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[11] E=N62 Q=s_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[12] E=N62 Q=s_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[13] E=N62 Q=s_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[14] E=N62 Q=s_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.s_o[15] E=N62 Q=s_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=adder0.c_o E=N62 Q=c_o R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[0] E=N62 Q=a_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[1] E=N62 Q=a_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[2] E=N62 Q=a_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[3] E=N62 Q=a_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[4] E=N62 Q=a_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[5] E=N62 Q=a_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[6] E=N62 Q=a_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[7] E=N62 Q=a_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[8] E=N62 Q=a_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[9] E=N62 Q=a_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[10] E=N62 Q=a_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[11] E=N62 Q=a_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[12] E=N62 Q=a_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[13] E=N62 Q=a_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[14] E=N62 Q=a_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[15] E=N62 Q=a_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[0] E=N62 Q=b_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[1] E=N62 Q=b_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[2] E=N62 Q=b_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[3] E=N62 Q=b_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[4] E=N62 Q=b_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[5] E=N62 Q=b_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[6] E=N62 Q=b_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[7] E=N62 Q=b_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[8] E=N62 Q=b_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[9] E=N62 Q=b_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[10] E=N62 Q=b_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[11] E=N62 Q=b_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[12] E=N62 Q=b_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[13] E=N62 Q=b_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[14] E=N62 Q=b_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[15] E=N62 Q=b_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[0] E=N62 Q=prod_accum_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[1] E=N62 Q=prod_accum_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[2] E=N62 Q=prod_accum_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[3] E=N62 Q=prod_accum_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[4] E=N62 Q=prod_accum_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[5] E=N62 Q=prod_accum_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[6] E=N62 Q=prod_accum_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=prod_accum_i[7] E=N62 Q=prod_accum_o[7] R=rst_i
.names rst_i N1
0 1
.names v_i N61
0 1
.names N61 N1 N62
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] adder0.s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] adder0.s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] adder0.s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] adder0.s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] adder0.s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] adder0.s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] adder0.s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] adder0.s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] adder0.s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] adder0.s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] adder0.s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] adder0.s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] adder0.s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] adder0.s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] adder0.s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] adder0.s_o[0]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y adder0.c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[8] adder0.a_i[15]
11 1
.names a_i[14] b_i[8] adder0.a_i[14]
11 1
.names a_i[13] b_i[8] adder0.a_i[13]
11 1
.names a_i[12] b_i[8] adder0.a_i[12]
11 1
.names a_i[11] b_i[8] adder0.a_i[11]
11 1
.names a_i[10] b_i[8] adder0.a_i[10]
11 1
.names a_i[9] b_i[8] adder0.a_i[9]
11 1
.names a_i[8] b_i[8] adder0.a_i[8]
11 1
.names a_i[7] b_i[8] adder0.a_i[7]
11 1
.names a_i[6] b_i[8] adder0.a_i[6]
11 1
.names a_i[5] b_i[8] adder0.a_i[5]
11 1
.names a_i[4] b_i[8] adder0.a_i[4]
11 1
.names a_i[3] b_i[8] adder0.a_i[3]
11 1
.names a_i[2] b_i[8] adder0.a_i[2]
11 1
.names a_i[1] b_i[8] adder0.a_i[1]
11 1
.names a_i[0] b_i[8] adder0.a_i[0]
11 1
.names prod_accum_o[8] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_8_0
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2] prod_accum_i[3] prod_accum_i[4] prod_accum_i[5] prod_accum_i[6] prod_accum_i[7] prod_accum_i[8]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3] prod_accum_o[4] prod_accum_o[5] prod_accum_o[6] prod_accum_o[7] prod_accum_o[8] prod_accum_o[9]
.names $false
.names $true
1
.names $undef
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] prod_accum_o[9]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[9] adder0.a_i[15]
11 1
.names a_i[14] b_i[9] adder0.a_i[14]
11 1
.names a_i[13] b_i[9] adder0.a_i[13]
11 1
.names a_i[12] b_i[9] adder0.a_i[12]
11 1
.names a_i[11] b_i[9] adder0.a_i[11]
11 1
.names a_i[10] b_i[9] adder0.a_i[10]
11 1
.names a_i[9] b_i[9] adder0.a_i[9]
11 1
.names a_i[8] b_i[9] adder0.a_i[8]
11 1
.names a_i[7] b_i[9] adder0.a_i[7]
11 1
.names a_i[6] b_i[9] adder0.a_i[6]
11 1
.names a_i[5] b_i[9] adder0.a_i[5]
11 1
.names a_i[4] b_i[9] adder0.a_i[4]
11 1
.names a_i[3] b_i[9] adder0.a_i[3]
11 1
.names a_i[2] b_i[9] adder0.a_i[2]
11 1
.names a_i[1] b_i[9] adder0.a_i[1]
11 1
.names a_i[0] b_i[9] adder0.a_i[0]
11 1
.names a_i[0] a_o[0]
1 1
.names a_i[10] a_o[10]
1 1
.names a_i[11] a_o[11]
1 1
.names a_i[12] a_o[12]
1 1
.names a_i[13] a_o[13]
1 1
.names a_i[14] a_o[14]
1 1
.names a_i[15] a_o[15]
1 1
.names a_i[1] a_o[1]
1 1
.names a_i[2] a_o[2]
1 1
.names a_i[3] a_o[3]
1 1
.names a_i[4] a_o[4]
1 1
.names a_i[5] a_o[5]
1 1
.names a_i[6] a_o[6]
1 1
.names a_i[7] a_o[7]
1 1
.names a_i[8] a_o[8]
1 1
.names a_i[9] a_o[9]
1 1
.names b_i[0] b_o[0]
1 1
.names b_i[10] b_o[10]
1 1
.names b_i[11] b_o[11]
1 1
.names b_i[12] b_o[12]
1 1
.names b_i[13] b_o[13]
1 1
.names b_i[14] b_o[14]
1 1
.names b_i[15] b_o[15]
1 1
.names b_i[1] b_o[1]
1 1
.names b_i[2] b_o[2]
1 1
.names b_i[3] b_o[3]
1 1
.names b_i[4] b_o[4]
1 1
.names b_i[5] b_o[5]
1 1
.names b_i[6] b_o[6]
1 1
.names b_i[7] b_o[7]
1 1
.names b_i[8] b_o[8]
1 1
.names b_i[9] b_o[9]
1 1
.names prod_accum_i[0] prod_accum_o[0]
1 1
.names prod_accum_i[1] prod_accum_o[1]
1 1
.names prod_accum_i[2] prod_accum_o[2]
1 1
.names prod_accum_i[3] prod_accum_o[3]
1 1
.names prod_accum_i[4] prod_accum_o[4]
1 1
.names prod_accum_i[5] prod_accum_o[5]
1 1
.names prod_accum_i[6] prod_accum_o[6]
1 1
.names prod_accum_i[7] prod_accum_o[7]
1 1
.names prod_accum_i[8] prod_accum_o[8]
1 1
.names prod_accum_o[9] s_o[0]
1 1
.end

.model bsg_mul_array_row_16_9_0
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] s_i[0] s_i[1] s_i[2] s_i[3] s_i[4] s_i[5] s_i[6] s_i[7] s_i[8] s_i[9] s_i[10] s_i[11] s_i[12] s_i[13] s_i[14] s_i[15] c_i prod_accum_i[0] prod_accum_i[1] prod_accum_i[2] prod_accum_i[3] prod_accum_i[4] prod_accum_i[5] prod_accum_i[6] prod_accum_i[7] prod_accum_i[8] prod_accum_i[9]
.outputs a_o[0] a_o[1] a_o[2] a_o[3] a_o[4] a_o[5] a_o[6] a_o[7] a_o[8] a_o[9] a_o[10] a_o[11] a_o[12] a_o[13] a_o[14] a_o[15] b_o[0] b_o[1] b_o[2] b_o[3] b_o[4] b_o[5] b_o[6] b_o[7] b_o[8] b_o[9] b_o[10] b_o[11] b_o[12] b_o[13] b_o[14] b_o[15] s_o[0] s_o[1] s_o[2] s_o[3] s_o[4] s_o[5] s_o[6] s_o[7] s_o[8] s_o[9] s_o[10] s_o[11] s_o[12] s_o[13] s_o[14] s_o[15] c_o prod_accum_o[0] prod_accum_o[1] prod_accum_o[2] prod_accum_o[3] prod_accum_o[4] prod_accum_o[5] prod_accum_o[6] prod_accum_o[7] prod_accum_o[8] prod_accum_o[9] prod_accum_o[10]
.names $false
.names $true
1
.names $undef
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] s_o[1]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] s_o[2]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] s_o[3]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] s_o[4]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] s_o[5]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] s_o[6]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] s_o[7]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] s_o[8]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] s_o[9]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] s_o[10]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] s_o[11]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] s_o[12]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] s_o[13]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] s_o[14]
10 1
01 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] s_o[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] prod_accum_o[10]
10 1
01 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names adder0.a_i[0] s_i[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names adder0.a_i[1] s_i[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names adder0.a_i[2] s_i[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names adder0.a_i[3] s_i[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names adder0.a_i[4] s_i[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names adder0.a_i[5] s_i[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names adder0.a_i[6] s_i[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names adder0.a_i[7] s_i[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names adder0.a_i[8] s_i[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names adder0.a_i[9] s_i[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names adder0.a_i[10] s_i[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names adder0.a_i[11] s_i[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names adder0.a_i[12] s_i[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names adder0.a_i[13] s_i[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names adder0.a_i[14] s_i[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names adder0.a_i[15] c_i $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y c_o
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[10] adder0.a_i[15]
11 1
.names a_i[14] b_i[10] adder0.a_i[14]
11 1
.names a_i[13] b_i[10] adder0.a_i[13]
11 1
.names a_i[12] b_i[10] adder0.a_i[12]
11 1
.names a_i[11] b_i[10] adder0.a_i[11]
11 1
.names a_i[10] b_i[10] adder0.a_i[10]
11 1
.names a_i[9] b_i[10] adder0.a_i[9]
11 1
.names a_i[8] b_i[10] adder0.a_i[8]
11 1
.names a_i[7] b_i[10] adder0.a_i[7]
11 1
.names a_i[6] b_i[10] adder0.a_i[6]
11 1
.names a_i[5] b_i[10] adder0.a_i[5]
11 1
.names a_i[4] b_i[10] adder0.a_i[4]
11 1
.names a_i[3] b_i[10] adder0.a_i[3]
11 1
.names a_i[2] b_i[10] adder0.a_i[2]
11 1
.names a_i[1] b_i[10] adder0.a_i[1]
11 1
.names a_i[0] b_i[10] adder0.a_i[0]
11 1
.names a_i[0] a_o[0]
1 1
.names a_i[10] a_o[10]
1 1
.names a_i[11] a_o[11]
1 1
.names a_i[12] a_o[12]
1 1
.names a_i[13] a_o[13]
1 1
.names a_i[14] a_o[14]
1 1
.names a_i[15] a_o[15]
1 1
.names a_i[1] a_o[1]
1 1
.names a_i[2] a_o[2]
1 1
.names a_i[3] a_o[3]
1 1
.names a_i[4] a_o[4]
1 1
.names a_i[5] a_o[5]
1 1
.names a_i[6] a_o[6]
1 1
.names a_i[7] a_o[7]
1 1
.names a_i[8] a_o[8]
1 1
.names a_i[9] a_o[9]
1 1
.names b_i[0] b_o[0]
1 1
.names b_i[10] b_o[10]
1 1
.names b_i[11] b_o[11]
1 1
.names b_i[12] b_o[12]
1 1
.names b_i[13] b_o[13]
1 1
.names b_i[14] b_o[14]
1 1
.names b_i[15] b_o[15]
1 1
.names b_i[1] b_o[1]
1 1
.names b_i[2] b_o[2]
1 1
.names b_i[3] b_o[3]
1 1
.names b_i[4] b_o[4]
1 1
.names b_i[5] b_o[5]
1 1
.names b_i[6] b_o[6]
1 1
.names b_i[7] b_o[7]
1 1
.names b_i[8] b_o[8]
1 1
.names b_i[9] b_o[9]
1 1
.names prod_accum_i[0] prod_accum_o[0]
1 1
.names prod_accum_i[1] prod_accum_o[1]
1 1
.names prod_accum_i[2] prod_accum_o[2]
1 1
.names prod_accum_i[3] prod_accum_o[3]
1 1
.names prod_accum_i[4] prod_accum_o[4]
1 1
.names prod_accum_i[5] prod_accum_o[5]
1 1
.names prod_accum_i[6] prod_accum_o[6]
1 1
.names prod_accum_i[7] prod_accum_o[7]
1 1
.names prod_accum_i[8] prod_accum_o[8]
1 1
.names prod_accum_i[9] prod_accum_o[9]
1 1
.names prod_accum_o[10] s_o[0]
1 1
.end

.model top
.inputs clk_i rst_i v_i a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] o[8] o[9] o[10] o[11] o[12] o[13] o[14] o[15] o[16] o[17] o[18] o[19] o[20] o[21] o[22] o[23] o[24] o[25] o[26] o[27] o[28] o[29] o[30] o[31]
.names $false
.names $true
1
.names $undef
.names a_i[15] b_i[0] wrapper.and0.o[15]
11 1
.names a_i[14] b_i[0] wrapper.and0.o[14]
11 1
.names a_i[13] b_i[0] wrapper.and0.o[13]
11 1
.names a_i[12] b_i[0] wrapper.and0.o[12]
11 1
.names a_i[11] b_i[0] wrapper.and0.o[11]
11 1
.names a_i[10] b_i[0] wrapper.and0.o[10]
11 1
.names a_i[9] b_i[0] wrapper.and0.o[9]
11 1
.names a_i[8] b_i[0] wrapper.and0.o[8]
11 1
.names a_i[7] b_i[0] wrapper.and0.o[7]
11 1
.names a_i[6] b_i[0] wrapper.and0.o[6]
11 1
.names a_i[5] b_i[0] wrapper.and0.o[5]
11 1
.names a_i[4] b_i[0] wrapper.and0.o[4]
11 1
.names a_i[3] b_i[0] wrapper.and0.o[3]
11 1
.names a_i[2] b_i[0] wrapper.and0.o[2]
11 1
.names a_i[1] b_i[0] wrapper.and0.o[1]
11 1
.names a_i[0] b_i[0] wrapper.and0.o[0]
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[14]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[15] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[0] wrapper.and0.o[1] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[0]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[1] wrapper.and0.o[2] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[2] wrapper.and0.o[3] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[3] wrapper.and0.o[4] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[4] wrapper.and0.o[5] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[5] wrapper.and0.o[6] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[6] wrapper.and0.o[7] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[7] wrapper.and0.o[8] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[8] wrapper.and0.o[9] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[9] wrapper.and0.o[10] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[10] wrapper.and0.o[11] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[11] wrapper.and0.o[12] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[12] wrapper.and0.o[13] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[13] wrapper.and0.o[14] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[14] wrapper.and0.o[15] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[0] wrapper.and0.o[1] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[1] wrapper.and0.o[2] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[2] wrapper.and0.o[3] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[3] wrapper.and0.o[4] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[4] wrapper.and0.o[5] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[5] wrapper.and0.o[6] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[6] wrapper.and0.o[7] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[7] wrapper.and0.o[8] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[8] wrapper.and0.o[9] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[9] wrapper.and0.o[10] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[10] wrapper.and0.o[11] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[11] wrapper.and0.o[12] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[12] wrapper.and0.o[13] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[13] wrapper.and0.o[14] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[14] wrapper.and0.o[15] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[15] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names wrapper.genblk1_0__genblk1_first_row.adder0.a_i[15] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.c_r[0]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_0__genblk1_first_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[15]
11 1
.names a_i[14] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[14]
11 1
.names a_i[13] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[13]
11 1
.names a_i[12] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[12]
11 1
.names a_i[11] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[11]
11 1
.names a_i[10] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[10]
11 1
.names a_i[9] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[9]
11 1
.names a_i[8] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[8]
11 1
.names a_i[7] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[7]
11 1
.names a_i[6] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[6]
11 1
.names a_i[5] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[5]
11 1
.names a_i[4] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[4]
11 1
.names a_i[3] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[3]
11 1
.names a_i[2] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[2]
11 1
.names a_i[1] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[1]
11 1
.names a_i[0] b_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.a_i[0]
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[0] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[1] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[2] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[3] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[4] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[5] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[6] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[7] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[8] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[9] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[10] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[11] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[12] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[13] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[14] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[9] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[0] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[1] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[2] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[3] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[4] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[5] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[6] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[7] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[8] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[9] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[10] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[11] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[12] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[13] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[14] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[9] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.c_r[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_10__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names wrapper.a_r[127] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[15]
11 1
.names wrapper.a_r[126] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[14]
11 1
.names wrapper.a_r[125] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[13]
11 1
.names wrapper.a_r[124] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[12]
11 1
.names wrapper.a_r[123] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[11]
11 1
.names wrapper.a_r[122] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[10]
11 1
.names wrapper.a_r[121] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[9]
11 1
.names wrapper.a_r[120] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[8]
11 1
.names wrapper.a_r[119] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[7]
11 1
.names wrapper.a_r[118] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[6]
11 1
.names wrapper.a_r[117] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[5]
11 1
.names wrapper.a_r[116] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[4]
11 1
.names wrapper.a_r[115] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[3]
11 1
.names wrapper.a_r[114] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[2]
11 1
.names wrapper.a_r[113] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[1]
11 1
.names wrapper.a_r[112] wrapper.b_r[123] wrapper.genblk1_10__genblk1_mid_row.adder0.a_i[0]
11 1
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[1] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[2] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[3] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[4] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[5] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[6] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[7] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[8] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[9] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[10] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[11] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[12] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[13] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[14] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[15] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_11__genblk1_mid_row.s_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_11__genblk1_mid_row.adder0.c_o E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.c_r[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[112] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_16 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[113] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_15 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[114] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_14 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[115] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_13 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[116] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_12 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[117] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_11 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[118] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_10 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[119] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_9 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[120] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_8 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[121] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_7 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[122] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_6 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[123] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_5 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[124] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_4 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[125] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_3 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[126] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_2 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[127] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_1 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.b_r[125] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_19 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.b_r[126] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_18 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.b_r[127] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.SYNOPSYS_UNCONNECTED_17 R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[1] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[2] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[3] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[4] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[5] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[6] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[7] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[8] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[9] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[10] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=o[11] R=rst_i
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[1] wrapper.genblk1_11__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[10] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[1] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_10__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[10] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.genblk1_11__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_11__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names wrapper.a_r[127] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[15]
11 1
.names wrapper.a_r[126] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[14]
11 1
.names wrapper.a_r[125] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[13]
11 1
.names wrapper.a_r[124] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[12]
11 1
.names wrapper.a_r[123] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[11]
11 1
.names wrapper.a_r[122] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[10]
11 1
.names wrapper.a_r[121] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[9]
11 1
.names wrapper.a_r[120] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[8]
11 1
.names wrapper.a_r[119] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[7]
11 1
.names wrapper.a_r[118] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[6]
11 1
.names wrapper.a_r[117] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[5]
11 1
.names wrapper.a_r[116] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[4]
11 1
.names wrapper.a_r[115] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[3]
11 1
.names wrapper.a_r[114] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[2]
11 1
.names wrapper.a_r[113] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[1]
11 1
.names wrapper.a_r[112] wrapper.b_r[124] wrapper.genblk1_11__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_11__genblk1_mid_row.s_o[1] o[13]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_11__genblk1_mid_row.s_o[2] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_11__genblk1_mid_row.s_o[3] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_11__genblk1_mid_row.s_o[4] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_11__genblk1_mid_row.s_o[5] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_11__genblk1_mid_row.s_o[6] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_11__genblk1_mid_row.s_o[7] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_11__genblk1_mid_row.s_o[8] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_11__genblk1_mid_row.s_o[9] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_11__genblk1_mid_row.s_o[10] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_11__genblk1_mid_row.s_o[11] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_11__genblk1_mid_row.s_o[12] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_11__genblk1_mid_row.s_o[13] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_11__genblk1_mid_row.s_o[14] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_11__genblk1_mid_row.s_o[15] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[11] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_11__genblk1_mid_row.s_o[1] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_11__genblk1_mid_row.s_o[2] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_11__genblk1_mid_row.s_o[3] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_11__genblk1_mid_row.s_o[4] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_11__genblk1_mid_row.s_o[5] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_11__genblk1_mid_row.s_o[6] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_11__genblk1_mid_row.s_o[7] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_11__genblk1_mid_row.s_o[8] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_11__genblk1_mid_row.s_o[9] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_11__genblk1_mid_row.s_o[10] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_11__genblk1_mid_row.s_o[11] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_11__genblk1_mid_row.s_o[12] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_11__genblk1_mid_row.s_o[13] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_11__genblk1_mid_row.s_o[14] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_11__genblk1_mid_row.s_o[15] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[11] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.c_r[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_12__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names wrapper.SYNOPSYS_UNCONNECTED_1 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[15]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_2 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[14]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_3 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[13]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_4 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[12]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_5 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[11]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_6 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[10]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_7 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[9]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_8 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[8]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_9 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[7]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_10 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[6]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_11 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[5]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_12 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[4]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_13 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[3]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_14 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[2]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_15 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[1]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_16 wrapper.SYNOPSYS_UNCONNECTED_19 wrapper.genblk1_12__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[1] o[14]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[12] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[1] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_12__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[12] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.c_r[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_13__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names wrapper.SYNOPSYS_UNCONNECTED_1 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[15]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_2 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[14]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_3 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[13]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_4 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[12]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_5 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[11]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_6 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[10]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_7 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[9]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_8 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[8]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_9 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[7]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_10 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[6]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_11 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[5]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_12 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[4]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_13 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[3]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_14 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[2]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_15 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[1]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_16 wrapper.SYNOPSYS_UNCONNECTED_18 wrapper.genblk1_13__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] o[16]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] o[17]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] o[18]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] o[19]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] o[20]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] o[21]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] o[22]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] o[23]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] o[24]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] o[25]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] o[26]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] o[27]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] o[28]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] o[29]
10 1
01 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] o[30]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[0] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[1] o[15]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[1] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[2] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[3] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[4] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[5] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[6] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[7] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[8] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[9] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[10] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[11] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[12] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[13] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[14] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[15] wrapper.c_r[13] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[0] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[1] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[1] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[2] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[3] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[4] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[5] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[6] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[7] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[8] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[9] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[10] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[11] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[12] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[13] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[14] wrapper.genblk1_13__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_14__genblk1_last_row.adder0.a_i[15] wrapper.c_r[13] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y o[31]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_14__genblk1_last_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names wrapper.SYNOPSYS_UNCONNECTED_1 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[15]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_2 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[14]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_3 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[13]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_4 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[12]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_5 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[11]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_6 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[10]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_7 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[9]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_8 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[8]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_9 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[7]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_10 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[6]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_11 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[5]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_12 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[4]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_13 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[3]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_14 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[2]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_15 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[1]
11 1
.names wrapper.SYNOPSYS_UNCONNECTED_16 wrapper.SYNOPSYS_UNCONNECTED_17 wrapper.genblk1_14__genblk1_last_row.adder0.a_i[0]
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[1] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[2] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[3] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[4] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[5] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[6] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[7] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[8] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[9] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[10] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[11] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[12] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[13] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[14] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[15] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[0] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[1] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[2] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[3] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[4] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[5] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[6] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[7] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[8] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[9] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[10] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[11] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[12] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[13] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[14] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_0__genblk1_first_row.adder0.s_o[15] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[0] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.c_r[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_1__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[15]
11 1
.names a_i[14] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[14]
11 1
.names a_i[13] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[13]
11 1
.names a_i[12] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[12]
11 1
.names a_i[11] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[11]
11 1
.names a_i[10] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[10]
11 1
.names a_i[9] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[9]
11 1
.names a_i[8] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[8]
11 1
.names a_i[7] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[7]
11 1
.names a_i[6] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[6]
11 1
.names a_i[5] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[5]
11 1
.names a_i[4] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[4]
11 1
.names a_i[3] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[3]
11 1
.names a_i[2] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[2]
11 1
.names a_i[1] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[1]
11 1
.names a_i[0] b_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[1] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[1] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[1] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[1] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.c_r[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_2__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[15]
11 1
.names a_i[14] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[14]
11 1
.names a_i[13] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[13]
11 1
.names a_i[12] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[12]
11 1
.names a_i[11] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[11]
11 1
.names a_i[10] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[10]
11 1
.names a_i[9] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[9]
11 1
.names a_i[8] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[8]
11 1
.names a_i[7] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[7]
11 1
.names a_i[6] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[6]
11 1
.names a_i[5] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[5]
11 1
.names a_i[4] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[4]
11 1
.names a_i[3] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[3]
11 1
.names a_i[2] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[2]
11 1
.names a_i[1] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[1]
11 1
.names a_i[0] b_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.a_i[0]
11 1
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.prod_accum_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[1] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[2] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[3] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[4] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[5] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[6] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[7] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[8] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[9] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[10] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[11] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[12] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[13] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[14] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[15] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.s_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.adder0.c_o E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.c_r[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[48] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[1] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[49] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[2] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[50] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[3] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[51] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[4] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[100] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[5] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[101] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[6] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[102] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[7] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[103] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[8] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[104] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[9] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[105] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[10] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[106] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[11] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[107] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[12] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[108] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[13] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[109] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[14] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[110] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=a_i[15] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[111] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[5] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[101] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[6] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[102] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[7] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[103] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[8] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[104] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[9] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[105] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[10] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[106] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[11] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[107] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[12] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[108] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[13] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[109] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[14] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[110] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=b_i[15] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[111] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.and0.o[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.prod_accum_o[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_0__genblk1_first_row.adder0.s_o[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.prod_accum_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_1__genblk1_mid_row.adder0.s_o[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.prod_accum_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_3__genblk1_mid_row.prod_accum_o[3] R=rst_i
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[1] wrapper.genblk1_3__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[2] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[1] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_2__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[2] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.genblk1_3__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_3__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names a_i[15] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[15]
11 1
.names a_i[14] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[14]
11 1
.names a_i[13] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[13]
11 1
.names a_i[12] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[12]
11 1
.names a_i[11] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[11]
11 1
.names a_i[10] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[10]
11 1
.names a_i[9] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[9]
11 1
.names a_i[8] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[8]
11 1
.names a_i[7] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[7]
11 1
.names a_i[6] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[6]
11 1
.names a_i[5] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[5]
11 1
.names a_i[4] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[4]
11 1
.names a_i[3] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[3]
11 1
.names a_i[2] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[2]
11 1
.names a_i[1] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[1]
11 1
.names a_i[0] b_i[4] wrapper.genblk1_3__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_3__genblk1_mid_row.s_o[1] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_3__genblk1_mid_row.s_o[2] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_3__genblk1_mid_row.s_o[3] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_3__genblk1_mid_row.s_o[4] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_3__genblk1_mid_row.s_o[5] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_3__genblk1_mid_row.s_o[6] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_3__genblk1_mid_row.s_o[7] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_3__genblk1_mid_row.s_o[8] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_3__genblk1_mid_row.s_o[9] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_3__genblk1_mid_row.s_o[10] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_3__genblk1_mid_row.s_o[11] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_3__genblk1_mid_row.s_o[12] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_3__genblk1_mid_row.s_o[13] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_3__genblk1_mid_row.s_o[14] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_3__genblk1_mid_row.s_o[15] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[3] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_3__genblk1_mid_row.s_o[1] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_3__genblk1_mid_row.s_o[2] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_3__genblk1_mid_row.s_o[3] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_3__genblk1_mid_row.s_o[4] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_3__genblk1_mid_row.s_o[5] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_3__genblk1_mid_row.s_o[6] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_3__genblk1_mid_row.s_o[7] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_3__genblk1_mid_row.s_o[8] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_3__genblk1_mid_row.s_o[9] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_3__genblk1_mid_row.s_o[10] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_3__genblk1_mid_row.s_o[11] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_3__genblk1_mid_row.s_o[12] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_3__genblk1_mid_row.s_o[13] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_3__genblk1_mid_row.s_o[14] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_3__genblk1_mid_row.s_o[15] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[3] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.c_r[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_4__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names wrapper.a_r[111] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[15]
11 1
.names wrapper.a_r[110] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[14]
11 1
.names wrapper.a_r[109] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[13]
11 1
.names wrapper.a_r[108] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[12]
11 1
.names wrapper.a_r[107] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[11]
11 1
.names wrapper.a_r[106] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[10]
11 1
.names wrapper.a_r[105] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[9]
11 1
.names wrapper.a_r[104] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[8]
11 1
.names wrapper.a_r[103] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[7]
11 1
.names wrapper.a_r[102] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[6]
11 1
.names wrapper.a_r[101] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[5]
11 1
.names wrapper.a_r[100] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[4]
11 1
.names wrapper.a_r[51] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[3]
11 1
.names wrapper.a_r[50] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[2]
11 1
.names wrapper.a_r[49] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[1]
11 1
.names wrapper.a_r[48] wrapper.b_r[101] wrapper.genblk1_4__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[1] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[4] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[1] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[4] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.c_r[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_5__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names wrapper.a_r[111] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[15]
11 1
.names wrapper.a_r[110] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[14]
11 1
.names wrapper.a_r[109] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[13]
11 1
.names wrapper.a_r[108] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[12]
11 1
.names wrapper.a_r[107] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[11]
11 1
.names wrapper.a_r[106] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[10]
11 1
.names wrapper.a_r[105] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[9]
11 1
.names wrapper.a_r[104] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[8]
11 1
.names wrapper.a_r[103] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[7]
11 1
.names wrapper.a_r[102] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[6]
11 1
.names wrapper.a_r[101] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[5]
11 1
.names wrapper.a_r[100] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[4]
11 1
.names wrapper.a_r[51] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[3]
11 1
.names wrapper.a_r[50] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[2]
11 1
.names wrapper.a_r[49] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[1]
11 1
.names wrapper.a_r[48] wrapper.b_r[102] wrapper.genblk1_5__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[1] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[5] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[1] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[5] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.c_r[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_6__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names wrapper.a_r[111] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[15]
11 1
.names wrapper.a_r[110] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[14]
11 1
.names wrapper.a_r[109] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[13]
11 1
.names wrapper.a_r[108] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[12]
11 1
.names wrapper.a_r[107] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[11]
11 1
.names wrapper.a_r[106] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[10]
11 1
.names wrapper.a_r[105] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[9]
11 1
.names wrapper.a_r[104] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[8]
11 1
.names wrapper.a_r[103] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[7]
11 1
.names wrapper.a_r[102] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[6]
11 1
.names wrapper.a_r[101] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[5]
11 1
.names wrapper.a_r[100] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[4]
11 1
.names wrapper.a_r[51] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[3]
11 1
.names wrapper.a_r[50] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[2]
11 1
.names wrapper.a_r[49] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[1]
11 1
.names wrapper.a_r[48] wrapper.b_r[103] wrapper.genblk1_6__genblk1_mid_row.adder0.a_i[0]
11 1
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[1] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[2] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[3] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[4] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[5] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[6] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[7] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[8] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[8] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[9] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[9] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[10] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[10] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[11] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[11] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[12] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[12] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[13] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[13] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[14] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[14] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[15] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_7__genblk1_mid_row.s_o[15] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_7__genblk1_mid_row.adder0.c_o E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.c_r[7] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[48] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[112] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[49] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[113] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[50] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[114] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[51] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[115] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[100] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[116] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[101] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[117] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[102] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[118] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[103] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[119] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[104] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[120] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[105] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[121] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[106] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[122] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[107] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[123] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[108] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[124] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[109] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[125] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[110] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[126] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.a_r[111] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.a_r[127] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.b_r[105] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[121] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.b_r[106] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[122] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.b_r[107] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[123] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.b_r[108] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[124] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.b_r[109] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[125] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.b_r[110] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[126] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.b_r[111] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.b_r[127] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.prod_accum_o[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[0] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.prod_accum_o[1] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[1] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.prod_accum_o[2] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[2] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.prod_accum_o[3] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[3] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_3__genblk1_mid_row.prod_accum_o[4] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[4] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_4__genblk1_mid_row.adder0.s_o[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[5] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_5__genblk1_mid_row.adder0.s_o[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[6] R=rst_i
.subckt $_SDFFCE_PP0N_ C=clk_i D=wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[0] E=wrapper.genblk1_11__genblk1_mid_row.N66 Q=wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[7] R=rst_i
.names rst_i wrapper.genblk1_11__genblk1_mid_row.N1
0 1
.names v_i wrapper.genblk1_11__genblk1_mid_row.N65
0 1
.names wrapper.genblk1_11__genblk1_mid_row.N65 wrapper.genblk1_11__genblk1_mid_row.N1 wrapper.genblk1_11__genblk1_mid_row.N66
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[1] wrapper.genblk1_7__genblk1_mid_row.adder0.s_o[0]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[6] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[1] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_6__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[6] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.genblk1_7__genblk1_mid_row.adder0.c_o
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_7__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names wrapper.a_r[111] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[15]
11 1
.names wrapper.a_r[110] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[14]
11 1
.names wrapper.a_r[109] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[13]
11 1
.names wrapper.a_r[108] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[12]
11 1
.names wrapper.a_r[107] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[11]
11 1
.names wrapper.a_r[106] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[10]
11 1
.names wrapper.a_r[105] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[9]
11 1
.names wrapper.a_r[104] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[8]
11 1
.names wrapper.a_r[103] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[7]
11 1
.names wrapper.a_r[102] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[6]
11 1
.names wrapper.a_r[101] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[5]
11 1
.names wrapper.a_r[100] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[4]
11 1
.names wrapper.a_r[51] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[3]
11 1
.names wrapper.a_r[50] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[2]
11 1
.names wrapper.a_r[49] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[1]
11 1
.names wrapper.a_r[48] wrapper.b_r[104] wrapper.genblk1_7__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[14]
10 1
01 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[15]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_7__genblk1_mid_row.s_o[1] wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[9]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_7__genblk1_mid_row.s_o[2] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_7__genblk1_mid_row.s_o[3] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_7__genblk1_mid_row.s_o[4] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_7__genblk1_mid_row.s_o[5] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_7__genblk1_mid_row.s_o[6] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_7__genblk1_mid_row.s_o[7] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_7__genblk1_mid_row.s_o[8] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_7__genblk1_mid_row.s_o[9] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_7__genblk1_mid_row.s_o[10] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_7__genblk1_mid_row.s_o[11] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_7__genblk1_mid_row.s_o[12] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_7__genblk1_mid_row.s_o[13] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_7__genblk1_mid_row.s_o[14] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_7__genblk1_mid_row.s_o[15] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[7] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_7__genblk1_mid_row.s_o[1] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_7__genblk1_mid_row.s_o[2] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_7__genblk1_mid_row.s_o[3] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_7__genblk1_mid_row.s_o[4] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_7__genblk1_mid_row.s_o[5] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_7__genblk1_mid_row.s_o[6] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_7__genblk1_mid_row.s_o[7] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_7__genblk1_mid_row.s_o[8] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_7__genblk1_mid_row.s_o[9] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_7__genblk1_mid_row.s_o[10] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_7__genblk1_mid_row.s_o[11] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_7__genblk1_mid_row.s_o[12] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_7__genblk1_mid_row.s_o[13] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_7__genblk1_mid_row.s_o[14] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_7__genblk1_mid_row.s_o[15] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[7] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.c_r[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_8__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names wrapper.a_r[127] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[15]
11 1
.names wrapper.a_r[126] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[14]
11 1
.names wrapper.a_r[125] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[13]
11 1
.names wrapper.a_r[124] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[12]
11 1
.names wrapper.a_r[123] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[11]
11 1
.names wrapper.a_r[122] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[10]
11 1
.names wrapper.a_r[121] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[9]
11 1
.names wrapper.a_r[120] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[8]
11 1
.names wrapper.a_r[119] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[7]
11 1
.names wrapper.a_r[118] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[6]
11 1
.names wrapper.a_r[117] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[5]
11 1
.names wrapper.a_r[116] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[4]
11 1
.names wrapper.a_r[115] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[3]
11 1
.names wrapper.a_r[114] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[2]
11 1
.names wrapper.a_r[113] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[1]
11 1
.names wrapper.a_r[112] wrapper.b_r[121] wrapper.genblk1_8__genblk1_mid_row.adder0.a_i[0]
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[0]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[1]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[2]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[3]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[4]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[5]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[6]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[7]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[8]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[9]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[10]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[11]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[12]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[13]
10 1
01 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14] wrapper.genblk1_10__genblk1_mid_row.adder0.b_i[14]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[1] wrapper.genblk1_10__genblk1_mid_row.prod_accum_i[10]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[8] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15]
10 1
01 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[0] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[1] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[1] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[2] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[2] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[3] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[3] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[4] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[4] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[5] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[5] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[6] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[6] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[7] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[7] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[8] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[8] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[9] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[9] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[10] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[10] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[11] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[11] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[12] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[12] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[13] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[13] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[14] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[14] wrapper.genblk1_8__genblk1_mid_row.adder0.s_o[15] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14]
11 1
.names wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[15] wrapper.c_r[8] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15]
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[1] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[0] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[3] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$494_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[5] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[7] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[9] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[11] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[13] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[15] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$500_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$518_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$506_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$512_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$524_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$530_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$521_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$497_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$503_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$509_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[2] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[4] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[6] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[8] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[10] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[12] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.X[14] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y
11 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[1] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$489_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[3] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$492_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[5] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$495_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[7] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$498_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[9] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$501_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[11] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$504_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[13] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$507_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[15] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$510_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$493_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$513_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$499_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$516_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$505_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$519_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$511_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$522_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$517_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$525_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$523_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$528_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$529_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$531_Y wrapper.c_r[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$520_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$534_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$496_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$537_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$502_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$540_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$508_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$543_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[2] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$546_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[4] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$549_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[6] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$552_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[8] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$555_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[10] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$558_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[12] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$561_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.G[14] $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$564_Y $flatten\wrapper.\genblk1_9__genblk1_mid_row.\adder0.$techmap$add$verilog/bsg_multiply_array_pipelined.v:82$17.$auto$alumacc.cc:485:replace_alu$426.CO[14]
1- 1
-1 1
.names wrapper.a_r[127] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[15]
11 1
.names wrapper.a_r[126] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[14]
11 1
.names wrapper.a_r[125] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[13]
11 1
.names wrapper.a_r[124] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[12]
11 1
.names wrapper.a_r[123] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[11]
11 1
.names wrapper.a_r[122] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[10]
11 1
.names wrapper.a_r[121] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[9]
11 1
.names wrapper.a_r[120] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[8]
11 1
.names wrapper.a_r[119] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[7]
11 1
.names wrapper.a_r[118] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[6]
11 1
.names wrapper.a_r[117] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[5]
11 1
.names wrapper.a_r[116] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[4]
11 1
.names wrapper.a_r[115] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[3]
11 1
.names wrapper.a_r[114] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[2]
11 1
.names wrapper.a_r[113] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[1]
11 1
.names wrapper.a_r[112] wrapper.b_r[122] wrapper.genblk1_9__genblk1_mid_row.adder0.a_i[0]
11 1
.end
