// Seed: 3557958297
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    output supply1 id_7,
    output wand id_8,
    output tri id_9,
    input wire id_10,
    input wor id_11,
    input wor id_12,
    input supply1 id_13,
    output wor id_14,
    output uwire id_15,
    input wor id_16,
    output uwire id_17,
    output tri1 id_18
);
  wire id_20;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri0 id_5,
    output supply1 id_6
    , id_8
);
  wire id_9;
  wire id_10;
  always @* begin
    assert (1);
  end
  module_0(
      id_6,
      id_5,
      id_6,
      id_1,
      id_4,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_1,
      id_2,
      id_2,
      id_1,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6
  );
endmodule
