TimeQuest Timing Analyzer report for release-TOWNS
Wed Apr 23 03:24:57 2025
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 125C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 125C Model Setup Summary
  9. Slow 1100mV 125C Model Hold Summary
 10. Slow 1100mV 125C Model Recovery Summary
 11. Slow 1100mV 125C Model Removal Summary
 12. Slow 1100mV 125C Model Minimum Pulse Width Summary
 13. Slow 1100mV 125C Model Metastability Summary
 14. Slow 1100mV -40C Model Fmax Summary
 15. Slow 1100mV -40C Model Setup Summary
 16. Slow 1100mV -40C Model Hold Summary
 17. Slow 1100mV -40C Model Recovery Summary
 18. Slow 1100mV -40C Model Removal Summary
 19. Slow 1100mV -40C Model Minimum Pulse Width Summary
 20. Slow 1100mV -40C Model Metastability Summary
 21. Fast 1100mV 125C Model Setup Summary
 22. Fast 1100mV 125C Model Hold Summary
 23. Fast 1100mV 125C Model Recovery Summary
 24. Fast 1100mV 125C Model Removal Summary
 25. Fast 1100mV 125C Model Minimum Pulse Width Summary
 26. Fast 1100mV 125C Model Metastability Summary
 27. Fast 1100mV -40C Model Setup Summary
 28. Fast 1100mV -40C Model Hold Summary
 29. Fast 1100mV -40C Model Recovery Summary
 30. Fast 1100mV -40C Model Removal Summary
 31. Fast 1100mV -40C Model Minimum Pulse Width Summary
 32. Fast 1100mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv n40c Model)
 37. Signal Integrity Metrics (Slow 1100mv 125c Model)
 38. Signal Integrity Metrics (Fast 1100mv n40c Model)
 39. Signal Integrity Metrics (Fast 1100mv 125c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Input Ports
 49. Unconstrained Output Ports
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; release-TOWNS                                       ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEMA6U23A7                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 3.90        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  50.2%      ;
;     Processor 3            ;  49.8%      ;
;     Processor 4            ;  49.6%      ;
;     Processor 5            ;  35.1%      ;
;     Processor 6            ;  35.1%      ;
;     Processor 7            ;  35.1%      ;
;     Processor 8            ;  35.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------+
; SDC File List                                                    ;
+------------------------------+--------+--------------------------+
; SDC File Path                ; Status ; Read at                  ;
+------------------------------+--------+--------------------------+
; ../../MiSTer/sys/sys_top.sdc ; OK     ; Wed Apr 23 03:22:56 2025 ;
+------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Clock Name                                                                        ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                        ; Source                                                                               ; Targets                                                                               ;
+-----------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tck                                                               ; Base      ; 33.333  ; 30.0 MHz   ; 0.000 ; 16.666 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                               ;                                                                                      ; { altera_reserved_tck }                                                               ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; Generated ; 3.333   ; 300.0 MHz  ; 0.000 ; 1.666  ; 50.00      ; 2         ; 12          ;       ;        ;           ;            ; false    ; FPGA_CLK2_50                                                                  ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                ; { emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }             ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; Generated ; 40.000  ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 12        ; 1           ;       ;        ;           ;            ; false    ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]         ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]           ; { emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }           ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; Generated ; 13.333  ; 75.0 MHz   ; 0.000 ; 6.666  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]         ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]           ; { emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk }           ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; Generated ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 6         ; 1           ;       ;        ;           ;            ; false    ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]         ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]           ; { emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk }           ;
; FPGA_CLK1_50                                                                      ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                               ;                                                                                      ; { FPGA_CLK1_50 }                                                                      ;
; FPGA_CLK2_50                                                                      ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                               ;                                                                                      ; { FPGA_CLK2_50 }                                                                      ;
; FPGA_CLK3_50                                                                      ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                               ;                                                                                      ; { FPGA_CLK3_50 }                                                                      ;
; hdmi_sck                                                                          ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                               ;                                                                                      ; { hdmi_i2c|out_clk }                                                                  ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; Generated ; 2.393   ; 417.87 MHz ; 0.000 ; 1.196  ; 50.00      ; 512       ; 4279        ;       ;        ;           ;            ; false    ; FPGA_CLK3_50                                                                  ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }     ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; Generated ; 40.682  ; 24.58 MHz  ; 0.000 ; 20.341 ; 50.00      ; 17        ; 1           ;       ;        ;           ;            ; false    ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]   ; { pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }   ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; Generated ; 6.732   ; 148.54 MHz ; 0.000 ; 3.366  ; 50.00      ; 3         ; 1           ;       ;        ;           ;            ; false    ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]         ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0] ; { pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk } ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; Generated ; 2.244   ; 445.61 MHz ; 0.000 ; 1.122  ; 50.00      ; 512       ; 4563        ;       ;        ;           ;            ; false    ; FPGA_CLK1_50                                                                  ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] }             ;
; spi_sck                                                                           ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                               ;                                                                                      ; { spi|sclk_out }                                                                      ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                               ;                                                                                      ; { sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk }                                ;
+-----------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 125C Model Fmax Summary                                                                                     ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                        ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; 38.2 MHz   ; 38.2 MHz        ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;      ;
; 38.48 MHz  ; 38.48 MHz       ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ;      ;
; 48.64 MHz  ; 48.64 MHz       ; altera_reserved_tck                                                               ;      ;
; 68.53 MHz  ; 68.53 MHz       ; FPGA_CLK1_50                                                                      ;      ;
; 77.75 MHz  ; 77.75 MHz       ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ;      ;
; 99.1 MHz   ; 99.1 MHz        ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ;      ;
; 148.43 MHz ; 148.43 MHz      ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;      ;
; 165.4 MHz  ; 165.4 MHz       ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ;      ;
; 183.28 MHz ; 183.28 MHz      ; spi_sck                                                                           ;      ;
; 215.05 MHz ; 215.05 MHz      ; FPGA_CLK2_50                                                                      ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 125C Model Setup Summary                                                                       ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; -0.101 ; -0.366        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -0.005 ; -0.005        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 3.101  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 3.954  ; 0.000         ;
; spi_sck                                                                           ; 4.544  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 5.408  ; 0.000         ;
; altera_reserved_tck                                                               ; 6.386  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 7.138  ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 14.504 ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 15.350 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 125C Model Hold Summary                                                                        ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; -0.575 ; -1.133        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.247  ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.250  ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.253  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.262  ; 0.000         ;
; spi_sck                                                                           ; 0.302  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 0.375  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 0.391  ; 0.000         ;
; altera_reserved_tck                                                               ; 0.423  ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 0.483  ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 125C Model Recovery Summary                                                                    ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; -1.440 ; -14.183       ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 2.853  ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 3.414  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 5.062  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 6.915  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 16.646 ; 0.000         ;
; altera_reserved_tck                                                               ; 27.582 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1100mV 125C Model Removal Summary                                                                    ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                               ; 1.019 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 1.098 ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 1.187 ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 1.324 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 2.043 ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 2.062 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 2.483 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 125C Model Minimum Pulse Width Summary                                                         ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 1.122  ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.196  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; 1.666  ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 1.924  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 3.585  ; 0.000         ;
; spi_sck                                                                           ; 4.221  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 5.223  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 8.567  ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 8.827  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 9.223  ; 0.000         ;
; FPGA_CLK3_50                                                                      ; 9.731  ; 0.000         ;
; altera_reserved_tck                                                               ; 15.309 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 18.559 ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 18.887 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


------------------------------------------------
; Slow 1100mV 125C Model Metastability Summary ;
------------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 396
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.992
Worst Case Available Settling Time: 3.474 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 18.3
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Fmax Summary                                                                                     ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                        ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; 36.96 MHz  ; 36.96 MHz       ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;      ;
; 38.57 MHz  ; 38.57 MHz       ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ;      ;
; 51.24 MHz  ; 51.24 MHz       ; altera_reserved_tck                                                               ;      ;
; 68.72 MHz  ; 68.72 MHz       ; FPGA_CLK1_50                                                                      ;      ;
; 77.16 MHz  ; 77.16 MHz       ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ;      ;
; 98.5 MHz   ; 98.5 MHz        ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ;      ;
; 147.6 MHz  ; 147.6 MHz       ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;      ;
; 161.89 MHz ; 161.89 MHz      ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ;      ;
; 187.83 MHz ; 187.83 MHz      ; spi_sck                                                                           ;      ;
; 227.69 MHz ; 227.69 MHz      ; FPGA_CLK2_50                                                                      ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Setup Summary                                                                       ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; -0.416 ; -1.844        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -0.043 ; -0.043        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 3.435  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 3.823  ; 0.000         ;
; spi_sck                                                                           ; 4.676  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 5.449  ; 0.000         ;
; altera_reserved_tck                                                               ; 6.908  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 7.040  ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 13.625 ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 15.608 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Hold Summary                                                                        ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; -0.532 ; -1.042        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.126  ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.223  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.238  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.253  ; 0.000         ;
; spi_sck                                                                           ; 0.264  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 0.302  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 0.359  ; 0.000         ;
; altera_reserved_tck                                                               ; 0.488  ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 0.504  ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Recovery Summary                                                                    ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; -1.385 ; -13.622       ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 3.024  ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 3.625  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 5.121  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 7.084  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 16.752 ; 0.000         ;
; altera_reserved_tck                                                               ; 27.763 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Removal Summary                                                                    ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                               ; 0.986 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 1.105 ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 1.129 ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 1.254 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 1.929 ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 1.972 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 2.283 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Minimum Pulse Width Summary                                                         ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 1.122  ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.196  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; 1.666  ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 1.909  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 3.562  ; 0.000         ;
; spi_sck                                                                           ; 4.213  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 5.208  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 8.551  ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 8.844  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 9.311  ; 0.000         ;
; FPGA_CLK3_50                                                                      ; 9.754  ; 0.000         ;
; altera_reserved_tck                                                               ; 15.254 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 18.535 ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 18.869 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


------------------------------------------------
; Slow 1100mV -40C Model Metastability Summary ;
------------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 396
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.992
Worst Case Available Settling Time: 3.792 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 125C Model Setup Summary                                                                       ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 3.029  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 6.340  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 6.417  ; 0.000         ;
; spi_sck                                                                           ; 6.743  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 7.375  ; 0.000         ;
; altera_reserved_tck                                                               ; 10.828 ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 11.095 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 12.743 ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 17.194 ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 27.023 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 125C Model Hold Summary                                                                        ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; -0.181 ; -0.356        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.135  ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.138  ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.138  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.141  ; 0.000         ;
; spi_sck                                                                           ; 0.173  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 0.179  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 0.180  ; 0.000         ;
; altera_reserved_tck                                                               ; 0.182  ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 0.268  ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 125C Model Recovery Summary                                                                    ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 2.758  ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 4.665  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 7.829  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 8.183  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 9.440  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 18.050 ; 0.000         ;
; altera_reserved_tck                                                               ; 29.586 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1100mV 125C Model Removal Summary                                                                    ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                               ; 0.498 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.512 ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 0.615 ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.709 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 1.161 ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 1.187 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 1.275 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 125C Model Minimum Pulse Width Summary                                                         ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 1.122  ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.196  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; 1.666  ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.239  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 3.893  ; 0.000         ;
; spi_sck                                                                           ; 4.572  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 5.541  ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 8.790  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 8.877  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 9.164  ; 0.000         ;
; FPGA_CLK3_50                                                                      ; 9.369  ; 0.000         ;
; altera_reserved_tck                                                               ; 14.936 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 18.872 ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 19.209 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


------------------------------------------------
; Fast 1100mV 125C Model Metastability Summary ;
------------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 396
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.992
Worst Case Available Settling Time: 4.559 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 18.3
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+------------------------------------------------------------------------------------------------------------+
; Fast 1100mV -40C Model Setup Summary                                                                       ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 3.537  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 7.001  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 7.348  ; 0.000         ;
; spi_sck                                                                           ; 7.356  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 8.466  ; 0.000         ;
; altera_reserved_tck                                                               ; 12.244 ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 12.270 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 13.815 ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 17.741 ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 28.869 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1100mV -40C Model Hold Summary                                                                        ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; -0.172 ; -0.338        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.082  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.110  ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.119  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.124  ; 0.000         ;
; spi_sck                                                                           ; 0.141  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 0.160  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 0.163  ; 0.000         ;
; altera_reserved_tck                                                               ; 0.165  ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 0.243  ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1100mV -40C Model Recovery Summary                                                                    ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 3.014  ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 5.066  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 8.433  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 8.514  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 9.709  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 18.380 ; 0.000         ;
; altera_reserved_tck                                                               ; 30.359 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1100mV -40C Model Removal Summary                                                                    ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.378 ; 0.000         ;
; altera_reserved_tck                                                               ; 0.431 ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 0.527 ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.579 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.910 ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 0.970 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 1.130 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1100mV -40C Model Minimum Pulse Width Summary                                                         ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 1.122  ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.196  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; 1.666  ; 0.000         ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.250  ; 0.000         ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 3.900  ; 0.000         ;
; spi_sck                                                                           ; 4.566  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 5.551  ; 0.000         ;
; FPGA_CLK2_50                                                                      ; 8.685  ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 8.888  ; 0.000         ;
; FPGA_CLK1_50                                                                      ; 9.078  ; 0.000         ;
; FPGA_CLK3_50                                                                      ; 9.274  ; 0.000         ;
; altera_reserved_tck                                                               ; 14.816 ; 0.000         ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 18.886 ; 0.000         ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 19.222 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


------------------------------------------------
; Fast 1100mV -40C Model Metastability Summary ;
------------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 396
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.992
Worst Case Available Settling Time: 5.037 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                             ;
+------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                              ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                   ; -0.416 ; -0.575 ; -1.440   ; 0.378   ; 1.122               ;
;  FPGA_CLK1_50                                                                      ; 5.408  ; 0.163  ; 16.646   ; 0.527   ; 9.078               ;
;  FPGA_CLK2_50                                                                      ; 15.350 ; 0.243  ; N/A      ; N/A     ; 8.685               ;
;  FPGA_CLK3_50                                                                      ; N/A    ; N/A    ; N/A      ; N/A     ; 9.274               ;
;  altera_reserved_tck                                                               ; 6.386  ; 0.165  ; 27.582   ; 0.431   ; 14.816              ;
;  emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; N/A    ; N/A    ; N/A      ; N/A     ; 1.666               ;
;  emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 3.101  ; -0.575 ; 5.062    ; 0.378   ; 18.535              ;
;  emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; -0.416 ; 0.124  ; 2.853    ; 0.910   ; 5.208               ;
;  emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 7.040  ; 0.110  ; -1.440   ; 1.130   ; 8.551               ;
;  pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; N/A    ; N/A    ; N/A      ; N/A     ; 1.196               ;
;  pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 13.625 ; 0.119  ; N/A      ; N/A     ; 18.869              ;
;  pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -0.043 ; 0.082  ; 3.414    ; 0.579   ; 1.909               ;
;  pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; N/A    ; N/A    ; N/A      ; N/A     ; 1.122               ;
;  spi_sck                                                                           ; 4.544  ; 0.141  ; N/A      ; N/A     ; 4.213               ;
;  sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 3.823  ; 0.160  ; 6.915    ; 0.970   ; 3.562               ;
; Design-wide TNS                                                                    ; -1.887 ; -1.133 ; -14.183  ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50                                                                      ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  FPGA_CLK2_50                                                                      ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  FPGA_CLK3_50                                                                      ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                               ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.000  ; -1.133 ; 0.000    ; 0.000   ; 0.000               ;
;  emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; -1.844 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 0.000  ; 0.000  ; -14.183  ; 0.000   ; 0.000               ;
;  pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -0.043 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                                           ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HDMI_SCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_LRCLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_I2S            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nWE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCAS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nRAS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_DE          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[20]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[21]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[22]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[23]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_HS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_VS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_MCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_I2C_SCL        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_I2C_SDA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; HDMI_TX_INT         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HDMI_I2C_SDA        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK1_50        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK2_50        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK3_50        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_SCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; HDMI_LRCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; HDMI_I2S            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; HDMI_MCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; HDMI_I2C_SCL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HDMI_I2C_SDA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.56e-08 V                   ; 3.11 V              ; -0.0792 V           ; 0.135 V                              ; 0.16 V                               ; 5.59e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.56e-08 V                  ; 3.11 V             ; -0.0792 V          ; 0.135 V                             ; 0.16 V                              ; 5.59e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_SCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_LRCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_I2S            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_DE          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_HS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_VS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_MCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_I2C_SCL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.72e-05 V                   ; 3.11 V              ; -0.0606 V           ; 0.153 V                              ; 0.132 V                              ; 6.05e-10 s                  ; 3.27e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.72e-05 V                  ; 3.11 V             ; -0.0606 V          ; 0.153 V                             ; 0.132 V                             ; 6.05e-10 s                 ; 3.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.84e-05 V                   ; 3.09 V              ; -0.0315 V           ; 0.052 V                              ; 0.083 V                              ; 5.67e-10 s                  ; 3.15e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.84e-05 V                  ; 3.09 V             ; -0.0315 V          ; 0.052 V                             ; 0.083 V                             ; 5.67e-10 s                 ; 3.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.082 V            ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.082 V           ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_I2C_SDA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.38e-05 V                   ; 3.12 V              ; -0.0822 V           ; 0.12 V                               ; 0.129 V                              ; 5.77e-10 s                  ; 3.21e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.38e-05 V                  ; 3.12 V             ; -0.0822 V          ; 0.12 V                              ; 0.129 V                             ; 5.77e-10 s                 ; 3.21e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 0.00013 V                    ; 3.12 V              ; -0.031 V            ; 0.176 V                              ; 0.123 V                              ; 7.92e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 0.00013 V                   ; 3.12 V             ; -0.031 V           ; 0.176 V                             ; 0.123 V                             ; 7.92e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_SCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; HDMI_LRCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; HDMI_I2S            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; HDMI_TX_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDRAM_A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDRAM_nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDRAM_nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDRAM_nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_DE          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_HS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; HDMI_MCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; HDMI_I2C_SCL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HDMI_I2C_SDA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.9e-07 V                    ; 3.68 V              ; -0.193 V            ; 0.293 V                              ; 0.245 V                              ; 4.06e-10 s                  ; 2.62e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 5.9e-07 V                   ; 3.68 V             ; -0.193 V           ; 0.293 V                             ; 0.245 V                             ; 4.06e-10 s                 ; 2.62e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_SCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; HDMI_LRCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; HDMI_I2S            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; HDMI_MCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; HDMI_I2C_SCL        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00084 V                    ; 3.65 V              ; -0.203 V            ; 0.082 V                              ; 0.254 V                              ; 4.85e-10 s                  ; 3.47e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00084 V                   ; 3.65 V             ; -0.203 V           ; 0.082 V                             ; 0.254 V                             ; 4.85e-10 s                 ; 3.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00066 V                    ; 3.64 V              ; -0.13 V             ; 0.029 V                              ; 0.431 V                              ; 4.79e-10 s                  ; 2.21e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.00066 V                   ; 3.64 V             ; -0.13 V            ; 0.029 V                             ; 0.431 V                             ; 4.79e-10 s                 ; 2.21e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.242 V            ; 0.069 V                              ; 0.517 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.242 V           ; 0.069 V                             ; 0.517 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; HDMI_I2C_SDA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000808 V                   ; 3.66 V              ; -0.247 V            ; 0.069 V                              ; 0.514 V                              ; 4.48e-10 s                  ; 2.11e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000808 V                  ; 3.66 V             ; -0.247 V           ; 0.069 V                             ; 0.514 V                             ; 4.48e-10 s                 ; 2.11e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.00111 V                    ; 3.68 V              ; -0.0289 V           ; 0.249 V                              ; 0.074 V                              ; 6.09e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.63 V                      ; 0.00111 V                   ; 3.68 V             ; -0.0289 V          ; 0.249 V                             ; 0.074 V                             ; 6.09e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                                               ; altera_reserved_tck                                                               ; 26003        ; 0        ; 56       ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; altera_reserved_tck                                                               ; false path   ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                               ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; > 2147483647 ; 2        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 3927         ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 83           ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50                                                                      ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 17802669     ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 82219        ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 17198        ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 116978       ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 6836598      ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK2_50                                                                      ; 11           ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; FPGA_CLK2_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; spi_sck                                                                           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 127406       ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path   ; 0        ; 0        ; 0        ;
; spi_sck                                                                           ; spi_sck                                                                           ; 1020         ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 9712         ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                                               ; altera_reserved_tck                                                               ; 26003        ; 0        ; 56       ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; altera_reserved_tck                                                               ; false path   ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                               ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; > 2147483647 ; 2        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 3927         ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 83           ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50                                                                      ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 17802669     ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 82219        ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 17198        ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 116978       ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 6836598      ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; FPGA_CLK1_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK2_50                                                                      ; 11           ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; FPGA_CLK2_50                                                                      ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; spi_sck                                                                           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 127406       ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path   ; 0        ; 0        ; 0        ;
; spi_sck                                                                           ; spi_sck                                                                           ; 1020         ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path   ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 9712         ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                               ; altera_reserved_tck                                                               ; 2361       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                               ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 24254      ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 8076       ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 208        ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 132        ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 40         ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 20         ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 2          ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 10         ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK1_50                                                                      ; false path ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 14         ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 8          ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                               ; altera_reserved_tck                                                               ; 2361       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                               ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 24254      ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 8076       ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 208        ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 132        ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 40         ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 20         ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; 2          ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 10         ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK1_50                                                                      ; false path ; 0        ; 0        ; 0        ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; false path ; 0        ; 0        ; 0        ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 14         ; 0        ; 0        ; 0        ;
; FPGA_CLK2_50                                                                      ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; false path ; 0        ; 0        ; 0        ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 8          ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 103   ; 103  ;
; Unconstrained Output Ports      ; 73    ; 73   ;
; Unconstrained Output Port Paths ; 98    ; 98   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                            ; Clock                                                                             ; Type      ; Status        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+---------------+
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; Base      ; Constrained   ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK2_50                                                                      ; Base      ; Constrained   ;
; FPGA_CLK3_50                                                                      ; FPGA_CLK3_50                                                                      ; Base      ; Constrained   ;
; altera_reserved_tck                                                               ; altera_reserved_tck                                                               ; Base      ; Constrained   ;
; emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|dclk                                     ;                                                                                   ; Base      ; Unconstrained ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]             ; Generated ; Constrained   ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; Generated ; Constrained   ;
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; Generated ; Constrained   ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk           ; Generated ; Constrained   ;
; hdmi_i2c|out_clk                                                                  ; hdmi_sck                                                                          ; Base      ; Constrained   ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; Generated ; Constrained   ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; Generated ; Constrained   ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; Generated ; Constrained   ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; Generated ; Constrained   ;
; spi|sclk_out                                                                      ; spi_sck                                                                           ; Base      ; Constrained   ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; Base      ; Constrained   ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; HDMI_I2C_SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; HDMI_I2C_SCL        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_I2C_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_I2S            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_LRCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_SCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_CLK         ; Partially constrained                                                                 ;
; HDMI_TX_DE          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[20]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[21]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[22]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[23]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_HS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_VS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; Partially constrained                                                                 ;
; LED[2]              ; Partially constrained                                                                 ;
; LED[6]              ; Partially constrained                                                                 ;
; SDRAM_A[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nCAS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nRAS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nWE           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; HDMI_I2C_SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; HDMI_I2C_SCL        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_I2C_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_I2S            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_LRCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_SCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_CLK         ; Partially constrained                                                                 ;
; HDMI_TX_DE          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[20]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[21]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[22]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_D[23]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_HS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX_VS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; Partially constrained                                                                 ;
; LED[2]              ; Partially constrained                                                                 ;
; LED[6]              ; Partially constrained                                                                 ;
; SDRAM_A[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nCAS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nRAS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nWE           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Wed Apr 23 03:22:40 2025
Info: Command: quartus_sta TOWNS -c release-TOWNS
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 3 assignments for entity "mainpll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity mainpll -sip mainpll.sip -library lib_mainpll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity mainpll -sip mainpll.sip -library lib_mainpll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mainpll -sip mainpll.sip -library lib_mainpll was ignored
Warning (20013): Ignored 3 assignments for entity "vidpll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll_reconfig -entity vidpll -sip vidpll.sip -library lib_vidpll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity vidpll -sip vidpll.sip -library lib_vidpll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vidpll -sip vidpll.sip -library lib_vidpll was ignored
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../../MiSTer/sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 12 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 6 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at sys_top.sdc(25): BTN_* could not be matched with a port File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 25
Warning (332049): Ignored set_false_path at sys_top.sdc(25): Argument <from> is an empty collection File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 25
    Info (332050): set_false_path -from [get_ports {BTN_*}] File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 25
Warning (332174): Ignored filter at sys_top.sdc(26): LED_* could not be matched with a port File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 26
Warning (332049): Ignored set_false_path at sys_top.sdc(26): Argument <to> is an empty collection File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 26
    Info (332050): set_false_path -to   [get_ports {LED_*}] File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 26
Warning (332174): Ignored filter at sys_top.sdc(27): VGA_* could not be matched with a port File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 27
Warning (332049): Ignored set_false_path at sys_top.sdc(27): Argument <to> is an empty collection File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 27
    Info (332050): set_false_path -to   [get_ports {VGA_*}] File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 27
Warning (332174): Ignored filter at sys_top.sdc(28): AUDIO_SPDIF could not be matched with a port File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 28
Warning (332049): Ignored set_false_path at sys_top.sdc(28): Argument <to> is an empty collection File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 28
    Info (332050): set_false_path -to   [get_ports {AUDIO_SPDIF}] File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 28
Warning (332174): Ignored filter at sys_top.sdc(29): AUDIO_L could not be matched with a port File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 29
Warning (332049): Ignored set_false_path at sys_top.sdc(29): Argument <to> is an empty collection File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 29
    Info (332050): set_false_path -to   [get_ports {AUDIO_L}] File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 29
Warning (332174): Ignored filter at sys_top.sdc(30): AUDIO_R could not be matched with a port File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 30
Warning (332049): Ignored set_false_path at sys_top.sdc(30): Argument <to> is an empty collection File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 30
    Info (332050): set_false_path -to   [get_ports {AUDIO_R}] File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 30
Warning (332174): Ignored filter at sys_top.sdc(58): arc* could not be matched with a clock or keeper File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 58
Warning (332174): Ignored filter at sys_top.sdc(73): mcp23009|sd_cd could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 73
Warning (332049): Ignored set_false_path at sys_top.sdc(73): Argument <from> is not an object ID File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 73
    Info (332050): set_false_path -from {mcp23009|sd_cd} File: F:/FPGA-GITHUB/FMTowns/release-TOWNS_240409_restored - Copy/MiSTer/sys/sys_top.sdc Line: 73
Warning (332060): Node: emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|dclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|vidHS is being clocked by emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|dclk
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_pr91:altsyncram4|ram_block5a60~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_pr91:altsyncram4|ram_block5a60~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 125C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.101              -0.366 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -0.005              -0.005 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.101               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     3.954               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     4.544               0.000 spi_sck 
    Info (332119):     5.408               0.000 FPGA_CLK1_50 
    Info (332119):     6.386               0.000 altera_reserved_tck 
    Info (332119):     7.138               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    14.504               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    15.350               0.000 FPGA_CLK2_50 
Info (332146): Worst-case hold slack is -0.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.575              -1.133 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.247               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.250               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.253               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.262               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.302               0.000 spi_sck 
    Info (332119):     0.375               0.000 FPGA_CLK1_50 
    Info (332119):     0.391               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     0.423               0.000 altera_reserved_tck 
    Info (332119):     0.483               0.000 FPGA_CLK2_50 
Info (332146): Worst-case recovery slack is -1.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.440             -14.183 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     2.853               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     3.414               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     5.062               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     6.915               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):    16.646               0.000 FPGA_CLK1_50 
    Info (332119):    27.582               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.019               0.000 altera_reserved_tck 
    Info (332119):     1.098               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.187               0.000 FPGA_CLK1_50 
    Info (332119):     1.324               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     2.043               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     2.062               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     2.483               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 1.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.122               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.196               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.666               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.924               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.585               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     4.221               0.000 spi_sck 
    Info (332119):     5.223               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.567               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.827               0.000 FPGA_CLK2_50 
    Info (332119):     9.223               0.000 FPGA_CLK1_50 
    Info (332119):     9.731               0.000 FPGA_CLK3_50 
    Info (332119):    15.309               0.000 altera_reserved_tck 
    Info (332119):    18.559               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    18.887               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 396 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 396
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.992
    Info (332114): Worst Case Available Settling Time: 3.474 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 18.3
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Slow 1100mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|dclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|vidHS is being clocked by emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|dclk
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_pr91:altsyncram4|ram_block5a60~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_pr91:altsyncram4|ram_block5a60~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.416              -1.844 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -0.043              -0.043 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.435               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     3.823               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     4.676               0.000 spi_sck 
    Info (332119):     5.449               0.000 FPGA_CLK1_50 
    Info (332119):     6.908               0.000 altera_reserved_tck 
    Info (332119):     7.040               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    13.625               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    15.608               0.000 FPGA_CLK2_50 
Info (332146): Worst-case hold slack is -0.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.532              -1.042 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.126               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.223               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.238               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.253               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.264               0.000 spi_sck 
    Info (332119):     0.302               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     0.359               0.000 FPGA_CLK1_50 
    Info (332119):     0.488               0.000 altera_reserved_tck 
    Info (332119):     0.504               0.000 FPGA_CLK2_50 
Info (332146): Worst-case recovery slack is -1.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.385             -13.622 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     3.024               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     3.625               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     5.121               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     7.084               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):    16.752               0.000 FPGA_CLK1_50 
    Info (332119):    27.763               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.986               0.000 altera_reserved_tck 
    Info (332119):     1.105               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.129               0.000 FPGA_CLK1_50 
    Info (332119):     1.254               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.929               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.972               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     2.283               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 1.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.122               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.196               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.666               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.909               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.562               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     4.213               0.000 spi_sck 
    Info (332119):     5.208               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.551               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.844               0.000 FPGA_CLK2_50 
    Info (332119):     9.311               0.000 FPGA_CLK1_50 
    Info (332119):     9.754               0.000 FPGA_CLK3_50 
    Info (332119):    15.254               0.000 altera_reserved_tck 
    Info (332119):    18.535               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    18.869               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 396 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 396
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.992
    Info (332114): Worst Case Available Settling Time: 3.792 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Fast 1100mV 125C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|dclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|vidHS is being clocked by emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|dclk
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_pr91:altsyncram4|ram_block5a60~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_pr91:altsyncram4|ram_block5a60~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.029               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     6.340               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     6.417               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     6.743               0.000 spi_sck 
    Info (332119):     7.375               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    10.828               0.000 altera_reserved_tck 
    Info (332119):    11.095               0.000 FPGA_CLK1_50 
    Info (332119):    12.743               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    17.194               0.000 FPGA_CLK2_50 
    Info (332119):    27.023               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.181              -0.356 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.135               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.138               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.138               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.141               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.173               0.000 spi_sck 
    Info (332119):     0.179               0.000 FPGA_CLK1_50 
    Info (332119):     0.180               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     0.182               0.000 altera_reserved_tck 
    Info (332119):     0.268               0.000 FPGA_CLK2_50 
Info (332146): Worst-case recovery slack is 2.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.758               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.665               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     7.829               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.183               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     9.440               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    18.050               0.000 FPGA_CLK1_50 
    Info (332119):    29.586               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.498
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.498               0.000 altera_reserved_tck 
    Info (332119):     0.512               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.615               0.000 FPGA_CLK1_50 
    Info (332119):     0.709               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.161               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.187               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     1.275               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 1.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.122               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.196               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.666               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.239               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.893               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     4.572               0.000 spi_sck 
    Info (332119):     5.541               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.790               0.000 FPGA_CLK2_50 
    Info (332119):     8.877               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.164               0.000 FPGA_CLK1_50 
    Info (332119):     9.369               0.000 FPGA_CLK3_50 
    Info (332119):    14.936               0.000 altera_reserved_tck 
    Info (332119):    18.872               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    19.209               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 396 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 396
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.992
    Info (332114): Worst Case Available Settling Time: 4.559 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 18.3
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Fast 1100mV -40C Model
Warning (332060): Node: emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|dclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|vidHS is being clocked by emu:emu|TOWNSMiSTer:towns_top|tvideo:vid|dclk
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_pr91:altsyncram4|ram_block5a60~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: shadowmask:HDMI_shadowmask|altshift_taps:vid_rtl_0|shift_taps_0vu:auto_generated|altsyncram_pr91:altsyncram4|ram_block5a60~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.537               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     7.001               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     7.348               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     7.356               0.000 spi_sck 
    Info (332119):     8.466               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    12.244               0.000 altera_reserved_tck 
    Info (332119):    12.270               0.000 FPGA_CLK1_50 
    Info (332119):    13.815               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    17.741               0.000 FPGA_CLK2_50 
    Info (332119):    28.869               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.172              -0.338 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.082               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.110               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.119               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.124               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.141               0.000 spi_sck 
    Info (332119):     0.160               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     0.163               0.000 FPGA_CLK1_50 
    Info (332119):     0.165               0.000 altera_reserved_tck 
    Info (332119):     0.243               0.000 FPGA_CLK2_50 
Info (332146): Worst-case recovery slack is 3.014
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.014               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     5.066               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     8.433               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.514               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     9.709               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    18.380               0.000 FPGA_CLK1_50 
    Info (332119):    30.359               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.378               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.431               0.000 altera_reserved_tck 
    Info (332119):     0.527               0.000 FPGA_CLK1_50 
    Info (332119):     0.579               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.910               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.970               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     1.130               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 1.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.122               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.196               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.666               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.250               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.900               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     4.566               0.000 spi_sck 
    Info (332119):     5.551               0.000 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.685               0.000 FPGA_CLK2_50 
    Info (332119):     8.888               0.000 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.078               0.000 FPGA_CLK1_50 
    Info (332119):     9.274               0.000 FPGA_CLK3_50 
    Info (332119):    14.816               0.000 altera_reserved_tck 
    Info (332119):    18.886               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    19.222               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 396 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 396
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.992
    Info (332114): Worst Case Available Settling Time: 5.037 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 7451 megabytes
    Info: Processing ended: Wed Apr 23 03:24:57 2025
    Info: Elapsed time: 00:02:17
    Info: Total CPU time (on all processors): 00:08:07


