
---------- Begin Simulation Statistics ----------
final_tick                               47144725103527504                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 464856                       # Simulator instruction rate (inst/s)
host_mem_usage                                6328620                       # Number of bytes of host memory used
host_op_rate                                   570154                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    91.20                       # Real time elapsed on the host
host_tick_rate                              421720524                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    42394791                       # Number of instructions simulated
sim_ops                                      51997976                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038461                       # Number of seconds simulated
sim_ticks                                 38460842000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            17.547764                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  26020                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              148281                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect              4804                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            29882                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted            86073                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              2493                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           3711                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            1218                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 206487                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  56197                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          161                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                     492890                       # Number of instructions committed
system.cpu0.committedOps                       654714                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.374185                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued           21                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified           21                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage           31                       # number of prefetches that crossed the page
system.cpu0.discardedOps                        98913                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                       244831                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                           243802                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                           1029                       # DTB misses
system.cpu0.dtb.perms_faults                        7                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                  130810                       # DTB read accesses
system.cpu0.dtb.read_hits                      130052                       # DTB read hits
system.cpu0.dtb.read_misses                       758                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkCompletionTime::samples            3                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean        17000                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean 17000.000000                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::16384-18431            3    100.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total            3                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkPageSizes::4K            3    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            3                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         1029                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         1029                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            3                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            3                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total         1032                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples         1029                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0           1029    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total         1029                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                     1029                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                 1029                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksLongTerminationLevel::Level3            3                       # Level at which table walker walks with long descriptors terminate
system.cpu0.dtb.write_accesses                 114021                       # DTB write accesses
system.cpu0.dtb.write_hits                     113750                       # DTB write hits
system.cpu0.dtb.write_misses                      271                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions            538347                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions           137650                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions           39551                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                         260017                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.421197                       # IPC: instructions per cycle
system.cpu0.itb.accesses                       308487                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                           308485                       # DTB hits
system.cpu0.itb.inst_accesses                  308487                       # ITB inst accesses
system.cpu0.itb.inst_hits                      308485                       # ITB inst hits
system.cpu0.itb.inst_misses                         2                       # ITB inst misses
system.cpu0.itb.misses                              2                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkCompletionTime::samples            2                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::mean        18000                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::gmean 17972.200756                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::stdev  1414.213562                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::16384-18431            1     50.00%     50.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::18432-20479            1     50.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::total            2                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkPageSizes::4K            2    100.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            2                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            2                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            2                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              2    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                        2                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    2                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksLongTerminationLevel::Level3            2                       # Level at which table walker walks with long descriptors terminate
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     109                       # number of quiesce instructions executed
system.cpu0.numCycles                         1170212                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                      109                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                 425526     64.99%     64.99% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   405      0.06%     65.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                     56      0.01%     65.06% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.06% # Class of committed instruction
system.cpu0.op_class_0::MemRead                116379     17.78%     82.84% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               112348     17.16%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                  654714                       # Class of committed instruction
system.cpu0.quiesceCycles                    73342176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.tickCycles                         910195                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            16.635834                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                   8543                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               51353                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect               982                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            10060                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            32335                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               716                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           1107                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             391                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  67128                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  14393                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          140                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                     155145                       # Number of instructions committed
system.cpu1.committedOps                       197276                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              1.835573                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued           10                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified           10                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage           10                       # number of prefetches that crossed the page
system.cpu1.discardedOps                        32088                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                        76044                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                            75572                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                            472                       # DTB misses
system.cpu1.dtb.perms_faults                        9                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                    12                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                   42443                       # DTB read accesses
system.cpu1.dtb.read_hits                       42040                       # DTB read hits
system.cpu1.dtb.read_misses                       403                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkCompletionTime::samples            5                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean        18600                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 18582.008955                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev   894.427191                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::16384-18431            1     20.00%     20.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::18432-20479            4     80.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total            5                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkPageSizes::4K            5    100.00%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total            5                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data          472                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total          472                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            5                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            5                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total          477                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkWaitTime::samples          472                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0            472    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total          472                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walks                      472                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong                  472                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksLongTerminationLevel::Level3            5                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.write_accesses                  33601                       # DTB write accesses
system.cpu1.dtb.write_hits                      33532                       # DTB write hits
system.cpu1.dtb.write_misses                       69                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions            170909                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions            50460                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions           16682                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                           5795                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.544789                       # IPC: instructions per cycle
system.cpu1.itb.accesses                        92429                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                            92423                       # DTB hits
system.cpu1.itb.inst_accesses                   92429                       # ITB inst accesses
system.cpu1.itb.inst_hits                       92423                       # ITB inst hits
system.cpu1.itb.inst_misses                         6                       # ITB inst misses
system.cpu1.itb.misses                              6                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkCompletionTime::samples            6                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 12916.666667                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 11718.085224                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev  5978.433463                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::6144-8191            3     50.00%     50.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::16384-18431            1     16.67%     66.67% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::18432-20479            2     33.33%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total            6                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkPageSizes::4K            6    100.00%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total            6                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            6                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            6                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            6                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            6                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total           12                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples            6                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0              6    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total            6                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                        6                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                    6                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksLongTerminationLevel::Level3            6                       # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu1.numCycles                          284780                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                       16                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                 127465     64.61%     64.61% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   409      0.21%     64.82% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                    138      0.07%     64.89% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     64.89% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 36283     18.39%     83.28% # Class of committed instruction
system.cpu1.op_class_0::MemWrite                32981     16.72%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                  197276                       # Class of committed instruction
system.cpu1.quiesceCycles                    79085598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.tickCycles                         278985                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            28.145531                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                1979422                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7032811                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect             49762                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1067568                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5089132                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             29406                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          41261                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           11855                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8696174                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                1415025                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2234                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   24646194                       # Number of instructions committed
system.cpu2.committedOps                     30486039                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              3.117787                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued          489                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit          564                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified         1749                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull          108                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage           91                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      6249952                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      8064714                       # DTB accesses
system.cpu2.dtb.align_faults                        1                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          8049439                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                          15275                       # DTB misses
system.cpu2.dtb.perms_faults                      193                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                   104                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 4187909                       # DTB read accesses
system.cpu2.dtb.read_hits                     4174300                       # DTB read hits
system.cpu2.dtb.read_misses                     13609                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          962                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean  9694.386694                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean  9192.880488                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  5206.270702                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::0-8191          520     54.05%     54.05% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-16383          409     42.52%     96.57% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::16384-24575           25      2.60%     99.17% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-32767            1      0.10%     99.27% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-40959            3      0.31%     99.58% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::40960-49151            2      0.21%     99.79% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::81920-90111            1      0.10%     99.90% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::98304-106495            1      0.10%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          962                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          949     98.65%     98.65% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M           13      1.35%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          962                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data        15275                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total        15275                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          962                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          962                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total        16237                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples        15275                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0          15275    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total        15275                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                    15275                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                15275                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2           13                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          949                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                3876805                       # DTB write accesses
system.cpu2.dtb.write_hits                    3875139                       # DTB write hits
system.cpu2.dtb.write_misses                     1666                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          38494211                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions          3011161                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions         1214239                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                       32324076                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.320740                       # IPC: instructions per cycle
system.cpu2.itb.accesses                     14038158                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                         14033085                       # DTB hits
system.cpu2.itb.inst_accesses                14038158                       # ITB inst accesses
system.cpu2.itb.inst_hits                    14033085                       # ITB inst hits
system.cpu2.itb.inst_misses                      5073                       # ITB inst misses
system.cpu2.itb.misses                           5073                       # DTB misses
system.cpu2.itb.perms_faults                      513                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3239                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean  8541.062056                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean  8253.952861                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3069.105188                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191         2625     81.04%     81.04% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287          486     15.00%     96.05% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383            5      0.15%     96.20% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479          111      3.43%     99.63% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::40960-45055           12      0.37%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3239                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3239    100.00%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3239                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         5073                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         5073                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3239                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3239                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         8312                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         5073                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           5073    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         5073                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     5073                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 5073                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3239                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     207                       # number of quiesce instructions executed
system.cpu2.numCycles                        76841595                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                      207                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               22759587     74.66%     74.66% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 98978      0.32%     74.98% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                    763      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     74.98% # Class of committed instruction
system.cpu2.op_class_0::MemRead               3774642     12.38%     87.36% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              3852033     12.64%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                30486039                       # Class of committed instruction
system.cpu2.quiesceCycles                     1363844                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.tickCycles                       44517519                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            14.945197                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   2318                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups               15510                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect               388                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             3137                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             9245                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               150                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            313                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             163                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  20468                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                   4782                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                      48344                       # Number of instructions committed
system.cpu3.committedOps                        63047                       # Number of ops (including micro ops) committed
system.cpu3.cpi                              1.910061                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage           20                       # number of prefetches that crossed the page
system.cpu3.discardedOps                        10115                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                        24633                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                            24477                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                            156                       # DTB misses
system.cpu3.dtb.perms_faults                        4                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                   13522                       # DTB read accesses
system.cpu3.dtb.read_hits                       13393                       # DTB read hits
system.cpu3.dtb.read_misses                       129                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkCompletionTime::samples           11                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean        16000                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 15254.512095                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::stdev  4306.971093                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::6144-8191            2     18.18%     18.18% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::16384-18431            5     45.45%     63.64% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::18432-20479            4     36.36%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total           11                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkPageSizes::4K           11    100.00%    100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total           11                       # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data          156                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total          156                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data           11                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total           11                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total          167                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkWaitTime::samples          156                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0            156    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total          156                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walks                      156                       # Table walker walks requested
system.cpu3.dtb.walker.walksLong                  156                       # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walksLongTerminationLevel::Level3           11                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.write_accesses                  11111                       # DTB write accesses
system.cpu3.dtb.write_hits                      11084                       # DTB write hits
system.cpu3.dtb.write_misses                       27                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions             53305                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions            15162                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions            4740                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                           3345                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                              0.523543                       # IPC: instructions per cycle
system.cpu3.itb.accesses                        29052                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                            29026                       # DTB hits
system.cpu3.itb.inst_accesses                   29052                       # ITB inst accesses
system.cpu3.itb.inst_hits                       29026                       # ITB inst hits
system.cpu3.itb.inst_misses                        26                       # ITB inst misses
system.cpu3.itb.misses                             26                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkCompletionTime::samples           26                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean 13826.923077                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 12604.603820                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev  5567.660743                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::6144-8191           11     42.31%     42.31% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::16384-18431            4     15.38%     57.69% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::18432-20479           11     42.31%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total           26                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkPageSizes::4K           26    100.00%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total           26                       # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst           26                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total           26                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst           26                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total           26                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total           52                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkWaitTime::samples           26                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0             26    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total           26                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walks                       26                       # Table walker walks requested
system.cpu3.itb.walker.walksLong                   26                       # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walksLongTerminationLevel::Level3           26                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.numCycles                           92340                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        5                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu3.op_class_0::IntAlu                  40381     64.05%     64.05% # Class of committed instruction
system.cpu3.op_class_0::IntMult                   111      0.18%     64.23% # Class of committed instruction
system.cpu3.op_class_0::IntDiv                     32      0.05%     64.28% # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0      0.00%     64.28% # Class of committed instruction
system.cpu3.op_class_0::MemRead                 11631     18.45%     82.72% # Class of committed instruction
system.cpu3.op_class_0::MemWrite                10892     17.28%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::total                   63047                       # Class of committed instruction
system.cpu3.quiesceCycles                    38684641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.tickCycles                          88995                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          412                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       571506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        960591                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes        12259328                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages         2993                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs              2993                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         7136                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          396                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       403540                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            396                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               1819                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            202397                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1673                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1673                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean              64                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3765                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3765                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       200577                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq       194304                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          335                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         5685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           86                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side           39                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       387656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       213907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         1827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side           94                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side           45                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side           41                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                611747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         3272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         2752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     12397248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       319094                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         8768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        15424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12755350                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7675                       # Total snoops (count)
system.tol2bus.snoopTraffic                    358272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           405839                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033696                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.261557                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 395306     97.40%     97.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8971      2.21%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    804      0.20%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    584      0.14%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      3      0.00%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::6                     53      0.01%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::7                     35      0.01%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     64      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    19      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             405839                       # Request fanout histogram
system.tol2bus.respLayer6.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy          204616151                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         290568983                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1285500                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1203000                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           174000                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            70500                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4898998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             28500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy            22500                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            446500                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           675790                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             64500                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          11632551                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy             21000                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy            21000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1727                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1727                       # Transaction distribution
system.iobus.trans_dist::WriteReq              192893                       # Transaction distribution
system.iobus.trans_dist::WriteResp             192899                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         5320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       383926                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       383926                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  389246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         2966                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2966                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     12263320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     12263320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12266286                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.respLayer1.occupancy            96180500                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1996000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy             1994000                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy           522263893                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               1.4                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide         191960                       # number of demand (read+write) misses
system.iocache.demand_misses::total            191960                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        191960                       # number of overall misses
system.iocache.overall_misses::total           191960                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide  19923012892                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  19923012892                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide  19923012892                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  19923012892                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide       191960                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          191960                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       191960                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         191960                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 103787.314503                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 103787.314503                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 103787.314503                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 103787.314503                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         24936                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  451                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    55.290466                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         191568                       # number of writebacks
system.iocache.writebacks::total               191568                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide       191960                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       191960                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide       191960                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       191960                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide  15122652977                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  15122652977                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide  15122652977                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  15122652977                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 78780.230136                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 78780.230136                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 78780.230136                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 78780.230136                       # average overall mshr miss latency
system.iocache.replacements                    191963                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           395                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              395                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide     26585914                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     26585914                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          395                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            395                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 67306.111392                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 67306.111392                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          395                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide     16710914                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     16710914                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 42306.111392                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 42306.111392                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide       191565                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       191565                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide  19896426978                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  19896426978                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide       191565                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       191565                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 103862.537405                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 103862.537405                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide       191565                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       191565                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide  15105942063                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  15105942063                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 78855.438431                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 78855.438431                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 191963                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               191963                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1727643                       # Number of tag accesses
system.iocache.tags.data_accesses             1727643                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1819                       # Transaction distribution
system.membus.trans_dist::ReadResp             196310                       # Transaction distribution
system.membus.trans_dist::WriteReq               1673                       # Transaction distribution
system.membus.trans_dist::WriteResp              1673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       191577                       # Transaction distribution
system.membus.trans_dist::CleanEvict              395                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2113                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2943                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        194491                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        191845                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       383935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       383935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         1664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       396433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       403417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 787352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     12260928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     12260928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12608192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12614486                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24875414                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2061                       # Total snoops (count)
system.membus.snoopTraffic                      27328                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            394885                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001084                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032904                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  394457     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     428      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              394885                       # Request fanout histogram
system.membus.reqLayer7.occupancy           906062862                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1994000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              589997                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          497476671                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1018210                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                414                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          207                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    193955.101449                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2783319.834134                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows          206     99.52%     99.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            1      0.48%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     40045500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            207                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    38508697793                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED     40148706                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13836084                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13836084                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13836084                       # number of overall hits
system.cpu2.icache.overall_hits::total       13836084                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       193706                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        193706                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       193706                       # number of overall misses
system.cpu2.icache.overall_misses::total       193706                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst  16182429500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  16182429500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst  16182429500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  16182429500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14029790                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14029790                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14029790                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14029790                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.013807                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.013807                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.013807                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.013807                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 83541.188709                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 83541.188709                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 83541.188709                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 83541.188709                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst       193706                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       193706                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst       193706                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       193706                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst  16085576000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  16085576000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst  16085576000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  16085576000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.013807                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.013807                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.013807                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.013807                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 83041.186127                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 83041.186127                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 83041.186127                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 83041.186127                       # average overall mshr miss latency
system.cpu2.icache.replacements                   243                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13836084                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13836084                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       193706                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       193706                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst  16182429500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  16182429500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14029790                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14029790                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.013807                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.013807                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 83541.188709                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 83541.188709                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst       193706                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       193706                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst  16085576000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  16085576000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.013807                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.013807                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 83041.186127                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 83041.186127                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        107188.386023                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              23762                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              243                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            97.786008                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 107188.386023                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.051111                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.051111                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205114                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2         4390                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3        46577                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       153953                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.097806                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28253287                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28253287                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker        14394                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total        14394                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker        14394                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total        14394                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          802                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          802                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          802                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          802                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5462500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5462500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5462500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5462500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        15196                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        15196                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        15196                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        15196                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.052777                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.052777                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.052777                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.052777                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker  6811.097257                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  6811.097257                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker  6811.097257                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  6811.097257                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          802                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          802                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          802                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          802                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      3858500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      3858500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      3858500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      3858500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.052777                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.052777                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.052777                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.052777                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  4811.097257                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  4811.097257                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  4811.097257                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  4811.097257                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          565                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker        14394                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total        14394                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          802                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          802                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5462500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5462500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        15196                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        15196                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.052777                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.052777                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker  6811.097257                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  6811.097257                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          802                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          802                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      3858500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      3858500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.052777                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.052777                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  4811.097257                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4811.097257                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse    15.945662                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs        15237                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          802                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    18.998753                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker    15.945662                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker     0.996604                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.996604                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses       122370                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses       122370                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker        42198                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total        42198                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker        42198                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total        42198                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          857                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          857                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          857                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          857                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      6682500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      6682500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      6682500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      6682500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker        43055                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total        43055                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker        43055                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total        43055                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.019905                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.019905                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.019905                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.019905                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  7797.549592                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  7797.549592                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  7797.549592                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  7797.549592                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          857                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          857                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          857                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          857                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      4968500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      4968500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      4968500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      4968500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.019905                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.019905                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.019905                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.019905                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  5797.549592                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  5797.549592                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  5797.549592                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  5797.549592                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          729                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker        42198                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total        42198                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          857                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          857                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      6682500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      6682500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker        43055                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total        43055                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.019905                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.019905                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  7797.549592                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  7797.549592                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          857                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          857                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      4968500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      4968500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.019905                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.019905                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  5797.549592                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5797.549592                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.947279                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs        13622                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          857                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    15.894982                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker    15.947279                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker     0.996705                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.996705                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           13                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            3                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses       345297                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses       345297                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7409413                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7409413                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7483139                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7483139                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data        11698                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11698                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data        12156                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12156                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    570118000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    570118000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    570118000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    570118000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7421111                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7421111                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7495295                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7495295                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.001576                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.001576                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.001622                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.001622                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 48736.365191                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48736.365191                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 46900.131622                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46900.131622                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         3984                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3984                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         3984                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3984                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data         7714                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7714                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data         8067                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.dcache.prefetcher          352                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8419                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data         2178                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         2178                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data    350371500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    350371500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data    352437500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.dcache.prefetcher     17665632                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    370103132                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data    112288000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    112288000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.001039                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001039                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.001076                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001123                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 45420.210008                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45420.210008                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 43688.793851                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 50186.454545                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43960.462288                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 51555.555556                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 51555.555556                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3823731                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3823731                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         2255                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2255                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data    116313500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    116313500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      3825986                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3825986                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000589                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000589                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 51580.266075                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51580.266075                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          198                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data         2057                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2057                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data          941                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          941                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data    113554000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    113554000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data    112288000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    112288000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 55203.694701                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 55203.694701                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 119328.374070                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 119328.374070                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3583919                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3583919                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         8945                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8945                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    441245000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    441245000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3592864                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3592864                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.002490                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002490                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 49328.675238                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 49328.675238                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         3556                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3556                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         5389                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         5389                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data         1237                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1237                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    233923000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    233923000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.001500                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001500                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 43407.496753                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 43407.496753                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.cpu2.data          548                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          548                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data          551                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          551                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data     0.005445                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.005445                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.cpu2.data       241500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       241500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.cpu2.data     0.005445                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.005445                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu2.data        80500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        80500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data        73178                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        73178                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data          455                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total          455                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data        73633                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total        73633                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.006179                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.006179                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.cpu2.data          350                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total          350                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.cpu2.data      1824500                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total      1824500                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.cpu2.data     0.004753                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu2.data  5212.857143                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total  5212.857143                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.HardPFReq_mshr_misses::.cpu2.dcache.prefetcher          352                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_misses::total          352                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_miss_latency::.cpu2.dcache.prefetcher     17665632                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_latency::total     17665632                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 50186.454545                       # average HardPFReq mshr miss latency
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::total 50186.454545                       # average HardPFReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.cpu2.data         1763                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total         1763                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu2.data          498                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total          498                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.cpu2.data     12559500                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total     12559500                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.cpu2.data         2261                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total         2261                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu2.data     0.220257                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.220257                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.cpu2.data 25219.879518                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 25219.879518                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_hits::.cpu2.data          230                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_hits::total          230                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_misses::.cpu2.data          268                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total          268                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.cpu2.data      2894500                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total      2894500                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.cpu2.data     0.118532                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.118532                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu2.data 10800.373134                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 10800.373134                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        61211                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        61211                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          125                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          125                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       596500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       596500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        61336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        61336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.002038                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.002038                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data         4772                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         4772                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          125                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        61335                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        61335                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            1                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data        15500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        15500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        61336                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        61336                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.000016                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000016                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data        15500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        15500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            1                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data        15000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        15000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.000016                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data        15000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        15000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_miss_latency::.cpu2.data       128000                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total       128000                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.cpu2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.cpu2.data       194304                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total       194304                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.cpu2.data    194304064                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total    194304064                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.cpu2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu2.data  1000.000329                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total  1000.000329                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        15597.399715                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              80119                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1233                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            64.978913                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 11928.312409                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher  3669.087306                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.005688                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001750                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.007437                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14136                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          920                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        12987                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001819                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006741                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15630513                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15630513                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6835975725.333333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7273012193.237293                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value   3378653812                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  21673530500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON       46166648                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  41015854352                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst        28977                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           28977                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst        28977                       # number of overall hits
system.cpu3.icache.overall_hits::total          28977                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst       423000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       423000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst       423000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       423000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst        29024                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        29024                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst        29024                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        29024                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001619                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001619                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001619                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001619                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst         9000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total         9000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst         9000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total         9000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           47                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           47                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst       399500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       399500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst       399500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       399500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001619                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001619                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001619                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001619                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst         8500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total         8500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst         8500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total         8500                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst        28977                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          28977                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst       423000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       423000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst        29024                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        29024                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001619                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001619                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst         9000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total         9000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           47                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst       399500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       399500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001619                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001619                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst         8500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total         8500                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse         8423.234266                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst  8423.234266                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004017                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004017                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004025                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            58095                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           58095                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.demand_hits::.cpu3.itb.walker           63                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total           63                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::.cpu3.itb.walker           63                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total           63                       # number of overall hits
system.cpu3.itb_walker_cache.demand_misses::.cpu3.itb.walker           15                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total           15                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::.cpu3.itb.walker           15                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total           15                       # number of overall misses
system.cpu3.itb_walker_cache.demand_miss_latency::.cpu3.itb.walker       194500                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total       194500                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::.cpu3.itb.walker       194500                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total       194500                       # number of overall miss cycles
system.cpu3.itb_walker_cache.demand_accesses::.cpu3.itb.walker           78                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           78                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::.cpu3.itb.walker           78                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           78                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.demand_miss_rate::.cpu3.itb.walker     0.192308                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.192308                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::.cpu3.itb.walker     0.192308                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.192308                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_miss_latency::.cpu3.itb.walker 12966.666667                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 12966.666667                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::.cpu3.itb.walker 12966.666667                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 12966.666667                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.demand_mshr_misses::.cpu3.itb.walker           15                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::.cpu3.itb.walker           15                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::.cpu3.itb.walker       164500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total       164500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::.cpu3.itb.walker       164500                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total       164500                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::.cpu3.itb.walker     0.192308                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.192308                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::.cpu3.itb.walker     0.192308                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.192308                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.itb.walker 10966.666667                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 10966.666667                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.itb.walker 10966.666667                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 10966.666667                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.replacements           15                       # number of replacements
system.cpu3.itb_walker_cache.ReadReq_hits::.cpu3.itb.walker           63                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total           63                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_misses::.cpu3.itb.walker           15                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::.cpu3.itb.walker       194500                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total       194500                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::.cpu3.itb.walker           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_miss_rate::.cpu3.itb.walker     0.192308                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.192308                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::.cpu3.itb.walker 12966.666667                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 12966.666667                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::.cpu3.itb.walker           15                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.itb.walker       164500                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total       164500                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.itb.walker     0.192308                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.192308                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.itb.walker 10966.666667                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10966.666667                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           51                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           15                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     3.400000                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses          639                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses          639                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.demand_hits::.cpu3.dtb.walker          256                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          256                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::.cpu3.dtb.walker          256                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          256                       # number of overall hits
system.cpu3.dtb_walker_cache.demand_misses::.cpu3.dtb.walker           14                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total           14                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::.cpu3.dtb.walker           14                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total           14                       # number of overall misses
system.cpu3.dtb_walker_cache.demand_miss_latency::.cpu3.dtb.walker       171000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total       171000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::.cpu3.dtb.walker       171000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total       171000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.demand_accesses::.cpu3.dtb.walker          270                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          270                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::.cpu3.dtb.walker          270                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          270                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::.cpu3.dtb.walker     0.051852                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.051852                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::.cpu3.dtb.walker     0.051852                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.051852                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::.cpu3.dtb.walker 12214.285714                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 12214.285714                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::.cpu3.dtb.walker 12214.285714                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 12214.285714                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.demand_mshr_misses::.cpu3.dtb.walker           14                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::.cpu3.dtb.walker           14                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::.cpu3.dtb.walker       143000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total       143000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::.cpu3.dtb.walker       143000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total       143000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::.cpu3.dtb.walker     0.051852                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.051852                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::.cpu3.dtb.walker     0.051852                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.051852                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.dtb.walker 10214.285714                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10214.285714                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.dtb.walker 10214.285714                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10214.285714                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.replacements           14                       # number of replacements
system.cpu3.dtb_walker_cache.ReadReq_hits::.cpu3.dtb.walker          256                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          256                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_misses::.cpu3.dtb.walker           14                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::.cpu3.dtb.walker       171000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total       171000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::.cpu3.dtb.walker          270                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          270                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::.cpu3.dtb.walker     0.051852                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.051852                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu3.dtb.walker 12214.285714                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 12214.285714                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::.cpu3.dtb.walker           14                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.dtb.walker       143000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total       143000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.dtb.walker     0.051852                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.051852                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.dtb.walker 10214.285714                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10214.285714                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs           56                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs           14                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs            4                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses         2174                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses         2174                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        23380                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           23380                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        23568                       # number of overall hits
system.cpu3.dcache.overall_hits::total          23568                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          145                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           145                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          176                       # number of overall misses
system.cpu3.dcache.overall_misses::total          176                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data      1369000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      1369000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data      1369000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      1369000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data        23525                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        23525                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data        23744                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        23744                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.006164                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006164                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.007412                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007412                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data  9441.379310                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  9441.379310                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data  7778.409091                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7778.409091                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.unused_prefetches              119                       # number of HardPF blocks evicted w/o reference
system.cpu3.dcache.demand_mshr_hits::.cpu3.data           15                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data           15                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          130                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          161                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.cpu3.data           16                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           16                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      1182000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1182000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      1302500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1302500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.cpu3.data       286000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       286000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.005526                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005526                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.006781                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006781                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data  9092.307692                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9092.307692                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data  8090.062112                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8090.062112                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.cpu3.data        17875                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total        17875                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        12713                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          12713                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data           73                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data       773000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total       773000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data        12786                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        12786                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.005709                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005709                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 10589.041096                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 10589.041096                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data            2                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data           71                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.cpu3.data           11                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           11                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data       719500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       719500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.cpu3.data       286000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       286000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.005553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 10133.802817                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 10133.802817                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data        26000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total        26000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        10667                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         10667                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data           72                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data       596000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       596000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data        10739                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        10739                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.006705                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006705                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data  8277.777778                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  8277.777778                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data           59                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.cpu3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data       462500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       462500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.005494                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005494                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data  7838.983051                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  7838.983051                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_hits::.cpu3.data          188                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total          188                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu3.data           31                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total           31                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu3.data          219                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total          219                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu3.data     0.141553                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.141553                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_misses::.cpu3.data           31                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_misses::total           31                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::.cpu3.data       120500                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::total       120500                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::.cpu3.data     0.141553                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::total     0.141553                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu3.data  3887.096774                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::total  3887.096774                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          134                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           14                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data        24000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.094595                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.094595                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  1714.285714                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  1714.285714                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           14                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          148                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse         9965.087446                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4478                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              338                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.248521                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data  8000.507016                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher  1964.580430                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003815                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000937                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004752                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7954                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7954                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000914                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003793                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            48160                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           48160                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.numPwrStateTransitions                218                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          110                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    344505900.545455                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   150139622.532988                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          110    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3969796                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1224453500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            110                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      584998440                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  37895649060                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       308466                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          308466                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       308466                       # number of overall hits
system.cpu0.icache.overall_hits::total         308466                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst       504000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       504000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst       504000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       504000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       308485                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       308485                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       308485                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       308485                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000062                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000062                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000062                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000062                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26526.315789                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26526.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26526.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26526.315789                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.cpu0.inst           19                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst           19                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst       494500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       494500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst       494500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       494500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000062                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000062                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26026.315789                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26026.315789                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26026.315789                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26026.315789                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       308466                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         308466                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst       504000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       504000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       308485                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       308485                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000062                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26526.315789                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26526.315789                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst           19                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst       494500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       494500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26026.315789                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26026.315789                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse         5658.783201                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst  5658.783201                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002698                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002698                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002701                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           616989                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          616989                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.demand_hits::.cpu0.itb.walker            4                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total            4                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::.cpu0.itb.walker            4                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total            4                       # number of overall hits
system.cpu0.itb_walker_cache.demand_misses::.cpu0.itb.walker            2                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::.cpu0.itb.walker            2                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total            2                       # number of overall misses
system.cpu0.itb_walker_cache.demand_miss_latency::.cpu0.itb.walker        25000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total        25000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::.cpu0.itb.walker        25000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total        25000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.demand_accesses::.cpu0.itb.walker            6                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total            6                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::.cpu0.itb.walker            6                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total            6                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.demand_miss_rate::.cpu0.itb.walker     0.333333                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.333333                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::.cpu0.itb.walker     0.333333                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.333333                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_miss_latency::.cpu0.itb.walker        12500                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total        12500                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::.cpu0.itb.walker        12500                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total        12500                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.demand_mshr_misses::.cpu0.itb.walker            2                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::.cpu0.itb.walker            2                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::.cpu0.itb.walker        21000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total        21000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::.cpu0.itb.walker        21000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total        21000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::.cpu0.itb.walker     0.333333                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.333333                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::.cpu0.itb.walker     0.333333                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.itb.walker        10500                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total        10500                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.itb.walker        10500                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total        10500                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.replacements            2                       # number of replacements
system.cpu0.itb_walker_cache.ReadReq_hits::.cpu0.itb.walker            4                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total            4                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_misses::.cpu0.itb.walker            2                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::.cpu0.itb.walker        25000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total        25000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::.cpu0.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_miss_rate::.cpu0.itb.walker     0.333333                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.333333                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::.cpu0.itb.walker        12500                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total        12500                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::.cpu0.itb.walker            2                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.itb.walker        21000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total        21000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.itb.walker     0.333333                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.itb.walker        10500                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        10500                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            2                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            2                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs            1                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses           50                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses           50                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.demand_hits::.cpu0.dtb.walker         1884                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total         1884                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::.cpu0.dtb.walker         1884                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total         1884                       # number of overall hits
system.cpu0.dtb_walker_cache.demand_misses::.cpu0.dtb.walker            6                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total            6                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::.cpu0.dtb.walker            6                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total            6                       # number of overall misses
system.cpu0.dtb_walker_cache.demand_miss_latency::.cpu0.dtb.walker        73000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total        73000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::.cpu0.dtb.walker        73000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total        73000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.demand_accesses::.cpu0.dtb.walker         1890                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total         1890                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::.cpu0.dtb.walker         1890                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total         1890                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::.cpu0.dtb.walker     0.003175                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.003175                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::.cpu0.dtb.walker     0.003175                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.003175                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::.cpu0.dtb.walker 12166.666667                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 12166.666667                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::.cpu0.dtb.walker 12166.666667                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 12166.666667                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.demand_mshr_misses::.cpu0.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::.cpu0.dtb.walker            6                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::.cpu0.dtb.walker        61000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total        61000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::.cpu0.dtb.walker        61000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total        61000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::.cpu0.dtb.walker     0.003175                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.003175                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::.cpu0.dtb.walker     0.003175                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.003175                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.dtb.walker 10166.666667                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10166.666667                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.dtb.walker 10166.666667                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10166.666667                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.replacements            6                       # number of replacements
system.cpu0.dtb_walker_cache.ReadReq_hits::.cpu0.dtb.walker         1884                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total         1884                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_misses::.cpu0.dtb.walker            6                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::.cpu0.dtb.walker        73000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total        73000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::.cpu0.dtb.walker         1890                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total         1890                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::.cpu0.dtb.walker     0.003175                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.003175                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu0.dtb.walker 12166.666667                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 12166.666667                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::.cpu0.dtb.walker            6                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.dtb.walker        61000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total        61000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.dtb.walker     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.dtb.walker 10166.666667                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10166.666667                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs           21                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            6                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     3.500000                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses        15126                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses        15126                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       232451                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          232451                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       233985                       # number of overall hits
system.cpu0.dcache.overall_hits::total         233985                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         2964                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2964                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         3317                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3317                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data      8530500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total      8530500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data      8530500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total      8530500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       235415                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       235415                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       237302                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       237302                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.012591                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012591                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013978                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013978                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data  2878.036437                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  2878.036437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data  2571.751583                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  2571.751583                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.unused_prefetches                4                       # number of HardPF blocks evicted w/o reference
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          221                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          221                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          221                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          221                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         2743                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         2743                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         3092                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher           12                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3104                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.cpu0.data         1260                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1260                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data      6308500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total      6308500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data      7110500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher        45485                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total      7155985                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.cpu0.data     98205500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     98205500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.011652                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011652                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.013030                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013080                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data  2299.854174                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  2299.854174                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data  2299.644243                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher  3790.416667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  2305.407539                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.cpu0.data 77940.873016                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 77940.873016                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       122412                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         122412                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         2068                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2068                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data      5686500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      5686500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       124480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       124480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.016613                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016613                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data  2749.758221                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  2749.758221                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          110                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         1958                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1958                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.cpu0.data          840                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          840                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data      4348000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      4348000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.cpu0.data     98205500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     98205500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.015729                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015729                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data  2220.633299                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  2220.633299                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 116911.309524                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 116911.309524                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       110039                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        110039                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          896                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          896                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data      2844000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2844000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       110935                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       110935                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.008077                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008077                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data  3174.107143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  3174.107143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          785                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          785                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.cpu0.data          420                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data      1960500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1960500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.007076                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007076                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data  2497.452229                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  2497.452229                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data         1534                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total         1534                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data          353                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total          353                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data         1887                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total         1887                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.187069                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.187069                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.cpu0.data          349                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total          349                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.cpu0.data       802000                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total       802000                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.cpu0.data     0.184950                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.184950                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu0.data  2297.994269                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total  2297.994269                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher           12                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total           12                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher        45485                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total        45485                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher  3790.416667                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total  3790.416667                       # average HardPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          874                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          874                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          222                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          222                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       349500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       349500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.202555                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.202555                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  1574.324324                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  1574.324324                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          222                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          222                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1096                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1096                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         3727.100696                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              22424                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2262                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.913351                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  3176.013993                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher   551.086703                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001514                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000263                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001777                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3177                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3158                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000263                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001515                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           481283                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          481283                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                  15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                   3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dtb.walker             6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  24                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                   2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dtb.walker            13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.itb.walker             3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 926                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                 213                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker           239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                   2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dtb.walker            13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.itb.walker            15                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1662                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                 15                       # number of overall hits
system.l2.overall_hits::.cpu0.data                  3                       # number of overall hits
system.l2.overall_hits::.cpu0.dcache.prefetcher            2                       # number of overall hits
system.l2.overall_hits::.cpu0.dtb.walker            6                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            2                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 24                       # number of overall hits
system.l2.overall_hits::.cpu1.data                  2                       # number of overall hits
system.l2.overall_hits::.cpu1.dtb.walker           13                       # number of overall hits
system.l2.overall_hits::.cpu1.itb.walker            3                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                926                       # number of overall hits
system.l2.overall_hits::.cpu2.data                213                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker          239                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          137                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 47                       # number of overall hits
system.l2.overall_hits::.cpu3.data                  2                       # number of overall hits
system.l2.overall_hits::.cpu3.dtb.walker           13                       # number of overall hits
system.l2.overall_hits::.cpu3.itb.walker           15                       # number of overall hits
system.l2.overall_hits::total                    1662                       # number of overall hits
system.l2.demand_misses::.cpu0.inst                 4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst            192780                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              4011                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dcache.prefetcher          248                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                 7                       # number of demand (read+write) misses
system.l2.demand_misses::total                 197082                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst                4                       # number of overall misses
system.l2.overall_misses::.cpu0.data                6                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               19                       # number of overall misses
system.l2.overall_misses::.cpu1.data                5                       # number of overall misses
system.l2.overall_misses::.cpu2.inst           192780                       # number of overall misses
system.l2.overall_misses::.cpu2.data             4011                       # number of overall misses
system.l2.overall_misses::.cpu2.dcache.prefetcher          248                       # number of overall misses
system.l2.overall_misses::.cpu2.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::.cpu3.data                7                       # number of overall misses
system.l2.overall_misses::total                197082                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst       363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data       492000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      1315500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data       466000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst  15884906500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    320892500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dcache.prefetcher     17266261                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dtb.walker       174000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data       571500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16226447261                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst       363000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data       492000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      1315500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data       466000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst  15884906500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    320892500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dcache.prefetcher     17266261                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dtb.walker       174000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data       571500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16226447261                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst              19                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data               9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              43                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data               7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dtb.walker           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst          193706                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data            4224                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dcache.prefetcher          248                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker          241                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          137                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              47                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data               9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dtb.walker           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.itb.walker           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               198744                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst             19                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data              9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             43                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data              7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dtb.walker           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst         193706                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data           4224                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dcache.prefetcher          248                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker          241                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          137                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             47                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data              9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dtb.walker           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.itb.walker           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              198744                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.210526                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.441860                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.714286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.995220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.949574                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dtb.walker     0.008299                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.777778                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991637                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.210526                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.441860                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.714286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.995220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.949574                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dtb.walker     0.008299                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.777778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991637                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst        90750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data        82000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 69236.842105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data        93200                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 82399.141508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 80003.116430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dcache.prefetcher 69622.020161                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dtb.walker        87000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 81642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82333.481805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst        90750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data        82000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 69236.842105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data        93200                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 82399.141508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 80003.116430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dcache.prefetcher 69622.020161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dtb.walker        87000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 81642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82333.481805                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  4                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs              4                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu2.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  48                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 48                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst       192763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         3980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dcache.prefetcher          248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            197034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst       192763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         3980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dcache.prefetcher          248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           197034                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu0.data         1260                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu1.data           38                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data         2178                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu3.data           16                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3492                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.inst       353000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data       477000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      1268000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data       453500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst  15402586000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data    308423000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dcache.prefetcher     16645263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dtb.walker       169000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data       554000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15730928763                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst       353000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data       477000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      1268000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data       453500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst  15402586000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data    308423000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dcache.prefetcher     16645263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dtb.walker       169000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data       554000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15730928763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu0.data     94845500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu1.data       594500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data    108524000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu3.data       242000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    204206000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.210526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.441860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.995132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.942235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dtb.walker     0.008299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.777778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991396                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.210526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.441860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.995132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.942235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dtb.walker     0.008299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.777778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991396                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst        88250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data        79500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 66736.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data        90700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 79904.265860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 77493.216080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 67117.995968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dtb.walker        84500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 79142.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79838.651009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst        88250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data        79500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 66736.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data        90700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 79904.265860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 77493.216080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 67117.995968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dtb.walker        84500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 79142.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79838.651009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu0.data 75274.206349                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu1.data 15644.736842                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 49827.364555                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu3.data        15125                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 58478.235968                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu0.data          840                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu1.data           27                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu2.data          941                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu3.data           11                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1819                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu0.data     94845500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu1.data       594500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data    108524000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu3.data       242000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    204206000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 112911.309524                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data 22018.518519                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 115328.374070                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data        22000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 112262.781748                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu0.data          420                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu1.data           11                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu2.data         1237                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1673                       # number of WriteReq MSHR uncacheable
system.l2.WriteClean_hits::.writebacks             64                       # number of WriteClean hits
system.l2.WriteClean_hits::total                   64                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks           64                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total               64                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              76                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1063                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1251                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu2.data           610                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                610                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu2.data      2349000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2349000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1673                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1861                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.364614                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.327781                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3850.819672                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3850.819672                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu2.data          610                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           610                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7495500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7495500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.364614                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.327781                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 12287.704918                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12287.704918                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        14000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        14000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data        14000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        14000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        11500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        11500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        11500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        11500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data              2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           2937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data       159000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    211625500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     211784500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         2942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.998300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data        79500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 72054.988083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72060.054440                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         2937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data       154000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    204283000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    204437000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.998300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data        77000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 69554.988083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69560.054440                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.inst           15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dtb.walker            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.inst           24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dtb.walker           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.itb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.inst          926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data          208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker          239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.inst           47                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dtb.walker           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.itb.walker           15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1656                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.inst           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.inst       192780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data         1074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dcache.prefetcher          248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dtb.walker            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          194143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.inst       363000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.data       333000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.inst      1315500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data       466000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.inst  15884906500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data    109267000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dcache.prefetcher     17266261                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dtb.walker       174000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data       571500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16014662761                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.inst           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dtb.walker            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.inst           43                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dtb.walker           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.inst       193706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data         1282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dcache.prefetcher          248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker          241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.inst           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dtb.walker           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.itb.walker           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        195799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.inst     0.210526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.inst     0.441860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.714286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.995220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.837754                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dtb.walker     0.008299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.777778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.991542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.inst        90750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data        83250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.inst 69236.842105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data        93200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst 82399.141508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 101738.361266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dcache.prefetcher 69622.020161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dtb.walker        87000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 81642.857143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82489.004296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu2.inst           17                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           31                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           48                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.inst            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.data            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.inst           19                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst       192763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data         1043                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dcache.prefetcher          248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dtb.walker            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data            7                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       194095                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.inst       353000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data       323000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.inst      1268000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data       453500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst  15402586000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data    104140000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dcache.prefetcher     16645263                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dtb.walker       169000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data       554000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15526491763                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.210526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.441860                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.995132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.813573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dtb.walker     0.008299                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.777778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.991297                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst        88250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data        80750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst 66736.842105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data        90700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 79904.265860                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99846.596357                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 67117.995968                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dtb.walker        84500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 79142.857143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79994.290234                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu2.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu2.data          150                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             150                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu2.data          156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.961538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.961538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          150                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          150                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1680000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1680000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.961538                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        11200                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        11200                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 150029.703859                       # Cycle average of tags in use
system.l2.tags.total_refs                          15                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         7                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.142857                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1737.739323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     4300.086420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     4077.419814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           52                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           45                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     8076.300175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     9049.961232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           40                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    99777.213118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     5899.409807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher  1953.490830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker    18.201679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6052.881462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           15                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.047577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.071540                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8475                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           228                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        240910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        47258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       189065                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004041                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.114875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1805802                       # Number of tag accesses
system.l2.tags.data_accesses                  1805802                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst      12335872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        254208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dcache.prefetcher        15360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12608192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst     12335872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12337344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12260928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12260928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst         192748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           3972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dcache.prefetcher          240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              197003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       191577                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             191577                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             6656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data             9984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            31617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             8320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst        320738480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          6609528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dcache.prefetcher       399367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dtb.walker         3328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data            11648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             327818928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         6656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        31617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst    320738480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        320776753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      318789901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            318789901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      318789901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            6656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data            9984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           31617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            8320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst       320738480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         6609528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dcache.prefetcher       399367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dtb.walker         3328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data           11648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            646608829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    383154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples    385476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples      7937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dcache.prefetcher::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000759143496                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        19733                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        19732                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              573186                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             364505                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      197003                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     191577                       # Number of write requests accepted
system.mem_ctrls.readBursts                    394006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   383154                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             47872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47888                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      63.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6705137400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2954782500                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15569484900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17019.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39519.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    377226                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   355953                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  354202                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                394006                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               383154                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  196011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  196017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 180883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 180260                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        67013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.125602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.509701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.493305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          2284      3.41%      3.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         8539     12.74%     16.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         4782      7.14%     23.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         3343      4.99%     28.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         3278      4.89%     33.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         2386      3.56%     36.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         2216      3.31%     40.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         2480      3.70%     43.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        37705     56.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        67013                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.347101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    266.165622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         19638     99.52%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.01%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            6      0.03%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           83      0.42%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19732                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.420818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.513318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     12.715500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         16811     85.19%     85.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31          2753     13.95%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            42      0.21%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             2      0.01%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             1      0.01%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             3      0.02%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             1      0.01%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            1      0.01%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            3      0.02%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           16      0.08%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            3      0.02%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            7      0.04%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143           64      0.32%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            2      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            1      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            1      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263           14      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            3      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::328-335            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-487            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19733                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12607072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12262304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12608192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12260928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       327.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       318.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    327.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    318.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38460671000                       # Total gap between requests
system.mem_ctrls.avgGap                      98977.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         1216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst     12335232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data       253984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dcache.prefetcher        15104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dtb.walker          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12262304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6656.120529030540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 9984.180793545809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 31616.572512895062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 8320.150661288175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 320721839.631072044373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 6603703.579864423722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dcache.prefetcher 392711.111212801829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dtb.walker 3328.060264515270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 11648.210925803443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 318825677.295364439487                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst       385496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data         7944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dcache.prefetcher          480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dtb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       383154                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst       420000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data       525000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      1177500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data       549500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst  15234796322                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data    316053548                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dcache.prefetcher     15160530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dtb.walker       195000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data       607500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1024266398770                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     52500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30986.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54950.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39519.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     39785.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dcache.prefetcher     31584.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dtb.walker     48750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     43392.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2673249.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         203909961.821991                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         71826345.964797                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        676729328.419142                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       591256620.024000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     274964382.000053                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1177197509.627995                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     372112223.313598                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3367996371.171525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         87.569491                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9023553228                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1287000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28152825772                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    2424142660.176471                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1924543591.911155                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows            3     17.65%     17.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           14     82.35%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3991872324                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      142378777                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  41210425223                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        92379                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           92379                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        92379                       # number of overall hits
system.cpu1.icache.overall_hits::total          92379                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst           43                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst           43                       # number of overall misses
system.cpu1.icache.overall_misses::total           43                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      1560000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1560000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      1560000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1560000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        92422                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        92422                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        92422                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        92422                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000465                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000465                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000465                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000465                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36279.069767                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36279.069767                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36279.069767                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36279.069767                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      1538500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1538500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      1538500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1538500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000465                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000465                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000465                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000465                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35779.069767                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35779.069767                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35779.069767                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35779.069767                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        92379                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          92379                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst           43                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      1560000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1560000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        92422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        92422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000465                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000465                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36279.069767                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36279.069767                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      1538500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1538500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000465                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000465                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35779.069767                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35779.069767                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse        13691.083812                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst 13691.083812                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006528                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006528                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13702                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006534                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           184887                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          184887                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.demand_hits::.cpu1.itb.walker           15                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           15                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::.cpu1.itb.walker           15                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           15                       # number of overall hits
system.cpu1.itb_walker_cache.demand_misses::.cpu1.itb.walker            3                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::.cpu1.itb.walker            3                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total            3                       # number of overall misses
system.cpu1.itb_walker_cache.demand_miss_latency::.cpu1.itb.walker        38500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total        38500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::.cpu1.itb.walker        38500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total        38500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.demand_accesses::.cpu1.itb.walker           18                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total           18                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::.cpu1.itb.walker           18                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total           18                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.demand_miss_rate::.cpu1.itb.walker     0.166667                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.166667                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::.cpu1.itb.walker     0.166667                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.166667                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_miss_latency::.cpu1.itb.walker 12833.333333                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 12833.333333                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::.cpu1.itb.walker 12833.333333                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 12833.333333                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.demand_mshr_misses::.cpu1.itb.walker            3                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::.cpu1.itb.walker            3                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::.cpu1.itb.walker        32500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total        32500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::.cpu1.itb.walker        32500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total        32500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::.cpu1.itb.walker     0.166667                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.166667                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::.cpu1.itb.walker     0.166667                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.166667                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.itb.walker 10833.333333                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 10833.333333                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.itb.walker 10833.333333                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 10833.333333                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.replacements            3                       # number of replacements
system.cpu1.itb_walker_cache.ReadReq_hits::.cpu1.itb.walker           15                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           15                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_misses::.cpu1.itb.walker            3                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::.cpu1.itb.walker        38500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total        38500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::.cpu1.itb.walker           18                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total           18                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_miss_rate::.cpu1.itb.walker     0.166667                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.166667                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::.cpu1.itb.walker 12833.333333                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 12833.333333                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::.cpu1.itb.walker            3                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.itb.walker        32500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total        32500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.itb.walker     0.166667                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.itb.walker 10833.333333                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10833.333333                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            4                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            3                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     1.333333                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          147                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          147                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.demand_hits::.cpu1.dtb.walker          491                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          491                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::.cpu1.dtb.walker          491                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          491                       # number of overall hits
system.cpu1.dtb_walker_cache.demand_misses::.cpu1.dtb.walker           14                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total           14                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::.cpu1.dtb.walker           14                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total           14                       # number of overall misses
system.cpu1.dtb_walker_cache.demand_miss_latency::.cpu1.dtb.walker       173000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total       173000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::.cpu1.dtb.walker       173000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total       173000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.demand_accesses::.cpu1.dtb.walker          505                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          505                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::.cpu1.dtb.walker          505                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          505                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::.cpu1.dtb.walker     0.027723                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.027723                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::.cpu1.dtb.walker     0.027723                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.027723                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::.cpu1.dtb.walker 12357.142857                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 12357.142857                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::.cpu1.dtb.walker 12357.142857                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 12357.142857                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.demand_mshr_misses::.cpu1.dtb.walker           14                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::.cpu1.dtb.walker           14                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::.cpu1.dtb.walker       145000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total       145000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::.cpu1.dtb.walker       145000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total       145000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::.cpu1.dtb.walker     0.027723                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.027723                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::.cpu1.dtb.walker     0.027723                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.027723                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.dtb.walker 10357.142857                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10357.142857                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.dtb.walker 10357.142857                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10357.142857                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.replacements           12                       # number of replacements
system.cpu1.dtb_walker_cache.ReadReq_hits::.cpu1.dtb.walker          491                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          491                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_misses::.cpu1.dtb.walker           14                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::.cpu1.dtb.walker       173000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total       173000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::.cpu1.dtb.walker          505                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          505                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::.cpu1.dtb.walker     0.027723                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.027723                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu1.dtb.walker 12357.142857                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 12357.142857                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::.cpu1.dtb.walker           14                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.dtb.walker       145000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total       145000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.dtb.walker     0.027723                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.027723                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.dtb.walker 10357.142857                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10357.142857                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.959501                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs           84                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs           12                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs            7                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker    15.959501                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker     0.997469                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.997469                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::3            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           13                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses         4054                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses         4054                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        72044                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           72044                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        72788                       # number of overall hits
system.cpu1.dcache.overall_hits::total          72788                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          341                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           341                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          405                       # number of overall misses
system.cpu1.dcache.overall_misses::total          405                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data      1863500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      1863500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data      1863500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      1863500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data        72385                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        72385                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data        73193                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        73193                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.004711                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004711                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.005533                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005533                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data  5464.809384                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  5464.809384                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data  4601.234568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4601.234568                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches                5                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.demand_mshr_hits::.cpu1.data           37                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data           37                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          363                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          363                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.cpu1.data           38                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           38                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data      1488000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1488000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data      1703500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1703500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.cpu1.data       703000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       703000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.004200                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004200                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.004959                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004959                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data  4894.736842                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4894.736842                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data  4692.837466                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4692.837466                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.cpu1.data        18500                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total        18500                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        39726                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          39726                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          208                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          208                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data      1033500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1033500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data        39934                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        39934                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.005209                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005209                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data  4968.750000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4968.750000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data           11                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          197                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          197                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.cpu1.data           27                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           27                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data       875000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       875000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.cpu1.data       703000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       703000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.004933                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004933                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  4441.624365                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4441.624365                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data 26037.037037                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 26037.037037                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        32318                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         32318                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          133                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data       830000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       830000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        32451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        32451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.004098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data  6240.601504                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  6240.601504                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data           26                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          107                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          107                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.cpu1.data           11                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           11                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data       613000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       613000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.003297                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003297                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data  5728.971963                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  5728.971963                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.cpu1.data          744                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total          744                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu1.data           64                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total           64                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu1.data          808                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total          808                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu1.data     0.079208                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.079208                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.cpu1.data           59                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total           59                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.cpu1.data       215500                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total       215500                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.cpu1.data     0.073020                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.073020                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu1.data  3652.542373                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total  3652.542373                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          496                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          496                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           28                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data        73500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        73500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.053435                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.053435                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data         2625                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         2625                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           24                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         4000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          518                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          518                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data         9000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         9000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          519                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          519                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001927                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001927                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         9000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001927                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001927                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         8500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         8500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse        17004.745005                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              16561                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              189                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            87.624339                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data 13150.441879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher  3854.303126                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006271                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008108                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3854                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13170                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3854                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13164                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001838                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006280                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           148702                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          148702                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 47144725103527504                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47144737594490496                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1189862                       # Simulator instruction rate (inst/s)
host_mem_usage                                6333740                       # Number of bytes of host memory used
host_op_rate                                  1473086                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.49                       # Real time elapsed on the host
host_tick_rate                              268684147                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    55315745                       # Number of instructions simulated
sim_ops                                      68482761                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012491                       # Number of seconds simulated
sim_ticks                                 12490949500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            15.828494                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 542804                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3429284                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               291                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           634044                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2310707                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               218                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1174                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             956                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4375402                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 765757                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           78                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12920940                       # Number of instructions committed
system.cpu2.committedOps                     16484771                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.933443                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4201139                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3490328                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3489241                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1087                       # DTB misses
system.cpu2.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1704814                       # DTB read accesses
system.cpu2.dtb.read_hits                     1703759                       # DTB read hits
system.cpu2.dtb.read_misses                      1055                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          976                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean  9276.639344                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean  8925.399449                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3186.318087                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-8191          597     61.17%     61.17% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          331     33.91%     95.08% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383            9      0.92%     96.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::16384-20479           31      3.18%     99.18% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575            2      0.20%     99.39% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            3      0.31%     99.69% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::36864-40959            2      0.20%     99.90% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::40960-45055            1      0.10%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          976                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          961     98.46%     98.46% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M           15      1.54%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          976                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1087                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1087                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          976                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          976                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2063                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1087                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1087    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1087                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1087                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1087                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2           15                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          961                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1785514                       # DTB write accesses
system.cpu2.dtb.write_hits                    1785482                       # DTB write hits
system.cpu2.dtb.write_misses                       32                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26846765                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           406162                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          121938                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          59829                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.517212                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7497744                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7494359                       # DTB hits
system.cpu2.itb.inst_accesses                 7497744                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7494359                       # ITB inst hits
system.cpu2.itb.inst_misses                      3385                       # ITB inst misses
system.cpu2.itb.misses                           3385                       # DTB misses
system.cpu2.itb.perms_faults                        7                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3219                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean  8206.119913                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean  8029.936451                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  2209.996881                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191         2748     85.37%     85.37% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287          395     12.27%     97.64% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383            1      0.03%     97.67% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479           72      2.24%     99.91% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::40960-45055            3      0.09%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3219                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3213     99.81%     99.81% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            6      0.19%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3219                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3385                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3385                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3219                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3219                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6604                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3385                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3385    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3385                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3385                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3385                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3213                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24981899                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13062429     79.24%     79.24% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92696      0.56%     79.80% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     37      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1545612      9.38%     89.18% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1783961     10.82%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16484771                       # Class of committed instruction
system.cpu2.tickCycles                       24922070                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           17                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            95                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  8                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1247                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 4                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1095                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               4                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1239                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        19776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         4992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         4352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  30000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             791                       # Total snoops (count)
system.tol2bus.snoopTraffic                     49600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1274                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.223705                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.132691                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    332     26.06%     26.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    477     37.44%     63.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    382     29.98%     93.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     69      5.42%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      4      0.31%     99.22% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      3      0.24%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      4      0.31%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     3      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1274                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1186500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            463500                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           624000                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           726000                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             70500                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   8                       # Transaction distribution
system.membus.trans_dist::ReadResp                 86                       # Transaction distribution
system.membus.trans_dist::WriteReq                  4                       # Transaction distribution
system.membus.trans_dist::WriteResp                 4                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            78                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         4992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         5040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    5040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               16                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               107                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     107    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 107                       # Request fanout histogram
system.membus.reqLayer7.occupancy               39500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy             205078                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7491058                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7491058                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7491058                       # number of overall hits
system.cpu2.icache.overall_hits::total        7491058                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          309                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           309                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          309                       # number of overall misses
system.cpu2.icache.overall_misses::total          309                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      7147500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7147500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      7147500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7147500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7491367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7491367                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7491367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7491367                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 23131.067961                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23131.067961                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 23131.067961                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23131.067961                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          309                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          309                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          309                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          309                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      6993000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6993000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      6993000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6993000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22631.067961                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22631.067961                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22631.067961                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22631.067961                       # average overall mshr miss latency
system.cpu2.icache.replacements                   195                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7491058                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7491058                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          309                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          309                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      7147500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7147500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7491367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7491367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 23131.067961                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23131.067961                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          309                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          309                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      6993000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6993000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22631.067961                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22631.067961                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        205205.980089                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             145686                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              195                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           747.107692                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 205205.980089                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.097850                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.097850                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205228                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205093                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.097860                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         14983043                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        14983043                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9665                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9665                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9665                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9665                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          484                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          484                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          484                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          484                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      3256000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      3256000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      3256000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      3256000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10149                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10149                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10149                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10149                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.047689                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.047689                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.047689                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.047689                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker  6727.272727                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  6727.272727                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker  6727.272727                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  6727.272727                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          484                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          484                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      2288000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      2288000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      2288000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      2288000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.047689                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.047689                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.047689                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.047689                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  4727.272727                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  4727.272727                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  4727.272727                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  4727.272727                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          484                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9665                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9665                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          484                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          484                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      3256000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      3256000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10149                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10149                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.047689                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.047689                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker  6727.272727                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  6727.272727                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          484                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          484                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      2288000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      2288000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.047689                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.047689                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  4727.272727                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4727.272727                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9571                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          484                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    19.774793                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        81676                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        81676                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2747                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2747                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2747                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2747                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          416                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          416                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          416                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          416                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      2763000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      2763000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      2763000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      2763000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3163                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3163                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3163                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3163                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.131521                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.131521                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.131521                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.131521                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  6641.826923                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  6641.826923                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  6641.826923                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  6641.826923                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          416                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          416                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          416                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          416                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      1931000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      1931000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      1931000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      1931000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.131521                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.131521                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.131521                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.131521                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  4641.826923                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  4641.826923                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  4641.826923                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  4641.826923                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          416                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2747                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2747                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          416                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          416                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      2763000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      2763000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3163                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3163                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.131521                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.131521                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  6641.826923                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  6641.826923                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          416                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          416                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      1931000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1931000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.131521                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.131521                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  4641.826923                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4641.826923                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs        38050                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          416                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    91.466346                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        25720                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        25720                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3309679                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3309679                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3309731                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3309731                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data           57                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data           60                       # number of overall misses
system.cpu2.dcache.overall_misses::total           60                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data       945500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total       945500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data       945500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total       945500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3309736                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3309736                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3309791                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3309791                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000017                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000018                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 16587.719298                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 16587.719298                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 15758.333333                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 15758.333333                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_hits::.cpu2.data            7                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data            7                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data           50                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data           53                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data       884500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       884500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data       890500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       890500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       208000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       208000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000015                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000016                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data        17690                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        17690                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 16801.886792                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16801.886792                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 17333.333333                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 17333.333333                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1525861                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1525861                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data           32                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data       847000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       847000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1525893                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1525893                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000021                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 26468.750000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26468.750000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data            2                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data           30                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data       819500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       819500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       208000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       208000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 27316.666667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27316.666667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        26000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        26000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1783818                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1783818                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data           25                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data        98500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total        98500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1783843                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1783843                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.000014                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data         3940                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total         3940                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data        65000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        65000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data         3250                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total         3250                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           52                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           52                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data            3                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total            3                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           55                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           55                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.054545                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.054545                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.cpu2.data            3                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total            3                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.cpu2.data         6000                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total         6000                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.cpu2.data     0.054545                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.054545                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu2.data         2000                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total         2000                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           81                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           81                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           81                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           81                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           81                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        17976.643754                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14162.643754                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3814                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006753                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001819                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008572                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14170                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14164                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001819                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006757                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6619940                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6619940                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     12490963000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  12490963000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  12490963000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8440                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8440                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004025                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9871                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7954                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1917                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003793                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000914                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004707                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7954                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7954                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000914                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003793                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     12490963000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  12490963000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  12490963000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5664                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5664                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002701                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002701                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002701                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         3724.113318                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                 54                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    9                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  3172.113318                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          552                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001513                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000263                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001776                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3171                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3171                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000263                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001512                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                 241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                   3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            68                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker            78                       # number of demand (read+write) hits
system.l2.demand_hits::total                      390                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                241                       # number of overall hits
system.l2.overall_hits::.cpu2.data                  3                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           68                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker           78                       # number of overall hits
system.l2.overall_hits::total                     390                       # number of overall hits
system.l2.demand_misses::.cpu2.inst                68                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                10                       # number of demand (read+write) misses
system.l2.demand_misses::total                     78                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.inst               68                       # number of overall misses
system.l2.overall_misses::.cpu2.data               10                       # number of overall misses
system.l2.overall_misses::total                    78                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.inst      4971500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data       750000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          5721500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.inst      4971500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data       750000                       # number of overall miss cycles
system.l2.overall_miss_latency::total         5721500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst             309                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data              13                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           68                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker           78                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  468                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            309                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data             13                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           68                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker           78                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 468                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.inst       0.220065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.769231                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.166667                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.inst      0.220065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.769231                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.166667                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.inst 73110.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data        75000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73352.564103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 73110.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        75000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73352.564103                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.inst           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                78                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               78                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.inst      4801500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data       725000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      5526500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      4801500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data       725000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      5526500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       176000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       176000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.220065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.769231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.166667                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.220065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.769231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.166667                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 70610.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        72500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70852.564103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 70610.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        72500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70852.564103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 14666.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 14666.666667                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       176000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       176000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        22000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        22000                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.l2.UpgradeReq_hits::.cpu2.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu2.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu2.data        13500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        13500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data        13500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        13500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        11000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        11000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        11000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        11000                       # average UpgradeReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu2.inst          241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           68                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker           78                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               390                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.inst           68                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              78                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.inst      4971500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data       750000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5721500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst          309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.220065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.769231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.166667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst 73110.294118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        75000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73352.564103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst           68                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data           10                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           78                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst      4801500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data       725000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5526500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.220065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.769231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 70610.294118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        72500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70852.564103                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249675.652766                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           52                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           45                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            8082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           40                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    197336.734921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7871.917845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           19                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           15                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119055                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8475                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           228                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        240988                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       240969                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004041                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.114912                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4982                       # Number of tag accesses
system.l2.tags.data_accesses                     4982                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.inst          4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.inst             68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  78                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.inst           348412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data            51237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                399649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       348412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           348412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          348412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data           51237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               399649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.inst::samples       136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000255848                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          78                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       156                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      1965844                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 5475844                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12601.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35101.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      119                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   156                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           41                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.164948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   114.486680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           26     63.41%     63.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            5     12.20%     75.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            5     12.20%     87.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            1      2.44%     90.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            2      4.88%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            1      2.44%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            1      2.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           41                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   4992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    4992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12487556500                       # Total gap between requests
system.mem_ctrls.avgGap                  160096878.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data          640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.inst 348412.264415927755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 51237.097708224668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.inst          136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      4740844                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data       735000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     34859.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     36750.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         112551.558000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         43934.419200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        267955.833600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     89293988.700005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     17039434.104000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     477980846.481600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       584738711.096379                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.812991                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12025872982                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    417950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     47140018                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     12490963000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  12490963000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  12490963000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13703                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13703                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006534                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse        17006.897927                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               1399                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               21                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            66.619048                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data 13152.897927                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3854                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006272                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008110                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3854                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13149                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3854                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13149                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001838                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006270                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12490963000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47144750048787000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1471551                       # Simulator instruction rate (inst/s)
host_mem_usage                                6333740                       # Number of bytes of host memory used
host_op_rate                                  1832400                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.35                       # Real time elapsed on the host
host_tick_rate                              268674916                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68212861                       # Number of instructions simulated
sim_ops                                      84939887                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012454                       # Number of seconds simulated
sim_ticks                                 12454283000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.187253                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 556358                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3437013                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               251                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           632701                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2310109                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               237                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1033                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             796                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4369954                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 776215                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           43                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12897102                       # Number of instructions committed
system.cpu2.committedOps                     16457112                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.931330                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4195388                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3485962                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3484868                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1094                       # DTB misses
system.cpu2.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1702595                       # DTB read accesses
system.cpu2.dtb.read_hits                     1701529                       # DTB read hits
system.cpu2.dtb.read_misses                      1066                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          994                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean  9325.955734                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean  8957.096134                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3232.184939                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-8191          606     60.97%     60.97% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          331     33.30%     94.27% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383           11      1.11%     95.37% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::16384-20479           38      3.82%     99.20% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575            3      0.30%     99.50% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            2      0.20%     99.70% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::36864-40959            3      0.30%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          994                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          975     98.09%     98.09% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M           19      1.91%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          994                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1094                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1094                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          994                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          994                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2088                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1094                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1094    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1094                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1094                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1094                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2           19                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          975                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1783367                       # DTB write accesses
system.cpu2.dtb.write_hits                    1783339                       # DTB write hits
system.cpu2.dtb.write_misses                       28                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26681180                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           402383                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          120393                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          47089                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.517778                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7536534                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7533152                       # DTB hits
system.cpu2.itb.inst_accesses                 7536534                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7533152                       # ITB inst hits
system.cpu2.itb.inst_misses                      3382                       # ITB inst misses
system.cpu2.itb.misses                           3382                       # DTB misses
system.cpu2.itb.perms_faults                        4                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3216                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean  8207.866915                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean  8031.404278                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  2211.435778                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191         2744     85.32%     85.32% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287          396     12.31%     97.64% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383            1      0.03%     97.67% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479           72      2.24%     99.91% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::40960-45055            3      0.09%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3216                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3210     99.81%     99.81% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            6      0.19%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3216                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3382                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3382                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3216                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3216                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6598                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3382                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3382    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3382                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3382                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3382                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3210                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24908566                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13039492     79.23%     79.23% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92102      0.56%     79.79% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     36      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1543474      9.38%     89.17% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1781972     10.83%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16457112                       # Class of committed instruction
system.cpu2.tickCycles                       24861477                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             5                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1249                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1836                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  6                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               926                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 3                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             915                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          920                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         4992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         4864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  10596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             755                       # Total snoops (count)
system.tol2bus.snoopTraffic                     48320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              930                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.433333                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.005029                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     76      8.17%      8.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    459     49.35%     57.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    371     39.89%     97.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     12      1.29%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      3      0.32%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      3      0.32%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      3      0.32%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     3      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                930                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             924000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             13500                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           636000                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           727500                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             11000                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   6                       # Transaction distribution
system.membus.trans_dist::ReadResp                 11                       # Transaction distribution
system.membus.trans_dist::WriteReq                  3                       # Transaction distribution
system.membus.trans_dist::WriteResp                 3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             5                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           36                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                14                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      14    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  14                       # Request fanout histogram
system.membus.reqLayer7.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              20000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7530151                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7530151                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7530151                       # number of overall hits
system.cpu2.icache.overall_hits::total        7530151                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            9                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            9                       # number of overall misses
system.cpu2.icache.overall_misses::total            9                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst       294000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       294000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst       294000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       294000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7530160                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7530160                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7530160                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7530160                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 32666.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32666.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 32666.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32666.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            9                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            9                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst       289500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       289500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst       289500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       289500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 32166.666667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 32166.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 32166.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 32166.666667                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7530151                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7530151                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            9                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst       294000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       294000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7530160                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7530160                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 32666.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32666.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            9                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst       289500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       289500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 32166.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 32166.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        205230.990632                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 77                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.833333                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 205230.990632                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.097862                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.097862                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205231                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205228                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.097862                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15060329                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15060329                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9655                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9655                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9655                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9655                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          485                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          485                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          485                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          485                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      3261500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      3261500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      3261500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      3261500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10140                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10140                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10140                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10140                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.047830                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.047830                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.047830                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.047830                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker  6724.742268                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  6724.742268                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker  6724.742268                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  6724.742268                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          485                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          485                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      2291500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      2291500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      2291500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      2291500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.047830                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.047830                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.047830                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.047830                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  4724.742268                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  4724.742268                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  4724.742268                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  4724.742268                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          485                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9655                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9655                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          485                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          485                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      3261500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      3261500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10140                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10140                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.047830                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.047830                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker  6724.742268                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  6724.742268                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          485                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      2291500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      2291500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.047830                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.047830                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  4724.742268                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4724.742268                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9908                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          485                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    20.428866                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        81605                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        81605                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2767                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2767                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2767                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2767                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          424                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          424                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          424                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          424                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      2860500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      2860500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      2860500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      2860500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3191                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3191                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3191                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3191                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.132874                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.132874                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.132874                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.132874                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  6746.462264                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  6746.462264                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  6746.462264                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  6746.462264                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          424                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          424                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          424                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          424                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2012500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2012500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2012500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2012500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.132874                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.132874                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.132874                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.132874                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  4746.462264                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  4746.462264                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  4746.462264                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  4746.462264                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          424                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2767                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2767                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          424                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          424                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      2860500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      2860500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3191                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3191                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.132874                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.132874                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  6746.462264                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  6746.462264                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          424                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          424                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2012500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2012500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.132874                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.132874                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  4746.462264                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4746.462264                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         3481                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          424                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     8.209906                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        25952                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        25952                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3305586                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3305586                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3305628                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3305628                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data       155500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total       155500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data       155500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total       155500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3305589                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3305589                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3305631                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3305631                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000001                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000001                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 51833.333333                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 51833.333333                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 51833.333333                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 51833.333333                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_misses::.cpu2.data            3                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data            3                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data            9                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            9                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data       154000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       154000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data       154000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       154000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       156000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       156000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 51333.333333                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 51333.333333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 51333.333333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 51333.333333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 17333.333333                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 17333.333333                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1523734                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1523734                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data       147000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       147000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1523736                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1523736                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000001                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data        73500                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        73500                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data            2                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            6                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            6                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data       146000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       146000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       156000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       156000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data        73000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        73000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        26000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        26000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1781852                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1781852                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data         8500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total         8500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1781853                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1781853                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.000001                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data         8500                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total         8500                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data         8000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total         8000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data         8000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total         8000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           42                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           42                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           42                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           42                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           75                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           75                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           75                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           75                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        17985.997113                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14171.997113                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3814                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006758                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001819                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008576                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14172                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14172                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001819                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006758                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6611564                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6611564                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     12454296500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  12454296500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  12454296500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8440                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8440                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004025                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9871                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7954                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1917                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003793                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000914                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004707                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7954                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7954                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000914                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003793                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     12454296500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  12454296500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  12454296500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5664                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5664                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002701                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002701                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002701                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3723                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3171                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          552                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001512                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000263                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001775                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3171                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3171                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000263                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001512                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            76                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker            78                       # number of demand (read+write) hits
system.l2.demand_hits::total                      160                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           76                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker           78                       # number of overall hits
system.l2.overall_hits::total                     160                       # number of overall hits
system.l2.demand_misses::.cpu2.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                 2                       # number of demand (read+write) misses
system.l2.demand_misses::total                      5                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.inst                3                       # number of overall misses
system.l2.overall_misses::.cpu2.data                2                       # number of overall misses
system.l2.overall_misses::total                     5                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.inst       238500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data       144000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           382500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.inst       238500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data       144000                       # number of overall miss cycles
system.l2.overall_miss_latency::total          382500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst               9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data               2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           76                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker           78                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  165                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data              2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           76                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker           78                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 165                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.inst       0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030303                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.inst      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030303                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.inst        79500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data        72000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        76500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst        79500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        72000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        76500                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 5                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                5                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data            9                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            9                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.inst       231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data       139000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       370000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst       231000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data       139000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       370000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       132000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       132000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030303                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.030303                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        77000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        69500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        77000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        69500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 14666.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 14666.666667                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            6                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            6                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       132000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       132000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        22000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        22000                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.l2.UpgradeReq_hits::.cpu2.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           76                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker           78                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.inst       238500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data       144000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       382500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           76                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.333333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.030303                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst        79500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        72000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        76500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst       231000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data       139000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       370000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.333333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030303                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst        77000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        69500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        74000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249695.987746                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           52                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           45                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            8082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           40                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    197351.990633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7876.997113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           19                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           15                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119064                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8475                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           228                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        240993                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       240993                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004041                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.114914                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1821                       # Number of tag accesses
system.l2.tags.data_accesses                     1821                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   5                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.inst            15416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data            10278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 25694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        15416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            15416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           15416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data           10278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                25694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3221                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           5                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        10                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       157500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  382500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        6                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    10                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            4                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            80                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.109255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev           32                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            3     75.00%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1     25.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            4                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      69607500                       # Total gap between requests
system.mem_ctrls.avgGap                   13921500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.inst 15416.383263492567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 10277.588842328378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       247500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data       135000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     33750.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    60.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12167.736000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          4286.284800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        17176.656000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     89044021.080005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     15512656.194000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     478021705.761600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       582612013.712379                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.780053                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12027324312                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    416780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     10192188                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     12454296500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  12454296500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  12454296500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13703                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13703                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006534                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               17003                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13149                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3854                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006270                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008108                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3854                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13149                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3854                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13149                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001838                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006270                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12454296500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47144762520310000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1759992                       # Simulator instruction rate (inst/s)
host_mem_usage                                6333740                       # Number of bytes of host memory used
host_op_rate                                  2200152                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.10                       # Real time elapsed on the host
host_tick_rate                              270560653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    81126733                       # Number of instructions simulated
sim_ops                                     101416130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012472                       # Number of seconds simulated
sim_ticks                                 12471509500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.210607                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 559210                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3449655                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               252                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           633605                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2311626                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               248                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1157                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             909                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4374429                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 779247                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12913858                       # Number of instructions committed
system.cpu2.committedOps                     16476229                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.931492                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4201005                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3488134                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3487049                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1085                       # DTB misses
system.cpu2.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1703655                       # DTB read accesses
system.cpu2.dtb.read_hits                     1702596                       # DTB read hits
system.cpu2.dtb.read_misses                      1059                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          983                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean  9303.662258                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean  8946.263240                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3186.834363                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-8191          598     60.83%     60.83% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          333     33.88%     94.71% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383           11      1.12%     95.83% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::16384-20479           33      3.36%     99.19% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575            3      0.31%     99.49% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            2      0.20%     99.69% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::36864-40959            3      0.31%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          983                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          965     98.17%     98.17% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M           18      1.83%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          983                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1085                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1085                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          983                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          983                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2068                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1085                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1085    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1085                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1085                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1085                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2           18                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          965                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1784479                       # DTB write accesses
system.cpu2.dtb.write_hits                    1784453                       # DTB write hits
system.cpu2.dtb.write_misses                       26                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26705814                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           405159                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          121205                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          47488                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.517734                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7555632                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7552250                       # DTB hits
system.cpu2.itb.inst_accesses                 7555632                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7552250                       # ITB inst hits
system.cpu2.itb.inst_misses                      3382                       # ITB inst misses
system.cpu2.itb.misses                           3382                       # DTB misses
system.cpu2.itb.perms_faults                        1                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3216                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean  8207.866915                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean  8031.404278                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  2211.435778                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191         2744     85.32%     85.32% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287          396     12.31%     97.64% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383            1      0.03%     97.67% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479           72      2.24%     99.91% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::40960-45055            3      0.09%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3216                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3210     99.81%     99.81% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            6      0.19%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3216                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3382                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3382                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3216                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3216                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6598                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3382                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3382    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3382                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3382                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3382                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3210                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24943019                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13055928     79.24%     79.24% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92558      0.56%     79.80% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     36      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1544649      9.38%     89.18% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1783022     10.82%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16476229                       # Class of committed instruction
system.cpu2.tickCycles                       24895531                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             9                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1251                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1835                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  6                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               928                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 3                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          922                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           26                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           28                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         4992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         4544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  10532                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             758                       # Total snoops (count)
system.tol2bus.snoopTraffic                     48512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              931                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.432868                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.003518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     76      8.16%      8.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    459     49.30%     57.47% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    373     40.06%     97.53% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     11      1.18%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      3      0.32%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      3      0.32%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      3      0.32%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     3      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                931                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             923500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             15000                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           633000                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           727500                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             15000                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   6                       # Transaction distribution
system.membus.trans_dist::ReadResp                 15                       # Transaction distribution
system.membus.trans_dist::WriteReq                  3                       # Transaction distribution
system.membus.trans_dist::WriteResp                 3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             9                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           36                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                18                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      18    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  18                       # Request fanout histogram
system.membus.reqLayer7.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7549246                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7549246                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7549246                       # number of overall hits
system.cpu2.icache.overall_hits::total        7549246                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst           10                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst           10                       # number of overall misses
system.cpu2.icache.overall_misses::total           10                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst       345000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       345000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst       345000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       345000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7549256                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7549256                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7549256                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7549256                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        34500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        34500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        34500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        34500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst       340000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       340000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst       340000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       340000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst        34000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        34000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst        34000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        34000                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7549246                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7549246                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst           10                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst       345000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       345000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7549256                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7549256                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        34500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        34500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst       340000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       340000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst        34000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        34000                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        205234.992906                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 82                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            13.666667                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 205234.992906                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.097864                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.097864                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205235                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205232                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.097864                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15098522                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15098522                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9655                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9655                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9655                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9655                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          485                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          485                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          485                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          485                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      3261500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      3261500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      3261500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      3261500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10140                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10140                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10140                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10140                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.047830                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.047830                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.047830                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.047830                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker  6724.742268                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  6724.742268                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker  6724.742268                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  6724.742268                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          485                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          485                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      2291500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      2291500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      2291500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      2291500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.047830                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.047830                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.047830                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.047830                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  4724.742268                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  4724.742268                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  4724.742268                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  4724.742268                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          485                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9655                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9655                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          485                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          485                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      3261500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      3261500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10140                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10140                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.047830                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.047830                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker  6724.742268                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  6724.742268                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          485                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      2291500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      2291500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.047830                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.047830                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  4724.742268                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4724.742268                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9903                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          485                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    20.418557                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        81605                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        81605                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2732                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2732                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2732                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2732                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          422                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          422                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          422                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          422                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      2815500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      2815500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      2815500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      2815500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3154                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3154                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3154                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3154                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.133798                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.133798                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.133798                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.133798                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  6671.800948                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  6671.800948                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  6671.800948                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  6671.800948                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          422                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          422                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          422                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          422                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      1971500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      1971500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      1971500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      1971500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.133798                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.133798                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.133798                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.133798                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  4671.800948                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  4671.800948                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  4671.800948                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  4671.800948                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          422                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2732                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2732                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          422                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          422                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      2815500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      2815500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3154                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3154                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.133798                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.133798                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  6671.800948                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  6671.800948                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          422                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          422                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      1971500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1971500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.133798                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.133798                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  4671.800948                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4671.800948                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         3077                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          422                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     7.291469                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        25654                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        25654                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3307721                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3307721                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3307763                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3307763                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data       375000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total       375000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data       375000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total       375000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3307726                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3307726                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3307768                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3307768                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000002                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000002                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data        75000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total        75000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data        75000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total        75000                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_misses::.cpu2.data            5                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data            5                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data            9                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            9                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data       372500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       372500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data       372500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       372500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       156000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       156000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000002                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data        74500                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        74500                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data        74500                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total        74500                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 17333.333333                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 17333.333333                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1524812                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1524812                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data       375000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       375000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1524817                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1524817                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000003                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data        75000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        75000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data            5                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            6                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            6                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data       372500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       372500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       156000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       156000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data        74500                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        74500                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        26000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        26000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1782909                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1782909                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1782909                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1782909                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           42                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           42                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           42                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           42                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           75                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           75                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           75                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           75                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        17990.989170                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14176.989170                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3814                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006760                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001819                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008579                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14177                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14177                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001819                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006760                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6615841                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6615841                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     12471523000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  12471523000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  12471523000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8440                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8440                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004025                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9871                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7954                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1917                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003793                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000914                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004707                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7954                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7954                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000914                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003793                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     12471523000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  12471523000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  12471523000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5664                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5664                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002701                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002701                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002701                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3723                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3171                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          552                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001512                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000263                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001775                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3171                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3171                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000263                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001512                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            71                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker            78                       # number of demand (read+write) hits
system.l2.demand_hits::total                      155                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           71                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker           78                       # number of overall hits
system.l2.overall_hits::total                     155                       # number of overall hits
system.l2.demand_misses::.cpu2.inst                 4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::total                      9                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.inst                4                       # number of overall misses
system.l2.overall_misses::.cpu2.data                5                       # number of overall misses
system.l2.overall_misses::total                     9                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.inst       288000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data       367500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           655500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.inst       288000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data       367500                       # number of overall miss cycles
system.l2.overall_miss_latency::total          655500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst              10                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data               5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           71                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker           78                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  164                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst             10                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data              5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           71                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker           78                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 164                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.inst       0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054878                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.inst      0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054878                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.inst        72000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data        73500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst        72000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        73500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72833.333333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 9                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                9                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data            9                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            9                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.inst       278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data       355000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       633000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst       278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data       355000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       633000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       132000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       132000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.400000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054878                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.400000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054878                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        69500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        71000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        69500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        71000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 14666.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 14666.666667                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            6                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            6                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       132000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       132000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        22000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        22000                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           71                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker           78                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.inst            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               9                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.inst       288000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data       367500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       655500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst           10                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           71                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           164                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.400000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst        72000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        73500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72833.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            9                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst       278000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data       355000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.400000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst        69500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        71000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70333.333333                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249704.982078                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           52                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           45                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            8082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           40                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    197355.992907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7881.989171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           19                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           15                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119069                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8475                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           228                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241002                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241002                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004041                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.114919                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1785                       # Number of tag accesses
system.l2.tags.data_accesses                     1785                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           256                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   9                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.inst            20527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data            25658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 46185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        20527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           20527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data           25658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                46185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           9                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        18                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       217500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  622500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12083.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34583.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       13                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    18                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            5                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    115.200000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.200117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    53.546242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            2     40.00%     40.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            2     40.00%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-207            1     20.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            5                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12425653500                       # Total gap between requests
system.mem_ctrls.avgGap                  1380628166.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.inst 20526.785470515817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 25658.481838144773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       270000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data       352500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     33750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     35250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    72.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         15209.670000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          5357.856000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        30917.980800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     89155117.800005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     15538868.604000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     478678202.956800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       583423674.867579                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.780518                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12043862734                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    417300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     10360266                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     12471523000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  12471523000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  12471523000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13703                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13703                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006534                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               17003                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13149                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3854                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006270                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008108                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3854                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13149                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3854                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13149                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001838                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006270                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12471523000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47144774989101504                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2039302                       # Simulator instruction rate (inst/s)
host_mem_usage                                6333740                       # Number of bytes of host memory used
host_op_rate                                  2556538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.11                       # Real time elapsed on the host
host_tick_rate                              270395466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    94038397                       # Number of instructions simulated
sim_ops                                     117889892                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012469                       # Number of seconds simulated
sim_ticks                                 12468778000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.152841                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 558374                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3456816                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               263                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           633259                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2311805                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               253                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1119                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             866                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4374630                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 777747                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12911650                       # Number of instructions committed
system.cpu2.committedOps                     16473748                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.931400                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4199886                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3487983                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3486885                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1098                       # DTB misses
system.cpu2.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1703652                       # DTB read accesses
system.cpu2.dtb.read_hits                     1702583                       # DTB read hits
system.cpu2.dtb.read_misses                      1069                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          999                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean  9362.862863                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean  8983.277444                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3279.973882                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-8191          606     60.66%     60.66% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          332     33.23%     93.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383           13      1.30%     95.20% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::16384-20479           39      3.90%     99.10% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575            3      0.30%     99.40% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            3      0.30%     99.70% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::36864-40959            3      0.30%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          999                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          978     97.90%     97.90% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M           21      2.10%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          999                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1098                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1098                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          999                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          999                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2097                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1098                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1098    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1098                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1098                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1098                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2           21                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          978                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1784331                       # DTB write accesses
system.cpu2.dtb.write_hits                    1784302                       # DTB write hits
system.cpu2.dtb.write_misses                       29                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26707875                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           405686                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          121309                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          47246                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.517759                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7550574                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7547194                       # DTB hits
system.cpu2.itb.inst_accesses                 7550574                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7547194                       # ITB inst hits
system.cpu2.itb.inst_misses                      3380                       # ITB inst misses
system.cpu2.itb.misses                           3380                       # DTB misses
system.cpu2.itb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3215                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean  8206.998445                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean  8030.618573                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  2211.231199                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191         2744     85.35%     85.35% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287          395     12.29%     97.64% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383            1      0.03%     97.67% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479           72      2.24%     99.91% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::40960-45055            3      0.09%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3215                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3209     99.81%     99.81% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            6      0.19%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3215                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3380                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3380                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3215                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3215                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6595                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3380                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3380    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3380                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3380                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3380                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3209                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24937556                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13053814     79.24%     79.24% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92454      0.56%     79.80% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     36      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1544524      9.38%     89.18% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1782884     10.82%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16473748                       # Class of committed instruction
system.cpu2.tickCycles                       24890310                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             5                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1254                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1849                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  6                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               933                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 3                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             922                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          927                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           28                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         4992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         5184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  10916                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             757                       # Total snoops (count)
system.tol2bus.snoopTraffic                     48448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              936                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.429487                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.006581                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     80      8.55%      8.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    458     48.93%     57.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    374     39.96%     97.44% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     12      1.28%     98.72% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.72% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.72% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      3      0.32%     99.04% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      3      0.32%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      3      0.32%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     3      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                936                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             930500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           648000                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           726000                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             15000                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   6                       # Transaction distribution
system.membus.trans_dist::ReadResp                 11                       # Transaction distribution
system.membus.trans_dist::WriteReq                  3                       # Transaction distribution
system.membus.trans_dist::WriteResp                 3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             5                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           36                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                14                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      14    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  14                       # Request fanout histogram
system.membus.reqLayer7.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              20000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7544195                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7544195                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7544195                       # number of overall hits
system.cpu2.icache.overall_hits::total        7544195                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            6                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            6                       # number of overall misses
system.cpu2.icache.overall_misses::total            6                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst        51000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total        51000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst        51000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total        51000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7544201                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7544201                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7544201                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7544201                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst         8500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total         8500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst         8500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total         8500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            6                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst        48000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total        48000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst        48000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total        48000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst         8000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total         8000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst         8000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total         8000                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7544195                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7544195                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst        51000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total        51000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7544201                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7544201                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst         8500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total         8500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst        48000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total        48000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst         8000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total         8000                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse              205235                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 78                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                   13                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst       205235                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.097864                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.097864                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205235                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205232                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.097864                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15088408                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15088408                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9650                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9650                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9650                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9650                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          484                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          484                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          484                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          484                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      3256000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      3256000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      3256000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      3256000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10134                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10134                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10134                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10134                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.047760                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.047760                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.047760                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.047760                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker  6727.272727                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  6727.272727                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker  6727.272727                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  6727.272727                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          484                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          484                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      2288000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      2288000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      2288000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      2288000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.047760                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.047760                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.047760                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.047760                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  4727.272727                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  4727.272727                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  4727.272727                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  4727.272727                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          484                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9650                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9650                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          484                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          484                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      3256000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      3256000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10134                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10134                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.047760                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.047760                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker  6727.272727                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  6727.272727                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          484                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          484                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      2288000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      2288000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.047760                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.047760                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  4727.272727                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4727.272727                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9898                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          484                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    20.450413                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        81556                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        81556                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2768                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2768                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2768                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2768                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          432                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          432                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          432                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          432                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      2934500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      2934500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      2934500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      2934500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3200                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3200                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3200                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3200                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.135000                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.135000                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.135000                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.135000                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  6792.824074                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  6792.824074                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  6792.824074                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  6792.824074                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          432                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          432                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2070500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2070500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2070500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2070500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.135000                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.135000                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.135000                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.135000                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  4792.824074                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  4792.824074                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  4792.824074                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  4792.824074                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          432                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2768                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2768                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          432                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          432                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      2934500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      2934500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.135000                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.135000                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  6792.824074                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  6792.824074                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          432                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          432                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2070500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2070500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.135000                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.135000                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  4792.824074                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4792.824074                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         3107                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          432                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     7.192130                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        26032                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        26032                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3307545                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3307545                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3307587                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3307587                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data       375000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total       375000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data       375000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total       375000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3307550                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3307550                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3307592                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3307592                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000002                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000002                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data        75000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total        75000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data        75000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total        75000                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_misses::.cpu2.data            5                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data            5                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data            9                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            9                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data       372500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       372500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data       372500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       372500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       156000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       156000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000002                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data        74500                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        74500                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data        74500                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total        74500                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 17333.333333                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 17333.333333                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1524770                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1524770                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data       375000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       375000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1524775                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1524775                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000003                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data        75000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        75000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data            5                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            6                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            6                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data       372500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       372500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       156000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       156000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data        74500                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        74500                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        26000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        26000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1782775                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1782775                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1782775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1782775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           42                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           42                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           42                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           42                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           75                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           75                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           75                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           75                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        17995.918525                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14181.918525                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3814                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006762                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001819                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008581                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14182                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14182                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001819                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006763                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6615489                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6615489                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     12468791500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  12468791500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  12468791500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8440                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8440                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004025                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9871                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7954                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1917                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003793                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000914                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004707                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7954                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7954                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000914                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003793                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     12468791500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  12468791500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  12468791500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5664                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5664                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002701                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002701                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002701                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3723                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3171                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          552                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001512                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000263                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001775                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3171                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3171                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000263                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001512                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            81                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker            78                       # number of demand (read+write) hits
system.l2.demand_hits::total                      165                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           81                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker           78                       # number of overall hits
system.l2.overall_hits::total                     165                       # number of overall hits
system.l2.demand_misses::.cpu2.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::total                      5                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.data                5                       # number of overall misses
system.l2.overall_misses::total                     5                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.data       367500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           367500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.data       367500                       # number of overall miss cycles
system.l2.overall_miss_latency::total          367500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst               6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data               5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           81                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker           78                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  170                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data              5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           81                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker           78                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 170                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029412                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029412                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.data        73500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        73500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        73500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        73500                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 5                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                5                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data            9                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            9                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.data       355000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       355000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data       355000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       355000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       132000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       132000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.029412                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        71000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        71000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        71000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        71000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 14666.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 14666.666667                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            6                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            6                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       132000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       132000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        22000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        22000                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           81                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker           78                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.data       367500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       367500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           81                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.029412                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        73500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        73500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data       355000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       355000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        71000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        71000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249709.918526                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           52                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           45                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            8082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           40                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst          197356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7886.918526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           19                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           15                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119071                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8475                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           228                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241007                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004041                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.114921                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1893                       # Number of tag accesses
system.l2.tags.data_accesses                     1893                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                320                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   5                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.data            25664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 25664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data           25664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                25664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.data::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           5                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        10                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       127500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  352500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        7                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    10                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            3                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    106.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.593667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    36.950417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            1     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            2     66.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            3                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13339167500                       # Total gap between requests
system.mem_ctrls.avgGap                  2667833500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.data          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.data 25664.102769333131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.data           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.data       352500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     35250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    70.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy          9125.802000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          3214.713600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        17176.656000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     89155117.800005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     15279327.756000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     478823810.572800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       583287773.300379                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.779867                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12047540234                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    417300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3951266                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     12468791500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  12468791500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  12468791500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13703                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13703                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006534                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               17003                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13149                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3854                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006270                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008108                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3854                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13149                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3854                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13149                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001838                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006270                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12468791500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47144787467760000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2326904                       # Simulator instruction rate (inst/s)
host_mem_usage                                6333740                       # Number of bytes of host memory used
host_op_rate                                  2923320                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.97                       # Real time elapsed on the host
host_tick_rate                              271471391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   106959789                       # Number of instructions simulated
sim_ops                                     134375295                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012479                       # Number of seconds simulated
sim_ticks                                 12478645000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.168471                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 558113                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3451860                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               301                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           634099                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2315345                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               284                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1181                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             897                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4380210                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 777094                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12921378                       # Number of instructions committed
system.cpu2.committedOps                     16485389                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.931473                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4202022                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3491159                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3490006                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1153                       # DTB misses
system.cpu2.dtb.perms_faults                        4                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1705440                       # DTB read accesses
system.cpu2.dtb.read_hits                     1704323                       # DTB read hits
system.cpu2.dtb.read_misses                      1117                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples         1023                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean  9492.668622                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean  9063.758801                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3540.884360                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-8191          613     59.92%     59.92% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          335     32.75%     92.67% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383           15      1.47%     94.13% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::16384-20479           49      4.79%     98.92% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575            4      0.39%     99.32% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            3      0.29%     99.61% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::36864-40959            4      0.39%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total         1023                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          997     97.46%     97.46% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M           26      2.54%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total         1023                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1153                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1153                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data         1023                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total         1023                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2176                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1153                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1153    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1153                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1153                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1153                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2           26                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          997                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1785719                       # DTB write accesses
system.cpu2.dtb.write_hits                    1785683                       # DTB write hits
system.cpu2.dtb.write_misses                       36                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26724817                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           407751                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          122095                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          48806                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.517740                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7551218                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7547788                       # DTB hits
system.cpu2.itb.inst_accesses                 7551218                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7547788                       # ITB inst hits
system.cpu2.itb.inst_misses                      3430                       # ITB inst misses
system.cpu2.itb.misses                           3430                       # DTB misses
system.cpu2.itb.perms_faults                        8                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3264                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean  8285.539216                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean  8077.612409                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  2437.787204                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191         2768     84.80%     84.80% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287          395     12.10%     96.91% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383            2      0.06%     96.97% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479           95      2.91%     99.88% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::40960-45055            4      0.12%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3264                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3256     99.75%     99.75% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            8      0.25%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3264                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3430                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3430                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3264                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3264                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6694                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3430                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3430    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3430                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3430                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3430                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3256                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24957290                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13062304     79.24%     79.24% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92702      0.56%     79.80% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     48      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1546086      9.38%     89.18% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1784213     10.82%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16485389                       # Class of committed instruction
system.cpu2.tickCycles                       24908484                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             2                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1324                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1968                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  8                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               993                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 4                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             983                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          985                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         1027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         6656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         6592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  13808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             770                       # Total snoops (count)
system.tol2bus.snoopTraffic                     49280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              997                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.435306                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.088031                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     96      9.63%      9.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    482     48.35%     57.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    388     38.92%     96.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     15      1.50%     98.40% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.40% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.40% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      4      0.40%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      4      0.40%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      4      0.40%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     4      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                997                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             992000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             12000                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           693000                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           772500                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             10000                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   8                       # Transaction distribution
system.membus.trans_dist::ReadResp                 10                       # Transaction distribution
system.membus.trans_dist::WriteReq                  4                       # Transaction distribution
system.membus.trans_dist::WriteResp                 4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                14                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      14    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  14                       # Request fanout histogram
system.membus.reqLayer7.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              15000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7544778                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7544778                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7544778                       # number of overall hits
system.cpu2.icache.overall_hits::total        7544778                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            8                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             8                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            8                       # number of overall misses
system.cpu2.icache.overall_misses::total            8                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst       213000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       213000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst       213000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       213000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7544786                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7544786                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7544786                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7544786                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        26625                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        26625                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        26625                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        26625                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            8                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            8                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst       209000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       209000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst       209000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       209000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst        26125                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        26125                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst        26125                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        26125                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7544778                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7544778                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            8                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst       213000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       213000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7544786                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7544786                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        26625                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        26625                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            8                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst       209000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       209000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst        26125                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        26125                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        205236.990468                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 74                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.333333                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 205236.990468                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.097865                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.097865                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205237                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205234                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.097865                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15089580                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15089580                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9767                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9767                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9767                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9767                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          515                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          515                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          515                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          515                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      3624500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      3624500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      3624500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      3624500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10282                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10282                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10282                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10282                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.050088                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.050088                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.050088                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.050088                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker  7037.864078                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  7037.864078                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker  7037.864078                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  7037.864078                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          515                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          515                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      2594500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      2594500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      2594500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      2594500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.050088                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.050088                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.050088                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.050088                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  5037.864078                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  5037.864078                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  5037.864078                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  5037.864078                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          515                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9767                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9767                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          515                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          515                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      3624500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      3624500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10282                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10282                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.050088                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.050088                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker  7037.864078                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  7037.864078                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          515                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      2594500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      2594500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.050088                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.050088                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  5037.864078                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5037.864078                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs        12020                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          515                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    23.339806                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            4                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::1           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        82771                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        82771                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2878                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2878                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2878                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2878                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          462                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          462                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          462                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          462                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3253500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3253500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3253500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3253500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3340                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3340                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3340                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3340                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.138323                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.138323                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.138323                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.138323                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  7042.207792                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  7042.207792                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  7042.207792                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  7042.207792                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          462                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          462                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          462                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          462                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2329500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2329500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2329500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2329500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.138323                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.138323                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.138323                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.138323                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  5042.207792                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  5042.207792                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  5042.207792                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  5042.207792                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          462                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2878                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2878                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          462                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          462                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3253500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3253500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.138323                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.138323                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  7042.207792                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  7042.207792                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          462                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2329500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2329500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.138323                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.138323                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  5042.207792                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5042.207792                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         3908                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          462                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     8.458874                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::1           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        27182                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        27182                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3310582                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3310582                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3310638                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3310638                       # number of overall hits
system.cpu2.dcache.demand_accesses::.cpu2.data      3310582                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3310582                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3310638                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3310638                       # number of overall (read+write) accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       208000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       208000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 17333.333333                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 17333.333333                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1526494                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1526494                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1526494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1526494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       208000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       208000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        26000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        26000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1784088                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1784088                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1784088                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1784088                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           56                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           56                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           56                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           56                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           82                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse               17996                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data        14182                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3814                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006763                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001819                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008581                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14182                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14182                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001819                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006763                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6621604                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6621604                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     12478658500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  12478658500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  12478658500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8440                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8440                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004025                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9871                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7954                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1917                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003793                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000914                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004707                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7954                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7954                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000914                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003793                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     12478658500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  12478658500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  12478658500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5664                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5664                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002701                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002701                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002701                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3723                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3171                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          552                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001512                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000263                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001775                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3171                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3171                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000263                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001512                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker           103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           104                       # number of demand (read+write) hits
system.l2.demand_hits::total                      213                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker          103                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          104                       # number of overall hits
system.l2.overall_hits::total                     213                       # number of overall hits
system.l2.demand_misses::.cpu2.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::total                      2                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.inst                2                       # number of overall misses
system.l2.overall_misses::total                     2                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.inst       159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           159000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.inst       159000                       # number of overall miss cycles
system.l2.overall_miss_latency::total          159000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst               8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker          103                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  215                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker          103                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 215                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.inst       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009302                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.inst      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009302                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.inst        79500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        79500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst        79500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        79500                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 2                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                2                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.inst       154000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       154000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst       154000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       154000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       176000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       176000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.009302                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        77000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        77000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        77000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        77000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 14666.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 14666.666667                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       176000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       176000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        22000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        22000                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker          103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.inst       159000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       159000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker          103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.250000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst        79500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        79500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst       154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst        77000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        77000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249711.990469                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           52                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           45                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            8082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           40                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    197357.990469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data            7887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           19                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           15                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119072                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8475                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           228                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241009                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241009                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004041                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.114922                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2346                       # Number of tag accesses
system.l2.tags.data_accesses                     2346                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   2                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.inst            10258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 10258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        10258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            10258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           10258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                10258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000037504                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3218                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           2                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         4                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        75000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      30000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  165000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        2                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     4                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            2    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11654385000                       # Total gap between requests
system.mem_ctrls.avgGap                  5827192500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.inst 10257.523953922882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       165000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    50.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy          6083.868000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          2143.142400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         6870.662400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     89210666.160005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     15323319.018000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     479171485.900800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       583720568.751579                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.777560                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12056308656                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    417560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      4789844                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     12478658500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  12478658500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  12478658500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13703                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13703                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006534                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               17003                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13149                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3854                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006270                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008108                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3854                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13149                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3854                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13149                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001838                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006270                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12478658500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47144788755131504                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               21212951                       # Simulator instruction rate (inst/s)
host_mem_usage                                6333740                       # Number of bytes of host memory used
host_op_rate                                 26630822                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.12                       # Real time elapsed on the host
host_tick_rate                              251460889                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   108595566                       # Number of instructions simulated
sim_ops                                     136335714                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001287                       # Number of seconds simulated
sim_ticks                                  1287358000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            16.441620                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                   1449                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                8813                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect               175                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             1744                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted             5731                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits               111                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            194                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              83                       # Number of indirect misses.
system.cpu0.branchPred.lookups                  11429                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                   2405                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                      23917                       # Number of instructions committed
system.cpu0.committedOps                        29592                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.933938                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            4                       # number of prefetches that crossed the page
system.cpu0.discardedOps                         5557                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                        11197                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                            11104                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                             93                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                    6534                       # DTB read accesses
system.cpu0.dtb.read_hits                        6457                       # DTB read hits
system.cpu0.dtb.read_misses                        77                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkCompletionTime::samples            7                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean 15642.857143                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean 14336.792919                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::stdev  6555.622814                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::6144-8191            2     28.57%     28.57% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::16384-18431            4     57.14%     85.71% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::24576-26623            1     14.29%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total            7                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkPageSizes::4K            7    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            7                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data           93                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total           93                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            7                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            7                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total          100                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples           93                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0             93    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total           93                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                       93                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                   93                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksLongTerminationLevel::Level3            7                       # Level at which table walker walks with long descriptors terminate
system.cpu0.dtb.write_accesses                   4663                       # DTB write accesses
system.cpu0.dtb.write_hits                       4647                       # DTB write hits
system.cpu0.dtb.write_misses                       16                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions             27566                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions             8272                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions            2633                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                          25658                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.340839                       # IPC: instructions per cycle
system.cpu0.itb.accesses                        15201                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                            15199                       # DTB hits
system.cpu0.itb.inst_accesses                   15201                       # ITB inst accesses
system.cpu0.itb.inst_hits                       15199                       # ITB inst hits
system.cpu0.itb.inst_misses                         2                       # ITB inst misses
system.cpu0.itb.misses                              2                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkCompletionTime::samples            2                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::mean        12250                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::gmean 11291.589791                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::stdev  6717.514421                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::6144-8191            1     50.00%     50.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::16384-18431            1     50.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::total            2                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkPageSizes::4K            2    100.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            2                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            2                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            2                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              2    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                        2                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    2                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksLongTerminationLevel::Level3            2                       # Level at which table walker walks with long descriptors terminate
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.numCycles                           70171                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        1                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                  19495     65.88%     65.88% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    86      0.29%     66.17% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                     20      0.07%     66.24% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     66.24% # Class of committed instruction
system.cpu0.op_class_0::MemRead                  5440     18.38%     84.62% # Class of committed instruction
system.cpu0.op_class_0::MemWrite                 4551     15.38%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                   29592                       # Class of committed instruction
system.cpu0.quiesceCycles                   128071558                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.tickCycles                          44513                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            24.959872                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                  75730                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              303407                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               101                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect            66932                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           228835                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                96                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            664                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             568                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 438108                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                  70151                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                    1599869                       # Number of instructions committed
system.cpu2.committedOps                      1915614                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.609329                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                       345370                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                       321352                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                           321326                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                             26                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                  162198                       # DTB read accesses
system.cpu2.dtb.read_hits                      162172                       # DTB read hits
system.cpu2.dtb.read_misses                        26                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples           19                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean  9526.315789                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean  9361.779380                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  1775.400457                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::7168-8191            8     42.11%     42.11% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::10240-11263           11     57.89%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total           19                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K           19    100.00%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total           19                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data           26                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total           26                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data           19                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total           19                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total           45                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples           26                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0             26    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total           26                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                       26                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                   26                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3           19                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                 159154                       # DTB write accesses
system.cpu2.dtb.write_hits                     159154                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions           2633385                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions            82285                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions           29502                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                           3326                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.621377                       # IPC: instructions per cycle
system.cpu2.itb.accesses                       731323                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                           730954                       # DTB hits
system.cpu2.itb.inst_accesses                  731323                       # ITB inst accesses
system.cpu2.itb.inst_hits                      730954                       # ITB inst hits
system.cpu2.itb.inst_misses                       369                       # ITB inst misses
system.cpu2.itb.misses                            369                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples          288                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean  8010.416667                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean  7930.817004                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  1237.436867                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::7168-8191          246     85.42%     85.42% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::10240-11263           42     14.58%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total          288                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K          288    100.00%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total          288                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst          369                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total          369                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst          288                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total          288                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total          657                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples          369                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0            369    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total          369                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                      369                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                  369                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level3          288                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                         2574716                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu                1552014     81.02%     81.02% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 51814      2.70%     83.72% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                      0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     83.72% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              35      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     83.73% # Class of committed instruction
system.cpu2.op_class_0::MemRead                153146      7.99%     91.72% # Class of committed instruction
system.cpu2.op_class_0::MemWrite               158605      8.28%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                 1915614                       # Class of committed instruction
system.cpu2.tickCycles                        2571390                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            14.630842                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                    648                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                4429                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                95                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              950                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             2696                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                23                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups             67                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses              44                       # Number of indirect misses.
system.cpu3.branchPred.lookups                   5693                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                   1181                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                      11977                       # Number of instructions committed
system.cpu3.committedOps                        15199                       # Number of ops (including micro ops) committed
system.cpu3.cpi                              2.404108                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            8                       # number of prefetches that crossed the page
system.cpu3.discardedOps                         2962                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                         5710                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                             5640                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                             70                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                    3195                       # DTB read accesses
system.cpu3.dtb.read_hits                        3134                       # DTB read hits
system.cpu3.dtb.read_misses                        61                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkCompletionTime::samples            2                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean        53250                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 39006.409730                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::stdev 51265.241636                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::16384-24575            1     50.00%     50.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::81920-90111            1     50.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total            2                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkPageSizes::4K            2    100.00%    100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total            2                       # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data           70                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total           70                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            2                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total           72                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkWaitTime::samples           70                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0             70    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total           70                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walks                       70                       # Table walker walks requested
system.cpu3.dtb.walker.walksLong                   70                       # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walksLongTerminationLevel::Level3            2                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.write_accesses                   2515                       # DTB write accesses
system.cpu3.dtb.write_hits                       2506                       # DTB write hits
system.cpu3.dtb.write_misses                        9                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions             14651                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions             4252                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions            1382                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                           5510                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                              0.415955                       # IPC: instructions per cycle
system.cpu3.itb.accesses                         7644                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                             7639                       # DTB hits
system.cpu3.itb.inst_accesses                    7644                       # ITB inst accesses
system.cpu3.itb.inst_hits                        7639                       # ITB inst hits
system.cpu3.itb.inst_misses                         5                       # ITB inst misses
system.cpu3.itb.misses                              5                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkCompletionTime::samples            5                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean        12100                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 10877.728086                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev  6298.809411                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::6144-8191            3     60.00%     60.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::18432-20479            2     40.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total            5                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkPageSizes::4K            5    100.00%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total            5                       # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            5                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            5                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            5                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            5                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total           10                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkWaitTime::samples            5                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0              5    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total            5                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walks                        5                       # Table walker walks requested
system.cpu3.itb.walker.walksLong                    5                       # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walksLongTerminationLevel::Level3            5                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.numCycles                           28794                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        1                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu3.op_class_0::IntAlu                  10026     65.96%     65.96% # Class of committed instruction
system.cpu3.op_class_0::IntMult                    71      0.47%     66.43% # Class of committed instruction
system.cpu3.op_class_0::IntDiv                     20      0.13%     66.56% # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0      0.00%     66.56% # Class of committed instruction
system.cpu3.op_class_0::MemRead                  2639     17.36%     83.93% # Class of committed instruction
system.cpu3.op_class_0::MemWrite                 2443     16.07%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::total                   15199                       # Class of committed instruction
system.cpu3.quiesceCycles                   169015661                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.tickCycles                          23284                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            91                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests          162                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           97                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          352                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 39                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               248                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                17                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               17                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              78                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              41                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             41                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              24                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          209                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           56                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side           33                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         2700                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   7044                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             137                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              330                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.981818                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.102485                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    149     45.15%     45.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     92     27.88%     73.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     35     10.61%     83.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     54     16.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                330                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             212500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy            16500                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy            63000                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           128500                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            121000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             42000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy             16500                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy            12000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                   33                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  33                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  13                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 13                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio           92                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           92                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      92                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy                29500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               39500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  39                       # Transaction distribution
system.membus.trans_dist::ReadResp                100                       # Transaction distribution
system.membus.trans_dist::WriteReq                 17                       # Transaction distribution
system.membus.trans_dist::WriteResp                17                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq                18                       # Transaction distribution
system.membus.trans_dist::ReadExResp               18                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            61                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         5188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    5188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               12                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               147                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     147    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 147                       # Request fanout histogram
system.membus.reqLayer7.occupancy               39500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy               29500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy                7000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy             245000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON     1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       730681                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          730681                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       730681                       # number of overall hits
system.cpu2.icache.overall_hits::total         730681                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::total            3                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst        25500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total        25500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst        25500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total        25500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       730684                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       730684                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       730684                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       730684                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst         8500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total         8500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst         8500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total         8500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            3                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            3                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst        24000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total        24000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst         8000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total         8000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst         8000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total         8000                       # average overall mshr miss latency
system.cpu2.icache.replacements                     3                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       730681                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         730681                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst        25500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total        25500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       730684                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       730684                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst         8500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total         8500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            3                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst        24000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total        24000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst         8000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total         8000                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse              205237                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           55330402                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           205240                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           269.588784                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst       205237                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.097865                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.097865                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205237                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205234                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.097865                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1461371                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1461371                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         1065                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         1065                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         1065                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         1065                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker           42                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total           42                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker           42                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total           42                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker       231000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total       231000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker       231000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total       231000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         1107                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         1107                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         1107                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         1107                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.037940                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.037940                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.037940                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.037940                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker         5500                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total         5500                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker         5500                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total         5500                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker           42                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker           42                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker       147000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total       147000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker       147000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total       147000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.037940                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.037940                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.037940                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.037940                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker         3500                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total         3500                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker         3500                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total         3500                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements           42                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         1065                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         1065                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker           42                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker       231000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total       231000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         1107                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         1107                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.037940                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.037940                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker         5500                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total         5500                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker           42                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker       147000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total       147000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.037940                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.037940                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker         3500                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total         3500                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         1371                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs           58                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    23.637931                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           11                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses         8898                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses         8898                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker           61                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total           61                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker           61                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total           61                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker           11                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total           11                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker           11                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total           11                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker        60500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total        60500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker        60500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total        60500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker           72                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total           72                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker           72                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total           72                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.152778                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.152778                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.152778                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.152778                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker         5500                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total         5500                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker         5500                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total         5500                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker           11                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker        38500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total        38500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker        38500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total        38500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.152778                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.152778                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.152778                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.152778                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker         3500                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total         3500                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker         3500                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total         3500                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements           11                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker           61                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total           61                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker           11                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker        60500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total        60500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker           72                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total           72                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.152778                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.152778                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker         5500                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total         5500                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker           11                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker        38500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total        38500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.152778                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.152778                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker         3500                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total         3500                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          203                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs           27                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     7.518519                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses          587                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses          587                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       312814                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          312814                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       312814                       # number of overall hits
system.cpu2.dcache.overall_hits::total         312814                       # number of overall hits
system.cpu2.dcache.demand_accesses::.cpu2.data       312814                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       312814                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data       312814                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       312814                       # number of overall (read+write) accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       154281                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         154281                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       154281                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       154281                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_hits::.cpu2.data       158533                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        158533                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       158533                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       158533                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           54                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           54                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           54                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        17990.216573                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           26437704                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            17996                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1469.087797                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14176.216573                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3814                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006760                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001819                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008578                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14173                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3814                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14173                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001819                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006758                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           625844                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          625844                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean       636487750                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   235352360.389958                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value    470068500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    802907000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON       14396000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   1272975500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         7631                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            7631                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         7631                       # number of overall hits
system.cpu3.icache.overall_hits::total           7631                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            6                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            6                       # number of overall misses
system.cpu3.icache.overall_misses::total            6                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst        54000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total        54000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst        54000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total        54000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         7637                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         7637                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         7637                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         7637                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000786                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000786                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000786                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000786                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst         9000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total         9000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst         9000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total         9000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_misses::.cpu3.inst            6                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst            6                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst        51000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total        51000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst        51000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total        51000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000786                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000786                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000786                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000786                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst         8500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total         8500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst         8500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total         8500                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         7631                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           7631                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            6                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst        54000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total        54000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         7637                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         7637                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000786                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000786                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst         9000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total         9000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst            6                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst        51000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total        51000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000786                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000786                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst         8500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total         8500                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse         8443.794735                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1495369                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             8446                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           177.050556                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst  8443.794735                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004026                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004026                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8446                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8440                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004027                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            15280                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           15280                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.demand_hits::.cpu3.itb.walker           13                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total           13                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::.cpu3.itb.walker           13                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total           13                       # number of overall hits
system.cpu3.itb_walker_cache.demand_misses::.cpu3.itb.walker            2                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::.cpu3.itb.walker            2                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total            2                       # number of overall misses
system.cpu3.itb_walker_cache.demand_miss_latency::.cpu3.itb.walker        27000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total        27000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::.cpu3.itb.walker        27000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total        27000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.demand_accesses::.cpu3.itb.walker           15                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           15                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::.cpu3.itb.walker           15                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           15                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.demand_miss_rate::.cpu3.itb.walker     0.133333                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.133333                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::.cpu3.itb.walker     0.133333                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.133333                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_miss_latency::.cpu3.itb.walker        13500                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total        13500                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::.cpu3.itb.walker        13500                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total        13500                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.demand_mshr_misses::.cpu3.itb.walker            2                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::.cpu3.itb.walker            2                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::.cpu3.itb.walker        23000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total        23000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::.cpu3.itb.walker        23000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total        23000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::.cpu3.itb.walker     0.133333                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.133333                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::.cpu3.itb.walker     0.133333                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.133333                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.itb.walker        11500                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total        11500                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.itb.walker        11500                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total        11500                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.replacements            2                       # number of replacements
system.cpu3.itb_walker_cache.ReadReq_hits::.cpu3.itb.walker           13                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total           13                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_misses::.cpu3.itb.walker            2                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::.cpu3.itb.walker        27000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total        27000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::.cpu3.itb.walker           15                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           15                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_miss_rate::.cpu3.itb.walker     0.133333                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.133333                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::.cpu3.itb.walker        13500                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total        13500                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::.cpu3.itb.walker            2                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.itb.walker        23000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total        23000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.itb.walker     0.133333                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.133333                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.itb.walker        11500                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        11500                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs          141                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           18                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     7.833333                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           14                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses          122                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses          122                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.demand_hits::.cpu3.dtb.walker          119                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          119                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::.cpu3.dtb.walker          119                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          119                       # number of overall hits
system.cpu3.dtb_walker_cache.demand_misses::.cpu3.dtb.walker            8                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total            8                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::.cpu3.dtb.walker            8                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total            8                       # number of overall misses
system.cpu3.dtb_walker_cache.demand_miss_latency::.cpu3.dtb.walker       221000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total       221000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::.cpu3.dtb.walker       221000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total       221000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.demand_accesses::.cpu3.dtb.walker          127                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          127                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::.cpu3.dtb.walker          127                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          127                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::.cpu3.dtb.walker     0.062992                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.062992                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::.cpu3.dtb.walker     0.062992                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.062992                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::.cpu3.dtb.walker        27625                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total        27625                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::.cpu3.dtb.walker        27625                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total        27625                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.demand_mshr_misses::.cpu3.dtb.walker            8                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::.cpu3.dtb.walker            8                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::.cpu3.dtb.walker       205000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total       205000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::.cpu3.dtb.walker       205000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total       205000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::.cpu3.dtb.walker     0.062992                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.062992                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::.cpu3.dtb.walker     0.062992                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.062992                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.dtb.walker        25625                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total        25625                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.dtb.walker        25625                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total        25625                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.replacements            8                       # number of replacements
system.cpu3.dtb_walker_cache.ReadReq_hits::.cpu3.dtb.walker          119                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          119                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_misses::.cpu3.dtb.walker            8                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::.cpu3.dtb.walker       221000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total       221000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::.cpu3.dtb.walker          127                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          127                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::.cpu3.dtb.walker     0.062992                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.062992                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu3.dtb.walker        27625                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total        27625                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::.cpu3.dtb.walker            8                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.dtb.walker       205000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total       205000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.dtb.walker     0.062992                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.062992                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.dtb.walker        25625                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        25625                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs         1296                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs           24                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs           54                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2            8                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses         1024                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses         1024                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data         5311                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            5311                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data         5351                       # number of overall hits
system.cpu3.dcache.overall_hits::total           5351                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          108                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           108                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          113                       # number of overall misses
system.cpu3.dcache.overall_misses::total          113                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data      4092000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      4092000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data      4092000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      4092000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data         5419                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         5419                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data         5464                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         5464                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.019930                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.019930                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.020681                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020681                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 37888.888889                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 37888.888889                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 36212.389381                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36212.389381                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.cpu3.data           16                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data           16                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data           92                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data           96                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           96                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.cpu3.data            3                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      3103000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      3103000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      3117500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      3117500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.cpu3.data        52000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total        52000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.016977                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.016977                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.017570                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017570                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 33728.260870                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33728.260870                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 32473.958333                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 32473.958333                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.cpu3.data 17333.333333                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 17333.333333                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data         2944                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           2944                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data           59                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data      1840500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1840500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data         3003                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3003                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.019647                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019647                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 31194.915254                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31194.915254                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data            1                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data           58                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.cpu3.data            2                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            2                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      1802500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1802500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.cpu3.data        52000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total        52000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.019314                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.019314                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 31077.586207                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 31077.586207                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data        26000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total        26000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         2367                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2367                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data           49                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           49                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data      2251500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2251500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data         2416                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         2416                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.020281                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.020281                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 45948.979592                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 45948.979592                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data           15                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data           34                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           34                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.cpu3.data            1                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      1300500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1300500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.014073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.014073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data        38250                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        38250                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_hits::.cpu3.data           40                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total           40                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu3.data            5                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total            5                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu3.data           45                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total           45                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu3.data     0.111111                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.111111                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_misses::.cpu3.data            4                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_misses::total            4                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::.cpu3.data        14500                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::total        14500                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::.cpu3.data     0.088889                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::total     0.088889                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu3.data         3625                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::total         3625                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data           24                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data         4000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total         4000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data         2000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         2000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data            2                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           26                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           26                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse         9914.991597                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             821557                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             9949                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            82.576842                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data  7997.991597                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1917                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003814                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000914                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004728                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         8024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1917                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7948                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000914                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003826                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            11110                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           11110                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       626143500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   253214231.236121                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    447094000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    805193000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON       35084500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1252287000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst        15171                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           15171                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst        15171                       # number of overall hits
system.cpu0.icache.overall_hits::total          15171                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst           28                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            28                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst           28                       # number of overall misses
system.cpu0.icache.overall_misses::total           28                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst      1981500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1981500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst      1981500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1981500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst        15199                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        15199                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst        15199                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        15199                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001842                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001842                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001842                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001842                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70767.857143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70767.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70767.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70767.857143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.cpu0.inst           28                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst           28                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst      1967500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1967500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst      1967500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1967500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001842                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001842                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001842                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001842                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70267.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70267.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70267.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70267.857143                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst        15171                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          15171                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst           28                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           28                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst      1981500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1981500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst        15199                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        15199                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001842                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001842                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70767.857143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70767.857143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst           28                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst      1967500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1967500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001842                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001842                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70267.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70267.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse         5682.009001                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1064614                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5692                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           187.036894                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst  5682.009001                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002709                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002709                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5692                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5664                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002714                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            30426                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           30426                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.demand_hits::.cpu0.itb.walker            5                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total            5                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::.cpu0.itb.walker            5                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total            5                       # number of overall hits
system.cpu0.itb_walker_cache.demand_misses::.cpu0.itb.walker            1                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::.cpu0.itb.walker            1                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total            1                       # number of overall misses
system.cpu0.itb_walker_cache.demand_miss_latency::.cpu0.itb.walker        11500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total        11500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::.cpu0.itb.walker        11500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total        11500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.demand_accesses::.cpu0.itb.walker            6                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total            6                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::.cpu0.itb.walker            6                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total            6                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.demand_miss_rate::.cpu0.itb.walker     0.166667                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.166667                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::.cpu0.itb.walker     0.166667                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.166667                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_miss_latency::.cpu0.itb.walker        11500                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total        11500                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::.cpu0.itb.walker        11500                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total        11500                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.demand_mshr_misses::.cpu0.itb.walker            1                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::.cpu0.itb.walker            1                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::.cpu0.itb.walker         9500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total         9500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::.cpu0.itb.walker         9500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total         9500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::.cpu0.itb.walker     0.166667                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.166667                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::.cpu0.itb.walker     0.166667                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.166667                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.itb.walker         9500                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total         9500                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.itb.walker         9500                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total         9500                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.replacements            1                       # number of replacements
system.cpu0.itb_walker_cache.ReadReq_hits::.cpu0.itb.walker            5                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total            5                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_misses::.cpu0.itb.walker            1                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::.cpu0.itb.walker        11500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total        11500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::.cpu0.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_miss_rate::.cpu0.itb.walker     0.166667                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.166667                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::.cpu0.itb.walker        11500                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total        11500                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::.cpu0.itb.walker            1                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.itb.walker         9500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total         9500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.itb.walker     0.166667                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.itb.walker         9500                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total         9500                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs          222                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs           17                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    13.058824                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           15                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses           49                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses           49                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.demand_hits::.cpu0.dtb.walker          164                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          164                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::.cpu0.dtb.walker          164                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          164                       # number of overall hits
system.cpu0.dtb_walker_cache.demand_misses::.cpu0.dtb.walker           11                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total           11                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::.cpu0.dtb.walker           11                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total           11                       # number of overall misses
system.cpu0.dtb_walker_cache.demand_miss_latency::.cpu0.dtb.walker       359000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total       359000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::.cpu0.dtb.walker       359000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total       359000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.demand_accesses::.cpu0.dtb.walker          175                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          175                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::.cpu0.dtb.walker          175                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          175                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::.cpu0.dtb.walker     0.062857                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.062857                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::.cpu0.dtb.walker     0.062857                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.062857                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::.cpu0.dtb.walker 32636.363636                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 32636.363636                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::.cpu0.dtb.walker 32636.363636                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 32636.363636                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.demand_mshr_misses::.cpu0.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::.cpu0.dtb.walker           11                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::.cpu0.dtb.walker       337000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total       337000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::.cpu0.dtb.walker       337000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total       337000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::.cpu0.dtb.walker     0.062857                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.062857                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::.cpu0.dtb.walker     0.062857                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.062857                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.dtb.walker 30636.363636                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 30636.363636                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.dtb.walker 30636.363636                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 30636.363636                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.replacements           11                       # number of replacements
system.cpu0.dtb_walker_cache.ReadReq_hits::.cpu0.dtb.walker          164                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          164                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_misses::.cpu0.dtb.walker           11                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::.cpu0.dtb.walker       359000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total       359000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::.cpu0.dtb.walker          175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::.cpu0.dtb.walker     0.062857                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.062857                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu0.dtb.walker 32636.363636                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 32636.363636                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::.cpu0.dtb.walker           11                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.dtb.walker       337000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total       337000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.dtb.walker     0.062857                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.062857                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.dtb.walker 30636.363636                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 30636.363636                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs         4259                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs           27                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs   157.740741                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4            9                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         1411                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         1411                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data        10346                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           10346                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data        10519                       # number of overall hits
system.cpu0.dcache.overall_hits::total          10519                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data           56                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data           73                       # number of overall misses
system.cpu0.dcache.overall_misses::total           73                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data       908000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total       908000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data       908000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total       908000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data        10402                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        10402                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data        10592                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        10592                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.005384                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005384                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.006892                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006892                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 16214.285714                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 16214.285714                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 12438.356164                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12438.356164                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.demand_mshr_hits::.cpu0.data            3                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data            3                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data           53                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data           66                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.cpu0.data           53                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total           53                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data       783000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total       783000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data       920000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total       920000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.cpu0.data      7331000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      7331000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.005095                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005095                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.006231                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006231                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 14773.584906                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14773.584906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 13939.393939                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13939.393939                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.cpu0.data 138320.754717                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 138320.754717                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data         5929                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           5929                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data           41                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data       793500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total       793500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data         5970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         5970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19353.658537                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19353.658537                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data            2                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data           39                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.cpu0.data           37                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           37                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data       683500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total       683500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.cpu0.data      7331000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      7331000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17525.641026                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17525.641026                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 198135.135135                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 198135.135135                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data         4417                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          4417                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data       114500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       114500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data         4432                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4432                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.003384                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003384                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data  7633.333333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  7633.333333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data           14                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.cpu0.data           16                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total           16                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data        99500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total        99500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.003159                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003159                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data  7107.142857                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  7107.142857                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data          173                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total          173                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data           17                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total           17                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data          190                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total          190                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.089474                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.089474                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.cpu0.data           13                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total           13                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.cpu0.data       137000                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total       137000                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.cpu0.data     0.068421                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.068421                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu0.data 10538.461538                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total 10538.461538                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data           98                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           98                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data            7                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data        77000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total        77000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.066667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.066667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        11000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        11000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            7                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          105                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          105                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         3738.436243                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             668181                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             3766                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           177.424588                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  3186.436243                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          552                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001519                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000263                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001783                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3195                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          552                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000263                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001523                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            21647                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           21647                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dtb.walker             8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                   3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                   3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dtb.walker             3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.itb.walker             2                       # number of demand (read+write) hits
system.l2.demand_hits::total                       29                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  2                       # number of overall hits
system.l2.overall_hits::.cpu0.data                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.dtb.walker            8                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            1                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                  3                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu3.data                  3                       # number of overall hits
system.l2.overall_hits::.cpu3.dtb.walker            3                       # number of overall hits
system.l2.overall_hits::.cpu3.itb.walker            2                       # number of overall hits
system.l2.overall_hits::total                      29                       # number of overall hits
system.l2.demand_misses::.cpu0.inst                26                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                 9                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                39                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                     79                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst               26                       # number of overall misses
system.l2.overall_misses::.cpu0.data                9                       # number of overall misses
system.l2.overall_misses::.cpu0.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::.cpu3.data               39                       # number of overall misses
system.l2.overall_misses::.cpu3.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::total                    79                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst      1924500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data       685500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.dtb.walker       253500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      2859500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.dtb.walker       159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          5882000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst      1924500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data       685500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.dtb.walker       253500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      2859500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.dtb.walker       159000                       # number of overall miss cycles
system.l2.overall_miss_latency::total         5882000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst              28                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data              10                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst               3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst               6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data              42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  108                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst             28                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data             10                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst              6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data             42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 108                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.900000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dtb.walker     0.272727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.dtb.walker     0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.731481                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.900000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dtb.walker     0.272727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.dtb.walker     0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.731481                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 74019.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.dtb.walker        84500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 73320.512821                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.dtb.walker        79500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74455.696203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 74019.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.dtb.walker        84500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 73320.512821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.dtb.walker        79500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74455.696203                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                79                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               79                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu0.data           53                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu3.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           56                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.inst      1859500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data       663000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.dtb.walker       246000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      2762000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.dtb.walker       154000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      5684500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst      1859500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data       663000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.dtb.walker       246000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      2762000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.dtb.walker       154000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      5684500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu0.data      7183000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu3.data        44000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      7227000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.dtb.walker     0.272727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.dtb.walker     0.400000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.731481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.dtb.walker     0.272727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.dtb.walker     0.400000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.731481                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71519.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.dtb.walker        82000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 70820.512821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.dtb.walker        77000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71955.696203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71519.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.dtb.walker        82000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 70820.512821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.dtb.walker        77000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71955.696203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu0.data 135528.301887                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu3.data 14666.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 129053.571429                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu0.data           37                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu3.data            2                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           39                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu0.data      7183000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu3.data        44000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      7227000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 194135.135135                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data        22000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 185307.692308                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu0.data           16                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu3.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           17                       # number of WriteReq MSHR uncacheable
system.l2.UpgradeReq_hits::.cpu0.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   29                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu0.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               29                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu0.data              1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  18                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data        79500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      1171500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1251000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data        79500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 68911.764706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        69500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           17                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data        77000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      1129000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1206000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data        77000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 66411.764706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        67000                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.inst            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dtb.walker            8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.itb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.inst            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dtb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                29                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.inst           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.dtb.walker            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.dtb.walker            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              61                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.inst      1924500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.data       606000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.dtb.walker       253500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data      1688000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.dtb.walker       159000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      4631000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dtb.walker           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.itb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dtb.walker            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            90                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.inst     0.928571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.888889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.dtb.walker     0.272727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.880000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.dtb.walker     0.400000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.677778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.inst 74019.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data        75750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.dtb.walker        84500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 76727.272727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.dtb.walker        79500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75918.032787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.inst           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.data            8                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.dtb.walker            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data           22                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.dtb.walker            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           61                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.inst      1859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data       586000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.dtb.walker       246000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data      1633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.dtb.walker       154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4478500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.928571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.dtb.walker     0.272727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.880000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.dtb.walker     0.400000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.677778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst 71519.230769                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data        73250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dtb.walker        82000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 74227.272727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.dtb.walker        77000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73418.032787                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249762.191137                       # Cycle average of tags in use
system.l2.tags.total_refs                      302391                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    249791                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.210576                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     4317.724239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     4084.734165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker    53.923268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           45                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            8082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           40                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst          197358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data            7887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           19                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6079.548136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker    16.261328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119096                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8475                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           233                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241009                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004041                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000111                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.114957                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1335                       # Number of tag accesses
system.l2.tags.data_accesses                     1335                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst          1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dtb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu0.inst             26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  79                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1292570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data           447428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dtb.walker       149143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          1938855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.dtb.walker        99428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3927423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1292570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1292570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1292570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data          447428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dtb.walker       149143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         1938855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.dtb.walker        99428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3927423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu0.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.dtb.walker::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000194000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 568                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          79                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      2165500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 5720500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13705.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36205.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      122                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   158                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           36                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    140.444444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.501716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   121.257328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           20     55.56%     55.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            5     13.89%     69.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            6     16.67%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            1      2.78%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            1      2.78%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            1      2.78%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            2      5.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           36                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   5056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    5056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12871458000                       # Total gap between requests
system.mem_ctrls.avgGap                  162929848.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.dtb.walker          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         2496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.dtb.walker          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1292569.743614441482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 447427.988174229744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.dtb.walker 149142.662724743248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1938854.615421662107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.dtb.walker 99428.441816495499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.dtb.walker            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           78                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.dtb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst      1860000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data       682500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.dtb.walker       277500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      2735500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.dtb.walker       165000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35769.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.dtb.walker     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     35070.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.dtb.walker     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         109509.624000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         38576.563200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        271391.164800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9193253.580000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2451354.192000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     48582501.105600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       60646586.229600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         47.109340                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1222163124                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     43030000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     22178376                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      1287371500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value   1287371500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1287371500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13703                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4040147                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13703                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           294.836678                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13703                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13703                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006534                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs           85                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     5.312500                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          814                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    50.875000                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches                1                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse        16987.042687                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2764087                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            17003                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           162.564665                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data 13133.672278                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher  3853.370409                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006263                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001837                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008100                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13125                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13125                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001837                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006258                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1287371500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
