

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Sun Apr 28 16:07:18 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     4.049|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+----------+
        |                 |       |  Latency  |  Interval | Pipeline |
        |     Instance    | Module| min | max | min | max |   Type   |
        +-----------------+-------+-----+-----+-----+-----+----------+
        |grp_apply_fu_72  |apply  |    ?|    ?|    ?|    ?| dataflow |
        +-----------------+-------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       4|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        3|      2|    2318|    3965|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      69|    -|
|Register         |        -|      -|       5|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      2|    2323|    4038|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+-------+---------+-------+------+------+
    |     Instance    | Module| BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------+-------+---------+-------+------+------+
    |grp_apply_fu_72  |apply  |        3|      2|  2318|  3965|
    +-----------------+-------+---------+-------+------+------+
    |Total            |       |        3|      2|  2318|  3965|
    +-----------------+-------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_sync_grp_apply_fu_72_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_apply_fu_72_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   4|           2|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  15|          3|    1|          3|
    |cntl_V_write           |   9|          2|    1|          2|
    |m_axi_inputs_ARVALID   |   9|          2|    1|          2|
    |m_axi_inputs_RREADY    |   9|          2|    1|          2|
    |m_axi_outputs_AWVALID  |   9|          2|    1|          2|
    |m_axi_outputs_BREADY   |   9|          2|    1|          2|
    |m_axi_outputs_WVALID   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  69|         15|    7|         15|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  2|   0|    2|          0|
    |ap_sync_reg_grp_apply_fu_72_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_apply_fu_72_ap_ready  |  1|   0|    1|          0|
    |grp_apply_fu_72_ap_start_reg          |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  5|   0|    5|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |       pool      | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |       pool      | return value |
|ap_start                |  in |    1| ap_ctrl_hs |       pool      | return value |
|ap_done                 | out |    1| ap_ctrl_hs |       pool      | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |       pool      | return value |
|ap_ready                | out |    1| ap_ctrl_hs |       pool      | return value |
|m_axi_inputs_AWVALID    | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWREADY    |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWADDR     | out |   32|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWID       | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWLEN      | out |   32|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWSIZE     | out |    3|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWBURST    | out |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWLOCK     | out |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWCACHE    | out |    4|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWPROT     | out |    3|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWQOS      | out |    4|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWREGION   | out |    4|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWUSER     | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WVALID     | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WREADY     |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WDATA      | out |   16|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WSTRB      | out |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WLAST      | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WID        | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WUSER      | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARVALID    | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARREADY    |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARADDR     | out |   32|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARID       | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARLEN      | out |   32|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARSIZE     | out |    3|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARBURST    | out |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARLOCK     | out |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARCACHE    | out |    4|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARPROT     | out |    3|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARQOS      | out |    4|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARREGION   | out |    4|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARUSER     | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RVALID     |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RREADY     | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RDATA      |  in |   16|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RLAST      |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RID        |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RUSER      |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RRESP      |  in |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_BVALID     |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_BREADY     | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_BRESP      |  in |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_BID        |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_BUSER      |  in |    1|    m_axi   |      inputs     |    pointer   |
|inputs_offset           |  in |   31|   ap_none  |  inputs_offset  |    scalar    |
|inputs_offset1          |  in |   18|   ap_none  |  inputs_offset1 |    scalar    |
|m_axi_outputs_AWVALID   | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWREADY   |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWADDR    | out |   32|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWID      | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWLEN     | out |   32|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWSIZE    | out |    3|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWBURST   | out |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWLOCK    | out |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWCACHE   | out |    4|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWPROT    | out |    3|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWQOS     | out |    4|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWREGION  | out |    4|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWUSER    | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WVALID    | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WREADY    |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WDATA     | out |   16|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WSTRB     | out |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WLAST     | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WID       | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WUSER     | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARVALID   | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARREADY   |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARADDR    | out |   32|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARID      | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARLEN     | out |   32|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARSIZE    | out |    3|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARBURST   | out |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARLOCK    | out |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARCACHE   | out |    4|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARPROT    | out |    3|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARQOS     | out |    4|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARREGION  | out |    4|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARUSER    | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RVALID    |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RREADY    | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RDATA     |  in |   16|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RLAST     |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RID       |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RUSER     |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RRESP     |  in |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_BVALID    |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_BREADY    | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_BRESP     |  in |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_BID       |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_BUSER     |  in |    1|    m_axi   |     outputs     |    pointer   |
|outputs_offset          |  in |   31|   ap_none  |  outputs_offset |    scalar    |
|outputs_offset2         |  in |   10|   ap_none  | outputs_offset2 |    scalar    |
|cntl_V_din              | out |    1|   ap_fifo  |      cntl_V     |    pointer   |
|cntl_V_full_n           |  in |    1|   ap_fifo  |      cntl_V     |    pointer   |
|cntl_V_write            | out |    1|   ap_fifo  |      cntl_V     |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%outputs_offset2_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %outputs_offset2)"   --->   Operation 3 'read' 'outputs_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %outputs_offset)"   --->   Operation 4 'read' 'outputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %inputs_offset1)"   --->   Operation 5 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 6 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.83ns)   --->   "call fastcc void @apply(half* %inputs, i31 %inputs_offset_read, i18 %inputs_offset1_read, half* %outputs, i31 %outputs_offset_read, i10 %outputs_offset2_read, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:1599]   --->   Operation 7 'call' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str16, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [7 x i8]* @p_str31, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "call fastcc void @apply(half* %inputs, i31 %inputs_offset_read, i18 %inputs_offset1_read, half* %outputs, i31 %outputs_offset_read, i10 %outputs_offset2_read, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:1599]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:1600]   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_cnt]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs_offset2_read (read         ) [ 001]
outputs_offset_read  (read         ) [ 001]
inputs_offset1_read  (read         ) [ 001]
inputs_offset_read   (read         ) [ 001]
StgValue_8           (specinterface) [ 000]
StgValue_9           (specinterface) [ 000]
StgValue_10          (specinterface) [ 000]
StgValue_11          (call         ) [ 000]
StgValue_12          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outputs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outputs_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outputs_offset2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cntl_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntl_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="block_cnt">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_cnt"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="outputs_offset2_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="10" slack="0"/>
<pin id="50" dir="0" index="1" bw="10" slack="0"/>
<pin id="51" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset2_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="outputs_offset_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="31" slack="0"/>
<pin id="56" dir="0" index="1" bw="31" slack="0"/>
<pin id="57" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="inputs_offset1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="18" slack="0"/>
<pin id="62" dir="0" index="1" bw="18" slack="0"/>
<pin id="63" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="inputs_offset_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="31" slack="0"/>
<pin id="68" dir="0" index="1" bw="31" slack="0"/>
<pin id="69" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_apply_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="31" slack="0"/>
<pin id="76" dir="0" index="3" bw="18" slack="0"/>
<pin id="77" dir="0" index="4" bw="16" slack="0"/>
<pin id="78" dir="0" index="5" bw="31" slack="0"/>
<pin id="79" dir="0" index="6" bw="10" slack="0"/>
<pin id="80" dir="0" index="7" bw="1" slack="0"/>
<pin id="81" dir="0" index="8" bw="32" slack="0"/>
<pin id="82" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="92" class="1005" name="outputs_offset2_read_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="1"/>
<pin id="94" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outputs_offset2_read "/>
</bind>
</comp>

<comp id="97" class="1005" name="outputs_offset_read_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="31" slack="1"/>
<pin id="99" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="outputs_offset_read "/>
</bind>
</comp>

<comp id="102" class="1005" name="inputs_offset1_read_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="18" slack="1"/>
<pin id="104" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inputs_offset1_read "/>
</bind>
</comp>

<comp id="107" class="1005" name="inputs_offset_read_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="31" slack="1"/>
<pin id="109" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="inputs_offset_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="85"><net_src comp="66" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="86"><net_src comp="60" pin="2"/><net_sink comp="72" pin=3"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="88"><net_src comp="54" pin="2"/><net_sink comp="72" pin=5"/></net>

<net id="89"><net_src comp="48" pin="2"/><net_sink comp="72" pin=6"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="72" pin=8"/></net>

<net id="95"><net_src comp="48" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="72" pin=6"/></net>

<net id="100"><net_src comp="54" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="72" pin=5"/></net>

<net id="105"><net_src comp="60" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="72" pin=3"/></net>

<net id="110"><net_src comp="66" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="72" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputs | {}
	Port: outputs | {1 2 }
	Port: cntl_V | {1 2 }
	Port: block_cnt | {1 2 }
 - Input state : 
	Port: pool : inputs | {1 2 }
	Port: pool : inputs_offset | {1 }
	Port: pool : inputs_offset1 | {1 }
	Port: pool : outputs | {}
	Port: pool : outputs_offset | {1 }
	Port: pool : outputs_offset2 | {1 }
	Port: pool : block_cnt | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |         grp_apply_fu_72         |    1    |    2    | 13.2138 |   2645  |   2802  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          | outputs_offset2_read_read_fu_48 |    0    |    0    |    0    |    0    |    0    |
|   read   |  outputs_offset_read_read_fu_54 |    0    |    0    |    0    |    0    |    0    |
|          |  inputs_offset1_read_read_fu_60 |    0    |    0    |    0    |    0    |    0    |
|          |  inputs_offset_read_read_fu_66  |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    1    |    2    | 13.2138 |   2645  |   2802  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|inputs_offset1_read_reg_102|   18   |
| inputs_offset_read_reg_107|   31   |
|outputs_offset2_read_reg_92|   10   |
| outputs_offset_read_reg_97|   31   |
+---------------------------+--------+
|           Total           |   90   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_apply_fu_72 |  p2  |   2  |  31  |   62   ||    9    |
| grp_apply_fu_72 |  p3  |   2  |  18  |   36   ||    9    |
| grp_apply_fu_72 |  p5  |   2  |  31  |   62   ||    9    |
| grp_apply_fu_72 |  p6  |   2  |  10  |   20   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   180  ||  2.624  ||    36   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    2   |   13   |  2645  |  2802  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |    -   |   90   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   15   |  2735  |  2838  |
+-----------+--------+--------+--------+--------+--------+
