// Seed: 4045016892
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  timeunit 1ps;
endmodule
module module_1;
  wire id_2;
  assign id_1[1] = 1'b0 || 1;
  module_0(
      id_2, id_2, id_2, id_2
  );
endmodule
module module_2 (
    input tri id_0,
    output wor id_1,
    input uwire id_2,
    output tri0 id_3,
    input wor id_4,
    output wire id_5,
    output wire id_6,
    output supply1 id_7,
    input tri id_8,
    output supply0 id_9,
    output wire id_10
);
  wire id_12;
  xnor (id_5, id_8, id_12, id_0, id_2, id_4);
  module_0(
      id_12, id_12, id_12, id_12
  );
endmodule
