

================================================================
== Vivado HLS Report for 'kmeans'
================================================================
* Date:           Sat Jul 16 10:54:03 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        comp4601_proj
* Solution:       4-change-float-to-fixed-width
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.457 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      412|      452| 4.120 us | 4.520 us |  412|  452|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |        2|        2|          1|          -|          -|     2|    no    |
        |- Loop 2     |      200|      200|          4|          -|          -|    50|    no    |
        |- Loop 3     |      206|      246| 103 ~ 123 |          -|          -|     2|    no    |
        | + Loop 3.1  |      100|      100|          2|          -|          -|    50|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 
9 --> 10 11 31 
10 --> 9 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @kmeans_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_cluster_id = alloca [50 x i1], align 1" [kmeans.cpp:12]   --->   Operation 33 'alloca' 'data_cluster_id' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [kmeans.cpp:19]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i2 [ 0, %0 ], [ %i, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 35 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.95ns)   --->   "%icmp_ln19 = icmp eq i2 %p_Val2_s, -2" [kmeans.cpp:19]   --->   Operation 36 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.56ns)   --->   "%i = add i2 %p_Val2_s, 1" [kmeans.cpp:19]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.preheader931.0.preheader, label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [kmeans.cpp:19]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %p_Val2_s to i64" [kmeans.cpp:20]   --->   Operation 40 'zext' 'zext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i2 %p_Val2_s to i1" [kmeans.cpp:20]   --->   Operation 41 'trunc' 'trunc_ln731' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %trunc_ln731, i10 0)" [kmeans.cpp:20]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln731 = zext i11 %shl_ln to i17" [kmeans.cpp:20]   --->   Operation 43 'zext' 'zext_ln731' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%centroids_x_V_addr = getelementptr [2 x i17]* @centroids_x_V, i64 0, i64 %zext_ln20" [kmeans.cpp:20]   --->   Operation 44 'getelementptr' 'centroids_x_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "store i17 %zext_ln731, i17* %centroids_x_V_addr, align 4" [kmeans.cpp:20]   --->   Operation 45 'store' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%centroids_y_V_addr = getelementptr [2 x i17]* @centroids_y_V, i64 0, i64 %zext_ln20" [kmeans.cpp:21]   --->   Operation 46 'getelementptr' 'centroids_y_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.32ns)   --->   "store i17 %zext_ln731, i17* %centroids_y_V_addr, align 4" [kmeans.cpp:21]   --->   Operation 47 'store' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [kmeans.cpp:19]   --->   Operation 48 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%centroids_x_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 0), align 4" [kmeans.cpp:31]   --->   Operation 49 'load' 'centroids_x_V_load' <Predicate = (icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%centroids_y_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 0), align 4" [kmeans.cpp:31]   --->   Operation 50 'load' 'centroids_y_V_load' <Predicate = (icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%centroids_x_V_load_1 = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 1), align 4" [kmeans.cpp:34]   --->   Operation 51 'load' 'centroids_x_V_load_1' <Predicate = (icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%centroids_y_V_load_1 = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 1), align 4" [kmeans.cpp:34]   --->   Operation 52 'load' 'centroids_y_V_load_1' <Predicate = (icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 53 [1/2] (2.32ns)   --->   "%centroids_x_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 0), align 4" [kmeans.cpp:31]   --->   Operation 53 'load' 'centroids_x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%centroids_y_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 0), align 4" [kmeans.cpp:31]   --->   Operation 54 'load' 'centroids_y_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%centroids_x_V_load_1 = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 1), align 4" [kmeans.cpp:34]   --->   Operation 55 'load' 'centroids_x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_3 : Operation 56 [1/2] (2.32ns)   --->   "%centroids_y_V_load_1 = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 1), align 4" [kmeans.cpp:34]   --->   Operation 56 'load' 'centroids_y_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_3 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader931.0" [kmeans.cpp:30]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%i_1_0 = phi i6 [ %add_ln30, %_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0 ], [ 0, %.preheader931.0.preheader ]" [kmeans.cpp:30]   --->   Operation 58 'phi' 'i_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.42ns)   --->   "%icmp_ln30 = icmp eq i6 %i_1_0, -14" [kmeans.cpp:30]   --->   Operation 59 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 60 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.82ns)   --->   "%add_ln30 = add i6 %i_1_0, 1" [kmeans.cpp:30]   --->   Operation 61 'add' 'add_ln30' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.preheader.0.preheader, label %_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0" [kmeans.cpp:30]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %i_1_0 to i64" [kmeans.cpp:31]   --->   Operation 63 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%x_data_V_addr = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31" [kmeans.cpp:31]   --->   Operation 64 'getelementptr' 'x_data_V_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%x_data_V_load = load i13* %x_data_V_addr, align 2" [kmeans.cpp:31]   --->   Operation 65 'load' 'x_data_V_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%y_data_V_addr = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31" [kmeans.cpp:31]   --->   Operation 66 'getelementptr' 'y_data_V_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%y_data_V_load = load i13* %y_data_V_addr, align 2" [kmeans.cpp:31]   --->   Operation 67 'load' 'y_data_V_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_4 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader.0" [kmeans.cpp:44]   --->   Operation 68 'br' <Predicate = (icmp_ln30)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 69 [1/2] (3.25ns)   --->   "%x_data_V_load = load i13* %x_data_V_addr, align 2" [kmeans.cpp:31]   --->   Operation 69 'load' 'x_data_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_5 : Operation 70 [1/2] (3.25ns)   --->   "%y_data_V_load = load i13* %y_data_V_addr, align 2" [kmeans.cpp:31]   --->   Operation 70 'load' 'y_data_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>

State 6 <SV = 5> <Delay = 6.32>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i13 %x_data_V_load to i17" [kmeans.cpp:31]   --->   Operation 71 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.10ns)   --->   "%sub_ln703 = sub i17 %sext_ln1265, %centroids_x_V_load" [kmeans.cpp:31]   --->   Operation 72 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln703, i32 16)" [kmeans.cpp:4->kmeans.cpp:31]   --->   Operation 73 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.10ns)   --->   "%sub_ln703_4 = sub i17 0, %sub_ln703" [kmeans.cpp:5->kmeans.cpp:31]   --->   Operation 74 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%select_ln4 = select i1 %tmp, i17 %sub_ln703_4, i17 %sub_ln703" [kmeans.cpp:4->kmeans.cpp:31]   --->   Operation 75 'select' 'select_ln4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i13 %y_data_V_load to i17" [kmeans.cpp:31]   --->   Operation 76 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.10ns)   --->   "%sub_ln703_1 = sub i17 %sext_ln1265_1, %centroids_y_V_load" [kmeans.cpp:31]   --->   Operation 77 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln703_1, i32 16)" [kmeans.cpp:4->kmeans.cpp:31]   --->   Operation 78 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.10ns)   --->   "%sub_ln703_5 = sub i17 0, %sub_ln703_1" [kmeans.cpp:5->kmeans.cpp:31]   --->   Operation 79 'sub' 'sub_ln703_5' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%select_ln4_1 = select i1 %tmp_1, i17 %sub_ln703_5, i17 %sub_ln703_1" [kmeans.cpp:4->kmeans.cpp:31]   --->   Operation 80 'select' 'select_ln4_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (2.10ns) (out node of the LUT)   --->   "%add_ln703 = add i17 %select_ln4, %select_ln4_1" [kmeans.cpp:31]   --->   Operation 81 'add' 'add_ln703' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.10ns)   --->   "%sub_ln703_2 = sub i17 %sext_ln1265, %centroids_x_V_load_1" [kmeans.cpp:34]   --->   Operation 82 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_1)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln703_2, i32 16)" [kmeans.cpp:4->kmeans.cpp:34]   --->   Operation 83 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.10ns)   --->   "%sub_ln703_6 = sub i17 0, %sub_ln703_2" [kmeans.cpp:5->kmeans.cpp:34]   --->   Operation 84 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_1)   --->   "%select_ln4_2 = select i1 %tmp_2, i17 %sub_ln703_6, i17 %sub_ln703_2" [kmeans.cpp:4->kmeans.cpp:34]   --->   Operation 85 'select' 'select_ln4_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.10ns)   --->   "%sub_ln703_3 = sub i17 %sext_ln1265_1, %centroids_y_V_load_1" [kmeans.cpp:34]   --->   Operation 86 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_1)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln703_3, i32 16)" [kmeans.cpp:4->kmeans.cpp:34]   --->   Operation 87 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.10ns)   --->   "%sub_ln703_7 = sub i17 0, %sub_ln703_3" [kmeans.cpp:5->kmeans.cpp:34]   --->   Operation 88 'sub' 'sub_ln703_7' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_1)   --->   "%select_ln4_3 = select i1 %tmp_3, i17 %sub_ln703_7, i17 %sub_ln703_3" [kmeans.cpp:4->kmeans.cpp:34]   --->   Operation 89 'select' 'select_ln4_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (2.10ns) (out node of the LUT)   --->   "%add_ln703_1 = add i17 %select_ln4_2, %select_ln4_3" [kmeans.cpp:34]   --->   Operation 90 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.75>
ST_7 : Operation 91 [1/1] (2.43ns)   --->   "%icmp_ln1495 = icmp slt i17 %add_ln703_1, %add_ln703" [kmeans.cpp:35]   --->   Operation 91 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%data_cluster_id_addr = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31" [kmeans.cpp:40]   --->   Operation 92 'getelementptr' 'data_cluster_id_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (2.32ns)   --->   "store i1 %icmp_ln1495, i1* %data_cluster_id_addr, align 1" [kmeans.cpp:40]   --->   Operation 93 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader931.0" [kmeans.cpp:30]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.76>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%i_2_0 = phi i2 [ %add_ln44, %._crit_edge933.0 ], [ 0, %.preheader.0.preheader ]" [kmeans.cpp:44]   --->   Operation 95 'phi' 'i_2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.95ns)   --->   "%icmp_ln44 = icmp eq i2 %i_2_0, -2" [kmeans.cpp:44]   --->   Operation 96 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 97 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (1.56ns)   --->   "%add_ln44 = add i2 %i_2_0, 1" [kmeans.cpp:44]   --->   Operation 98 'add' 'add_ln44' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %.preheader932.1, label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0.preheader" [kmeans.cpp:44]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0" [kmeans.cpp:49]   --->   Operation 100 'br' <Predicate = (!icmp_ln44)> <Delay = 1.76>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "ret void" [kmeans.cpp:63]   --->   Operation 101 'ret' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 4.13>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%p_Val2_13_0 = phi i17 [ %select_ln50, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0.preheader ]" [kmeans.cpp:50]   --->   Operation 102 'phi' 'p_Val2_13_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%p_Val2_15_0 = phi i17 [ %select_ln50_1, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0.preheader ]" [kmeans.cpp:50]   --->   Operation 103 'phi' 'p_Val2_15_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%j_1_0 = phi i6 [ %add_ln49, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0.preheader ]" [kmeans.cpp:49]   --->   Operation 104 'phi' 'j_1_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%i_op_assign_0 = phi i32 [ %select_ln50_2, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0.preheader ]" [kmeans.cpp:50]   --->   Operation 105 'phi' 'i_op_assign_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.42ns)   --->   "%icmp_ln49 = icmp eq i6 %j_1_0, -14" [kmeans.cpp:49]   --->   Operation 106 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 107 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.82ns)   --->   "%add_ln49 = add i6 %j_1_0, 1" [kmeans.cpp:49]   --->   Operation 108 'add' 'add_ln49' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %2, label %_ifconv" [kmeans.cpp:49]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i6 %j_1_0 to i64" [kmeans.cpp:50]   --->   Operation 110 'zext' 'zext_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%data_cluster_id_addr_1 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln50" [kmeans.cpp:50]   --->   Operation 111 'getelementptr' 'data_cluster_id_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 112 [2/2] (2.32ns)   --->   "%data_cluster_id_load = load i1* %data_cluster_id_addr_1, align 1" [kmeans.cpp:50]   --->   Operation 112 'load' 'data_cluster_id_load' <Predicate = (!icmp_ln49)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%x_data_V_addr_1 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln50" [kmeans.cpp:51]   --->   Operation 113 'getelementptr' 'x_data_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 114 [2/2] (3.25ns)   --->   "%x_data_V_load_1 = load i13* %x_data_V_addr_1, align 2" [kmeans.cpp:51]   --->   Operation 114 'load' 'x_data_V_load_1' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%y_data_V_addr_1 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln50" [kmeans.cpp:52]   --->   Operation 115 'getelementptr' 'y_data_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 116 [2/2] (3.25ns)   --->   "%y_data_V_load_1 = load i13* %y_data_V_addr_1, align 2" [kmeans.cpp:52]   --->   Operation 116 'load' 'y_data_V_load_1' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_9 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln57 = icmp eq i32 %i_op_assign_0, 0" [kmeans.cpp:57]   --->   Operation 117 'icmp' 'icmp_ln57' <Predicate = (icmp_ln49)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %._crit_edge933.0, label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0" [kmeans.cpp:57]   --->   Operation 118 'br' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i17 %p_Val2_13_0 to i32" [kmeans.cpp:58]   --->   Operation 119 'sext' 'sext_ln1148' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 120 [22/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 120 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i17 %p_Val2_15_0 to i32" [kmeans.cpp:59]   --->   Operation 121 'sext' 'sext_ln1148_1' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 122 [22/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 122 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 6.14>
ST_10 : Operation 123 [1/2] (2.32ns)   --->   "%data_cluster_id_load = load i1* %data_cluster_id_addr_1, align 1" [kmeans.cpp:50]   --->   Operation 123 'load' 'data_cluster_id_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i1 %data_cluster_id_load to i2" [kmeans.cpp:50]   --->   Operation 124 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.95ns)   --->   "%icmp_ln50 = icmp eq i2 %zext_ln50_1, %i_2_0" [kmeans.cpp:50]   --->   Operation 125 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/2] (3.25ns)   --->   "%x_data_V_load_1 = load i13* %x_data_V_addr_1, align 2" [kmeans.cpp:51]   --->   Operation 126 'load' 'x_data_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1265_2 = sext i13 %x_data_V_load_1 to i17" [kmeans.cpp:51]   --->   Operation 127 'sext' 'sext_ln1265_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (2.10ns)   --->   "%add_ln703_2 = add i17 %sext_ln1265_2, %p_Val2_13_0" [kmeans.cpp:51]   --->   Operation 128 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/2] (3.25ns)   --->   "%y_data_V_load_1 = load i13* %y_data_V_addr_1, align 2" [kmeans.cpp:52]   --->   Operation 129 'load' 'y_data_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1265_3 = sext i13 %y_data_V_load_1 to i17" [kmeans.cpp:52]   --->   Operation 130 'sext' 'sext_ln1265_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (2.10ns)   --->   "%add_ln703_3 = add i17 %sext_ln1265_3, %p_Val2_15_0" [kmeans.cpp:52]   --->   Operation 131 'add' 'add_ln703_3' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (2.55ns)   --->   "%add_ln53 = add nsw i32 %i_op_assign_0, 1" [kmeans.cpp:53]   --->   Operation 132 'add' 'add_ln53' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.78ns)   --->   "%select_ln50 = select i1 %icmp_ln50, i17 %add_ln703_2, i17 %p_Val2_13_0" [kmeans.cpp:50]   --->   Operation 133 'select' 'select_ln50' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.78ns)   --->   "%select_ln50_1 = select i1 %icmp_ln50, i17 %add_ln703_3, i17 %p_Val2_15_0" [kmeans.cpp:50]   --->   Operation 134 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.69ns)   --->   "%select_ln50_2 = select i1 %icmp_ln50, i32 %add_ln53, i32 %i_op_assign_0" [kmeans.cpp:50]   --->   Operation 135 'select' 'select_ln50_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0" [kmeans.cpp:49]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 4.13>
ST_11 : Operation 137 [21/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 137 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [21/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 138 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 4.13>
ST_12 : Operation 139 [20/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 139 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [20/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 140 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 4.13>
ST_13 : Operation 141 [19/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 141 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [19/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 142 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 4.13>
ST_14 : Operation 143 [18/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 143 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [18/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 144 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 4.13>
ST_15 : Operation 145 [17/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 145 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [17/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 146 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 4.13>
ST_16 : Operation 147 [16/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 147 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [16/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 148 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 4.13>
ST_17 : Operation 149 [15/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 149 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [15/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 150 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 4.13>
ST_18 : Operation 151 [14/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 151 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [14/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 152 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 4.13>
ST_19 : Operation 153 [13/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 153 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [13/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 154 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 4.13>
ST_20 : Operation 155 [12/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 155 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [12/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 156 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 4.13>
ST_21 : Operation 157 [11/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 157 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 158 [11/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 158 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 4.13>
ST_22 : Operation 159 [10/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 159 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [10/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 160 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 4.13>
ST_23 : Operation 161 [9/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 161 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [9/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 162 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 4.13>
ST_24 : Operation 163 [8/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 163 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 164 [8/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 164 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 4.13>
ST_25 : Operation 165 [7/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 165 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 166 [7/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 166 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 4.13>
ST_26 : Operation 167 [6/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 167 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [6/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 168 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 4.13>
ST_27 : Operation 169 [5/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 169 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 170 [5/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 170 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 4.13>
ST_28 : Operation 171 [4/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 171 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 172 [4/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 172 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 4.13>
ST_29 : Operation 173 [3/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 173 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 174 [3/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 174 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 4.13>
ST_30 : Operation 175 [2/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 175 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 176 [2/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 176 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 6.45>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i2 %i_2_0 to i64" [kmeans.cpp:58]   --->   Operation 177 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 178 [1/22] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0" [kmeans.cpp:58]   --->   Operation 178 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln57)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i32 %sdiv_ln1148 to i17" [kmeans.cpp:58]   --->   Operation 179 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 180 [1/1] (0.00ns)   --->   "%centroids_x_V_addr_1 = getelementptr [2 x i17]* @centroids_x_V, i64 0, i64 %zext_ln58" [kmeans.cpp:58]   --->   Operation 180 'getelementptr' 'centroids_x_V_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 181 [1/1] (2.32ns)   --->   "store i17 %trunc_ln703, i17* %centroids_x_V_addr_1, align 4" [kmeans.cpp:58]   --->   Operation 181 'store' <Predicate = (!icmp_ln57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_31 : Operation 182 [1/22] (4.13ns)   --->   "%sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0" [kmeans.cpp:59]   --->   Operation 182 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln57)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i32 %sdiv_ln1148_1 to i17" [kmeans.cpp:59]   --->   Operation 183 'trunc' 'trunc_ln703_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 184 [1/1] (0.00ns)   --->   "%centroids_y_V_addr_1 = getelementptr [2 x i17]* @centroids_y_V, i64 0, i64 %zext_ln58" [kmeans.cpp:59]   --->   Operation 184 'getelementptr' 'centroids_y_V_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 185 [1/1] (2.32ns)   --->   "store i17 %trunc_ln703_1, i17* %centroids_y_V_addr_1, align 4" [kmeans.cpp:59]   --->   Operation 185 'store' <Predicate = (!icmp_ln57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "br label %._crit_edge933.0" [kmeans.cpp:60]   --->   Operation 186 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "br label %.preheader.0" [kmeans.cpp:44]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', kmeans.cpp:19) [11]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', kmeans.cpp:19) [11]  (0 ns)
	'getelementptr' operation ('centroids_x_V_addr', kmeans.cpp:20) [21]  (0 ns)
	'store' operation ('store_ln20', kmeans.cpp:20) of variable 'zext_ln731', kmeans.cpp:20 on array 'centroids_x_V' [22]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('centroids_x_V_load', kmeans.cpp:31) on array 'centroids_x_V' [27]  (2.32 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i_1_0', kmeans.cpp:30) with incoming values : ('add_ln30', kmeans.cpp:30) [33]  (0 ns)
	'getelementptr' operation ('x_data_V_addr', kmeans.cpp:31) [40]  (0 ns)
	'load' operation ('x_data_V_load', kmeans.cpp:31) on array 'x_data_V' [41]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_data_V_load', kmeans.cpp:31) on array 'x_data_V' [41]  (3.25 ns)

 <State 6>: 6.32ns
The critical path consists of the following:
	'sub' operation ('sub_ln703', kmeans.cpp:31) [43]  (2.11 ns)
	'sub' operation ('sub_ln703_4', kmeans.cpp:5->kmeans.cpp:31) [45]  (2.11 ns)
	'select' operation ('select_ln4', kmeans.cpp:4->kmeans.cpp:31) [46]  (0 ns)
	'add' operation ('add_ln703', kmeans.cpp:31) [54]  (2.11 ns)

 <State 7>: 4.75ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1495', kmeans.cpp:35) [64]  (2.43 ns)
	'store' operation ('store_ln40', kmeans.cpp:40) of variable 'icmp_ln1495', kmeans.cpp:35 on array 'data_cluster_id', kmeans.cpp:12 [66]  (2.32 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_Val2_13_0', kmeans.cpp:50) with incoming values : ('select_ln50', kmeans.cpp:50) [79]  (1.77 ns)

 <State 9>: 4.13ns
The critical path consists of the following:
	'phi' operation ('p_Val2_13_0', kmeans.cpp:50) with incoming values : ('select_ln50', kmeans.cpp:50) [79]  (0 ns)
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 10>: 6.14ns
The critical path consists of the following:
	'load' operation ('x_data_V_load_1', kmeans.cpp:51) on array 'x_data_V' [94]  (3.25 ns)
	'add' operation ('add_ln703_2', kmeans.cpp:51) [96]  (2.11 ns)
	'select' operation ('select_ln50', kmeans.cpp:50) [102]  (0.781 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 15>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)

 <State 31>: 6.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [112]  (4.13 ns)
	'store' operation ('store_ln58', kmeans.cpp:58) of variable 'trunc_ln703', kmeans.cpp:58 on array 'centroids_x_V' [115]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
