$date
	Wed Jan  4 13:03:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 25 ! out [24:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 25 ' out [24:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1000001111011110111101111 '
1&
1%
1$
1#
0"
b1000001111011110111101111 !
$end
#1
b1101111011001001101111011 !
b1101111011001001101111011 '
0$
1"
b1 (
#2
b1001001101011011001001101 !
b1001001101011011001001101 '
0%
1$
0"
b10 (
#3
b1010001011101000101101011 !
b1010001011101000101101011 '
1%
0$
b11 (
#4
b1011101000101111011110111 !
b1011101000101111011110111 '
0&
0%
b100 (
#5
b1011101000101111011110111 !
b1011101000101111011110111 '
1&
1%
1$
0#
1"
b101 (
#6
b1000001111011110111101111 !
b1000001111011110111101111 '
0&
0%
0$
b110 (
#7
b1011101000101111011110111 !
b1011101000101111011110111 '
1&
1%
1$
b111 (
#8
b1000 (
