# Full_Adder-Behavior_Modelling_
This project demonstrates the implementation of a 1-bit Full Adder using Behavioral Modeling in Verilog, deployed on the Basys3 FPGA development board (Artix-7). The Full Adder takes three 1-bit inputs (A, B, and Cin) and produces two outputs (Sum and Cout).
