// Seed: 1487725880
module module_0;
  always @(posedge 1) force id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0();
  wire id_5;
  assign id_2[1] = id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
  tri0 id_12;
  always
  fork
    assert (id_12);
    id_13(1, (id_6));
    #1;
  join : id_14
  module_0();
  assign id_10 = id_12;
  initial begin
    case (1)
      1: ;
      default: begin
        disable id_15;
      end
    endcase
    id_7 = id_4;
    assign id_10.id_6 = id_1;
  end
endmodule
