

================================================================
== Vivado HLS Report for 'PE21'
================================================================
* Date:           Sun Feb 28 11:05:42 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 13.323 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       12|    30072| 0.160 us | 0.401 ms |   12|  30072|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- Loop 1      |       10|    30070| 10 ~ 3007 |          -|          -|  1 ~ 10  |    no    |
        | + L_L_Inner  |        7|     3004|          8|          3|          1| 1 ~ 1000 |    yes   |
        +--------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      6|       0|     359|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     355|     349|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     311|    -|
|Register         |        0|      -|     651|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     11|    1006|    1051|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Systolic_Array_CodEe_U66  |Systolic_Array_CodEe  |        0|      2|  227|  214|    0|
    |Systolic_Array_CoeOg_U67  |Systolic_Array_CoeOg  |        0|      3|  128|  135|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  355|  349|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |bound4_fu_369_p2                  |     *    |      3|  0|   46|          64|          32|
    |bound_fu_356_p2                   |     *    |      3|  0|   20|          32|          32|
    |add_ln119_fu_384_p2               |     +    |      0|  0|   38|          31|           1|
    |add_ln122_fu_395_p2               |     +    |      0|  0|  103|          96|           1|
    |and_ln130_fu_347_p2               |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|    2|           1|           1|
    |icmp_ln119_fu_379_p2              |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln122_fu_390_p2              |   icmp   |      0|  0|   50|          96|          96|
    |icmp_ln130_16_fu_341_p2           |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln130_fu_335_p2              |   icmp   |      0|  0|   20|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|    2|           1|           1|
    |ap_block_state5_pp0_stage1_iter0  |    or    |      0|  0|    2|           1|           1|
    |O_temp_16_fu_401_p3               |  select  |      0|  0|   32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      6|  0|  359|         421|         296|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |In_next_V50_blk_n                          |   9|          2|    1|          2|
    |In_pre_V_blk_n                             |   9|          2|    1|          2|
    |O_V_blk_n                                  |   9|          2|    1|          2|
    |W_next_V8_blk_n                            |   9|          2|    1|          2|
    |W_pre_V_blk_n                              |   9|          2|    1|          2|
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten13_phi_fu_294_p4  |   9|          2|   96|        192|
    |ap_phi_mux_tmp_phi_fu_306_p4               |   9|          2|   32|         64|
    |cho_blk_n                                  |   9|          2|    1|          2|
    |cho_out1_blk_n                             |   9|          2|    1|          2|
    |cho_out_blk_n                              |   9|          2|    1|          2|
    |col_0_i_i_reg_279                          |   9|          2|   31|         62|
    |indvar_flatten13_reg_290                   |   9|          2|   96|        192|
    |p_c_out2_blk_n                             |   9|          2|    1|          2|
    |p_c_out_blk_n                              |   9|          2|    1|          2|
    |p_c_s_blk_n                                |   9|          2|    1|          2|
    |p_chin_out3_blk_n                          |   9|          2|    1|          2|
    |p_chin_out_blk_n                           |   9|          2|    1|          2|
    |p_chin_s_blk_n                             |   9|          2|    1|          2|
    |p_chout_out4_blk_n                         |   9|          2|    1|          2|
    |p_chout_out_blk_n                          |   9|          2|    1|          2|
    |p_k_out5_blk_n                             |   9|          2|    1|          2|
    |p_k_out_blk_n                              |   9|          2|    1|          2|
    |p_k_s_blk_n                                |   9|          2|    1|          2|
    |p_r_out6_blk_n                             |   9|          2|    1|          2|
    |p_r_out_blk_n                              |   9|          2|    1|          2|
    |row_blk_n                                  |   9|          2|    1|          2|
    |row_out_blk_n                              |   9|          2|    1|          2|
    |tmp_reg_301                                |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 311|         68|  313|        632|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln119_reg_437         |  31|   0|   31|          0|
    |add_ln122_reg_446         |  96|   0|   96|          0|
    |and_ln130_reg_423         |   1|   0|    1|          0|
    |ap_CS_fsm                 |   7|   0|    7|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |bound4_reg_428            |  96|   0|   96|          0|
    |col_0_i_i_reg_279         |  31|   0|   31|          0|
    |icmp_ln122_reg_442        |   1|   0|    1|          0|
    |indvar_flatten13_reg_290  |  96|   0|   96|          0|
    |p_c_read_reg_408          |  32|   0|   32|          0|
    |p_chin_read_reg_413       |  32|   0|   32|          0|
    |p_k_read_reg_418          |  32|   0|   32|          0|
    |tmp_4_i_i_reg_461         |  32|   0|   32|          0|
    |tmp_71_reg_456            |  32|   0|   32|          0|
    |tmp_72_reg_451            |  32|   0|   32|          0|
    |tmp_reg_301               |  32|   0|   32|          0|
    |icmp_ln122_reg_442        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 651|  32|  588|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     PE21     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     PE21     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     PE21     | return value |
|ap_done              | out |    1| ap_ctrl_hs |     PE21     | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |     PE21     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     PE21     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     PE21     | return value |
|W_pre_V_dout         |  in |   32|   ap_fifo  |    W_pre_V   |    pointer   |
|W_pre_V_empty_n      |  in |    1|   ap_fifo  |    W_pre_V   |    pointer   |
|W_pre_V_read         | out |    1|   ap_fifo  |    W_pre_V   |    pointer   |
|In_pre_V_dout        |  in |   32|   ap_fifo  |   In_pre_V   |    pointer   |
|In_pre_V_empty_n     |  in |    1|   ap_fifo  |   In_pre_V   |    pointer   |
|In_pre_V_read        | out |    1|   ap_fifo  |   In_pre_V   |    pointer   |
|W_next_V8_din        | out |   32|   ap_fifo  |   W_next_V8  |    pointer   |
|W_next_V8_full_n     |  in |    1|   ap_fifo  |   W_next_V8  |    pointer   |
|W_next_V8_write      | out |    1|   ap_fifo  |   W_next_V8  |    pointer   |
|In_next_V50_din      | out |   32|   ap_fifo  |  In_next_V50 |    pointer   |
|In_next_V50_full_n   |  in |    1|   ap_fifo  |  In_next_V50 |    pointer   |
|In_next_V50_write    | out |    1|   ap_fifo  |  In_next_V50 |    pointer   |
|row_dout             |  in |   32|   ap_fifo  |      row     |    pointer   |
|row_empty_n          |  in |    1|   ap_fifo  |      row     |    pointer   |
|row_read             | out |    1|   ap_fifo  |      row     |    pointer   |
|cho_dout             |  in |   32|   ap_fifo  |      cho     |    pointer   |
|cho_empty_n          |  in |    1|   ap_fifo  |      cho     |    pointer   |
|cho_read             | out |    1|   ap_fifo  |      cho     |    pointer   |
|O_V_din              | out |   32|   ap_fifo  |      O_V     |    pointer   |
|O_V_full_n           |  in |    1|   ap_fifo  |      O_V     |    pointer   |
|O_V_write            | out |    1|   ap_fifo  |      O_V     |    pointer   |
|p_c_s_dout           |  in |   32|   ap_fifo  |     p_c_s    |    pointer   |
|p_c_s_empty_n        |  in |    1|   ap_fifo  |     p_c_s    |    pointer   |
|p_c_s_read           | out |    1|   ap_fifo  |     p_c_s    |    pointer   |
|p_chin_s_dout        |  in |   32|   ap_fifo  |   p_chin_s   |    pointer   |
|p_chin_s_empty_n     |  in |    1|   ap_fifo  |   p_chin_s   |    pointer   |
|p_chin_s_read        | out |    1|   ap_fifo  |   p_chin_s   |    pointer   |
|p_k_s_dout           |  in |   32|   ap_fifo  |     p_k_s    |    pointer   |
|p_k_s_empty_n        |  in |    1|   ap_fifo  |     p_k_s    |    pointer   |
|p_k_s_read           | out |    1|   ap_fifo  |     p_k_s    |    pointer   |
|row_out_din          | out |   32|   ap_fifo  |    row_out   |    pointer   |
|row_out_full_n       |  in |    1|   ap_fifo  |    row_out   |    pointer   |
|row_out_write        | out |    1|   ap_fifo  |    row_out   |    pointer   |
|cho_out_din          | out |   32|   ap_fifo  |    cho_out   |    pointer   |
|cho_out_full_n       |  in |    1|   ap_fifo  |    cho_out   |    pointer   |
|cho_out_write        | out |    1|   ap_fifo  |    cho_out   |    pointer   |
|cho_out1_din         | out |   32|   ap_fifo  |   cho_out1   |    pointer   |
|cho_out1_full_n      |  in |    1|   ap_fifo  |   cho_out1   |    pointer   |
|cho_out1_write       | out |    1|   ap_fifo  |   cho_out1   |    pointer   |
|p_c_out_din          | out |   32|   ap_fifo  |    p_c_out   |    pointer   |
|p_c_out_full_n       |  in |    1|   ap_fifo  |    p_c_out   |    pointer   |
|p_c_out_write        | out |    1|   ap_fifo  |    p_c_out   |    pointer   |
|p_c_out2_din         | out |   32|   ap_fifo  |   p_c_out2   |    pointer   |
|p_c_out2_full_n      |  in |    1|   ap_fifo  |   p_c_out2   |    pointer   |
|p_c_out2_write       | out |    1|   ap_fifo  |   p_c_out2   |    pointer   |
|p_chin_out_din       | out |   32|   ap_fifo  |  p_chin_out  |    pointer   |
|p_chin_out_full_n    |  in |    1|   ap_fifo  |  p_chin_out  |    pointer   |
|p_chin_out_write     | out |    1|   ap_fifo  |  p_chin_out  |    pointer   |
|p_chin_out3_din      | out |   32|   ap_fifo  |  p_chin_out3 |    pointer   |
|p_chin_out3_full_n   |  in |    1|   ap_fifo  |  p_chin_out3 |    pointer   |
|p_chin_out3_write    | out |    1|   ap_fifo  |  p_chin_out3 |    pointer   |
|p_chout_out_din      | out |   32|   ap_fifo  |  p_chout_out |    pointer   |
|p_chout_out_full_n   |  in |    1|   ap_fifo  |  p_chout_out |    pointer   |
|p_chout_out_write    | out |    1|   ap_fifo  |  p_chout_out |    pointer   |
|p_chout_out4_din     | out |   32|   ap_fifo  | p_chout_out4 |    pointer   |
|p_chout_out4_full_n  |  in |    1|   ap_fifo  | p_chout_out4 |    pointer   |
|p_chout_out4_write   | out |    1|   ap_fifo  | p_chout_out4 |    pointer   |
|p_k_out_din          | out |   32|   ap_fifo  |    p_k_out   |    pointer   |
|p_k_out_full_n       |  in |    1|   ap_fifo  |    p_k_out   |    pointer   |
|p_k_out_write        | out |    1|   ap_fifo  |    p_k_out   |    pointer   |
|p_k_out5_din         | out |   32|   ap_fifo  |   p_k_out5   |    pointer   |
|p_k_out5_full_n      |  in |    1|   ap_fifo  |   p_k_out5   |    pointer   |
|p_k_out5_write       | out |    1|   ap_fifo  |   p_k_out5   |    pointer   |
|p_r_out_din          | out |   32|   ap_fifo  |    p_r_out   |    pointer   |
|p_r_out_full_n       |  in |    1|   ap_fifo  |    p_r_out   |    pointer   |
|p_r_out_write        | out |    1|   ap_fifo  |    p_r_out   |    pointer   |
|p_r_out6_din         | out |   32|   ap_fifo  |   p_r_out6   |    pointer   |
|p_r_out6_full_n      |  in |    1|   ap_fifo  |   p_r_out6   |    pointer   |
|p_r_out6_write       | out |    1|   ap_fifo  |   p_r_out6   |    pointer   |
|p_chout_s            |  in |   32|   ap_none  |   p_chout_s  |    pointer   |
|p_r_s                |  in |   32|   ap_none  |     p_r_s    |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 12 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 
12 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %row)" [conv_v1.cpp:114]   --->   Operation 13 'read' 'row_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%cho_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cho)" [conv_v1.cpp:114]   --->   Operation 14 'read' 'cho_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%p_c_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_c_s)" [conv_v1.cpp:119]   --->   Operation 15 'read' 'p_c_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%p_chin_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_chin_s)" [conv_v1.cpp:122]   --->   Operation 16 'read' 'p_chin_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%p_k_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_k_s)" [conv_v1.cpp:124]   --->   Operation 17 'read' 'p_k_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %row_out, i32 %row_read)" [conv_v1.cpp:114]   --->   Operation 18 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %cho_out, i32 %cho_read)" [conv_v1.cpp:114]   --->   Operation 19 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %cho_out1, i32 %cho_read)" [conv_v1.cpp:114]   --->   Operation 20 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_c_out, i32 %p_c_read)" [conv_v1.cpp:119]   --->   Operation 21 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_c_out2, i32 %p_c_read)" [conv_v1.cpp:119]   --->   Operation 22 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_chin_out, i32 %p_chin_read)" [conv_v1.cpp:122]   --->   Operation 23 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_chin_out3, i32 %p_chin_read)" [conv_v1.cpp:122]   --->   Operation 24 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_chout_load = load i32* @p_chout_s, align 4"   --->   Operation 25 'load' 'p_chout_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_chout_out, i32 %p_chout_load)"   --->   Operation 26 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_chout_out4, i32 %p_chout_load)"   --->   Operation 27 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_k_out, i32 %p_k_read)" [conv_v1.cpp:124]   --->   Operation 28 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_k_out5, i32 %p_k_read)" [conv_v1.cpp:124]   --->   Operation 29 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_r_load = load i32* @p_r_s, align 4"   --->   Operation 30 'load' 'p_r_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_r_out, i32 %p_r_load)"   --->   Operation 31 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_r_out6, i32 %p_r_load)"   --->   Operation 32 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln130 = icmp sgt i32 %p_r_load, %row_read" [conv_v1.cpp:130]   --->   Operation 33 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%icmp_ln130_16 = icmp sgt i32 %p_chout_load, %cho_read" [conv_v1.cpp:130]   --->   Operation 34 'icmp' 'icmp_ln130_16' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.28ns)   --->   "%and_ln130 = and i1 %icmp_ln130, %icmp_ln130_16" [conv_v1.cpp:130]   --->   Operation 35 'and' 'and_ln130' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.95>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_next_V8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_pre_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %In_next_V50, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %In_pre_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cho, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %row, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %row_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cho_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cho_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_out2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_out3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chout_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chout_out4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_out5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_r_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_r_out6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%cast = zext i32 %p_k_read to i64" [conv_v1.cpp:124]   --->   Operation 59 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast, %cast" [conv_v1.cpp:124]   --->   Operation 60 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %p_chin_read to i96" [conv_v1.cpp:122]   --->   Operation 61 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96" [conv_v1.cpp:124]   --->   Operation 62 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (4.53ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [conv_v1.cpp:124]   --->   Operation 63 'mul' 'bound4' <Predicate = true> <Delay = 4.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.65ns)   --->   "br label %0" [conv_v1.cpp:119]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.27>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%col_0_i_i = phi i31 [ 0, %entry ], [ %add_ln119, %hls_label_5_end ]" [conv_v1.cpp:119]   --->   Operation 65 'phi' 'col_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%col_0_i_i_cast = zext i31 %col_0_i_i to i32" [conv_v1.cpp:119]   --->   Operation 66 'zext' 'col_0_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.99ns)   --->   "%icmp_ln119 = icmp slt i32 %col_0_i_i_cast, %p_c_read" [conv_v1.cpp:119]   --->   Operation 67 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.00ns)   --->   "%add_ln119 = add i31 %col_0_i_i, 1" [conv_v1.cpp:119]   --->   Operation 68 'add' 'add_ln119' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %hls_label_5_begin, label %.exit" [conv_v1.cpp:119]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_100_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [conv_v1.cpp:119]   --->   Operation 70 'specregionbegin' 'tmp_100_i_i' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:120]   --->   Operation 71 'speclooptripcount' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:122]   --->   Operation 72 'br' <Predicate = (icmp_ln119)> <Delay = 0.65>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 73 'ret' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i96 [ 0, %hls_label_5_begin ], [ %add_ln122, %Inner ]" [conv_v1.cpp:122]   --->   Operation 74 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = phi float [ 0.000000e+00, %hls_label_5_begin ], [ %O_temp_16, %Inner ]"   --->   Operation 75 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.21ns)   --->   "%icmp_ln122 = icmp eq i96 %indvar_flatten13, %bound4" [conv_v1.cpp:122]   --->   Operation 76 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.33ns)   --->   "%add_ln122 = add i96 %indvar_flatten13, 1" [conv_v1.cpp:122]   --->   Operation 77 'add' 'add_ln122' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %hls_label_5_end, label %Inner" [conv_v1.cpp:122]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 79 [1/1] (1.83ns)   --->   "%tmp_72 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %W_pre_V)" [conv_v1.cpp:128]   --->   Operation 79 'read' 'tmp_72' <Predicate = (!icmp_ln122)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 80 [1/1] (1.83ns)   --->   "%tmp_71 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %In_pre_V)" [conv_v1.cpp:129]   --->   Operation 80 'read' 'tmp_71' <Predicate = (!icmp_ln122)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 81 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %In_next_V50, float %tmp_71)" [conv_v1.cpp:134]   --->   Operation 81 'write' <Predicate = (!icmp_ln122)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 82 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %W_next_V8, float %tmp_72)" [conv_v1.cpp:135]   --->   Operation 82 'write' <Predicate = (!icmp_ln122)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 8.41>
ST_6 : Operation 83 [2/2] (8.41ns)   --->   "%tmp_4_i_i = fmul float %tmp_71, %tmp_72" [conv_v1.cpp:131]   --->   Operation 83 'fmul' 'tmp_4_i_i' <Predicate = (!icmp_ln122 & and_ln130)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.41>
ST_7 : Operation 84 [1/2] (8.41ns)   --->   "%tmp_4_i_i = fmul float %tmp_71, %tmp_72" [conv_v1.cpp:131]   --->   Operation 84 'fmul' 'tmp_4_i_i' <Predicate = (!icmp_ln122 & and_ln130)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 85 [4/4] (6.43ns)   --->   "%O_temp = fadd float %tmp, %tmp_4_i_i" [conv_v1.cpp:131]   --->   Operation 85 'fadd' 'O_temp' <Predicate = (!icmp_ln122 & and_ln130)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 86 [3/4] (6.43ns)   --->   "%O_temp = fadd float %tmp, %tmp_4_i_i" [conv_v1.cpp:131]   --->   Operation 86 'fadd' 'O_temp' <Predicate = (!icmp_ln122 & and_ln130)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 87 [2/4] (6.43ns)   --->   "%O_temp = fadd float %tmp, %tmp_4_i_i" [conv_v1.cpp:131]   --->   Operation 87 'fadd' 'O_temp' <Predicate = (!icmp_ln122 & and_ln130)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 13.3>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_L_Inner_str)"   --->   Operation 88 'specloopname' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1000, i64 125)"   --->   Operation 89 'speclooptripcount' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Inner_str)"   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [conv_v1.cpp:126]   --->   Operation 91 'specloopname' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_103_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [conv_v1.cpp:126]   --->   Operation 92 'specregionbegin' 'tmp_103_i_i' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:127]   --->   Operation 93 'specpipeline' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 94 [1/4] (6.43ns)   --->   "%O_temp = fadd float %tmp, %tmp_4_i_i" [conv_v1.cpp:131]   --->   Operation 94 'fadd' 'O_temp' <Predicate = (!icmp_ln122 & and_ln130)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.44ns)   --->   "%O_temp_16 = select i1 %and_ln130, float %O_temp, float %tmp" [conv_v1.cpp:130]   --->   Operation 95 'select' 'O_temp_16' <Predicate = (!icmp_ln122)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_103_i_i)" [conv_v1.cpp:136]   --->   Operation 96 'specregionend' 'empty' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:126]   --->   Operation 97 'br' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.83>
ST_12 : Operation 98 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %O_V, float %tmp)" [conv_v1.cpp:139]   --->   Operation 98 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%empty_239 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_100_i_i)" [conv_v1.cpp:142]   --->   Operation 99 'specregionend' 'empty_239' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "br label %0" [conv_v1.cpp:119]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ W_pre_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ In_pre_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ W_next_V8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ In_next_V50]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cho]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_c_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_chin_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_k_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ row_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cho_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cho_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_c_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_c_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_chin_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_chin_out3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_chout_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_chout_out4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_k_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_k_out5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_r_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_r_out6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_chout_s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ p_r_s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_read                (read             ) [ 0000000000000]
cho_read                (read             ) [ 0000000000000]
p_c_read                (read             ) [ 0011111111111]
p_chin_read             (read             ) [ 0010000000000]
p_k_read                (read             ) [ 0010000000000]
write_ln114             (write            ) [ 0000000000000]
write_ln114             (write            ) [ 0000000000000]
write_ln114             (write            ) [ 0000000000000]
write_ln119             (write            ) [ 0000000000000]
write_ln119             (write            ) [ 0000000000000]
write_ln122             (write            ) [ 0000000000000]
write_ln122             (write            ) [ 0000000000000]
p_chout_load            (load             ) [ 0000000000000]
write_ln0               (write            ) [ 0000000000000]
write_ln0               (write            ) [ 0000000000000]
write_ln124             (write            ) [ 0000000000000]
write_ln124             (write            ) [ 0000000000000]
p_r_load                (load             ) [ 0000000000000]
write_ln0               (write            ) [ 0000000000000]
write_ln0               (write            ) [ 0000000000000]
icmp_ln130              (icmp             ) [ 0000000000000]
icmp_ln130_16           (icmp             ) [ 0000000000000]
and_ln130               (and              ) [ 0011111111111]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
cast                    (zext             ) [ 0000000000000]
bound                   (mul              ) [ 0000000000000]
cast2                   (zext             ) [ 0000000000000]
cast3                   (zext             ) [ 0000000000000]
bound4                  (mul              ) [ 0001111111111]
br_ln119                (br               ) [ 0011111111111]
col_0_i_i               (phi              ) [ 0001000000000]
col_0_i_i_cast          (zext             ) [ 0000000000000]
icmp_ln119              (icmp             ) [ 0001111111111]
add_ln119               (add              ) [ 0011111111111]
br_ln119                (br               ) [ 0000000000000]
tmp_100_i_i             (specregionbegin  ) [ 0000111111111]
speclooptripcount_ln120 (speclooptripcount) [ 0000000000000]
br_ln122                (br               ) [ 0001111111111]
ret_ln0                 (ret              ) [ 0000000000000]
indvar_flatten13        (phi              ) [ 0000100000000]
tmp                     (phi              ) [ 0000111111111]
icmp_ln122              (icmp             ) [ 0001111111111]
add_ln122               (add              ) [ 0001111111111]
br_ln122                (br               ) [ 0000000000000]
tmp_72                  (read             ) [ 0000101100000]
tmp_71                  (read             ) [ 0000101100000]
write_ln134             (write            ) [ 0000000000000]
write_ln135             (write            ) [ 0000000000000]
tmp_4_i_i               (fmul             ) [ 0000111011110]
specloopname_ln0        (specloopname     ) [ 0000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
specloopname_ln126      (specloopname     ) [ 0000000000000]
tmp_103_i_i             (specregionbegin  ) [ 0000000000000]
specpipeline_ln127      (specpipeline     ) [ 0000000000000]
O_temp                  (fadd             ) [ 0000000000000]
O_temp_16               (select           ) [ 0001111111111]
empty                   (specregionend    ) [ 0000000000000]
br_ln126                (br               ) [ 0001111111111]
write_ln139             (write            ) [ 0000000000000]
empty_239               (specregionend    ) [ 0000000000000]
br_ln119                (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="W_pre_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_pre_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="In_pre_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_pre_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_next_V8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_next_V8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="In_next_V50">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_next_V50"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="row">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cho">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cho"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="O_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_c_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_s"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_chin_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chin_s"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_k_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_k_s"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="row_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cho_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cho_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cho_out1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cho_out1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_c_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_c_out2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_out2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_chin_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chin_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_chin_out3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chin_out3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_chout_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chout_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_chout_out4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chout_out4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_k_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_k_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_k_out5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_k_out5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_r_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_r_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_r_out6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_r_out6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_chout_s">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chout_s"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_r_s">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_r_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_L_Inner_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_Inner_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="row_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="cho_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cho_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_c_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_c_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_chin_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_chin_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_k_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_k_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln114_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln114/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln114_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln114/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln114_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln114/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln119_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln119_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln122_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln122_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln0_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln0_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln124_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln124_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln0_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln0_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="32" slack="0"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_72_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_71_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln134_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln134/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="write_ln135_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln135/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="write_ln139_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="1"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln139/12 "/>
</bind>
</comp>

<comp id="279" class="1005" name="col_0_i_i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="1"/>
<pin id="281" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="col_0_i_i_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="31" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0_i_i/3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="indvar_flatten13_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="96" slack="1"/>
<pin id="292" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="indvar_flatten13_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="96" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/4 "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="32" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="4"/>
<pin id="316" dir="0" index="1" bw="32" slack="1"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="O_temp/8 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4_i_i/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_chout_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_chout_load/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_r_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_load/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln130_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln130_16_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_16/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="and_ln130_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln130/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="bound_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="cast2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="cast3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="bound4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="96" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="col_0_i_i_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="31" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_0_i_i_cast/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln119_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="2"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln119_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln122_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="96" slack="0"/>
<pin id="392" dir="0" index="1" bw="96" slack="2"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln122_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="96" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="O_temp_16_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="10"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="7"/>
<pin id="405" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="O_temp_16/11 "/>
</bind>
</comp>

<comp id="408" class="1005" name="p_c_read_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2"/>
<pin id="410" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_c_read "/>
</bind>
</comp>

<comp id="413" class="1005" name="p_chin_read_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_chin_read "/>
</bind>
</comp>

<comp id="418" class="1005" name="p_k_read_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_k_read "/>
</bind>
</comp>

<comp id="423" class="1005" name="and_ln130_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="5"/>
<pin id="425" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="and_ln130 "/>
</bind>
</comp>

<comp id="428" class="1005" name="bound4_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="96" slack="2"/>
<pin id="430" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="433" class="1005" name="icmp_ln119_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="437" class="1005" name="add_ln119_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln119 "/>
</bind>
</comp>

<comp id="442" class="1005" name="icmp_ln122_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="446" class="1005" name="add_ln122_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="96" slack="0"/>
<pin id="448" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="add_ln122 "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_72_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_71_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_4_i_i_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i_i "/>
</bind>
</comp>

<comp id="466" class="1005" name="O_temp_16_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="O_temp_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="114" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="120" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="120" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="126" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="126" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="132" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="132" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="138" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="138" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="90" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="90" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="92" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="6" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="250" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="92" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="4" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="244" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="92" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="12" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="84" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="86" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="312"><net_src comp="301" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="306" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="318"><net_src comp="301" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="114" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="323" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="120" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="335" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="360"><net_src comp="353" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="356" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="362" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="283" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="283" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="294" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="294" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="88" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="314" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="301" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="411"><net_src comp="126" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="416"><net_src comp="132" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="421"><net_src comp="138" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="426"><net_src comp="347" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="431"><net_src comp="369" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="436"><net_src comp="379" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="384" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="445"><net_src comp="390" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="395" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="454"><net_src comp="244" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="459"><net_src comp="250" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="464"><net_src comp="319" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="469"><net_src comp="401" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="306" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W_next_V8 | {5 }
	Port: In_next_V50 | {5 }
	Port: O_V | {12 }
	Port: row_out | {1 }
	Port: cho_out | {1 }
	Port: cho_out1 | {1 }
	Port: p_c_out | {1 }
	Port: p_c_out2 | {1 }
	Port: p_chin_out | {1 }
	Port: p_chin_out3 | {1 }
	Port: p_chout_out | {1 }
	Port: p_chout_out4 | {1 }
	Port: p_k_out | {1 }
	Port: p_k_out5 | {1 }
	Port: p_r_out | {1 }
	Port: p_r_out6 | {1 }
	Port: p_chout_s | {}
	Port: p_r_s | {}
 - Input state : 
	Port: PE21 : W_pre_V | {5 }
	Port: PE21 : In_pre_V | {5 }
	Port: PE21 : row | {1 }
	Port: PE21 : cho | {1 }
	Port: PE21 : p_c_s | {1 }
	Port: PE21 : p_chin_s | {1 }
	Port: PE21 : p_k_s | {1 }
	Port: PE21 : p_chout_s | {1 }
	Port: PE21 : p_r_s | {1 }
  - Chain level:
	State 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		icmp_ln130 : 1
		icmp_ln130_16 : 1
		and_ln130 : 2
	State 2
		bound : 1
		cast3 : 2
		bound4 : 3
	State 3
		col_0_i_i_cast : 1
		icmp_ln119 : 2
		add_ln119 : 1
		br_ln119 : 3
	State 4
		icmp_ln122 : 1
		add_ln122 : 1
		br_ln122 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		O_temp_16 : 1
		empty : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_314        |    2    |   227   |   214   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_319        |    3    |   128   |   135   |
|----------|--------------------------|---------|---------|---------|
|    add   |     add_ln119_fu_384     |    0    |    0    |    38   |
|          |     add_ln122_fu_395     |    0    |    0    |   103   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln130_fu_335    |    0    |    0    |    20   |
|   icmp   |   icmp_ln130_16_fu_341   |    0    |    0    |    20   |
|          |     icmp_ln119_fu_379    |    0    |    0    |    20   |
|          |     icmp_ln122_fu_390    |    0    |    0    |    50   |
|----------|--------------------------|---------|---------|---------|
|    mul   |       bound_fu_356       |    3    |    0    |    20   |
|          |       bound4_fu_369      |    3    |    0    |    46   |
|----------|--------------------------|---------|---------|---------|
|  select  |     O_temp_16_fu_401     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|    and   |     and_ln130_fu_347     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |   row_read_read_fu_114   |    0    |    0    |    0    |
|          |   cho_read_read_fu_120   |    0    |    0    |    0    |
|          |   p_c_read_read_fu_126   |    0    |    0    |    0    |
|   read   |  p_chin_read_read_fu_132 |    0    |    0    |    0    |
|          |   p_k_read_read_fu_138   |    0    |    0    |    0    |
|          |    tmp_72_read_fu_244    |    0    |    0    |    0    |
|          |    tmp_71_read_fu_250    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | write_ln114_write_fu_144 |    0    |    0    |    0    |
|          | write_ln114_write_fu_152 |    0    |    0    |    0    |
|          | write_ln114_write_fu_160 |    0    |    0    |    0    |
|          | write_ln119_write_fu_168 |    0    |    0    |    0    |
|          | write_ln119_write_fu_176 |    0    |    0    |    0    |
|          | write_ln122_write_fu_184 |    0    |    0    |    0    |
|          | write_ln122_write_fu_192 |    0    |    0    |    0    |
|   write  |  write_ln0_write_fu_200  |    0    |    0    |    0    |
|          |  write_ln0_write_fu_207  |    0    |    0    |    0    |
|          | write_ln124_write_fu_214 |    0    |    0    |    0    |
|          | write_ln124_write_fu_222 |    0    |    0    |    0    |
|          |  write_ln0_write_fu_230  |    0    |    0    |    0    |
|          |  write_ln0_write_fu_237  |    0    |    0    |    0    |
|          | write_ln134_write_fu_256 |    0    |    0    |    0    |
|          | write_ln135_write_fu_264 |    0    |    0    |    0    |
|          | write_ln139_write_fu_272 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        cast_fu_353       |    0    |    0    |    0    |
|   zext   |       cast2_fu_362       |    0    |    0    |    0    |
|          |       cast3_fu_365       |    0    |    0    |    0    |
|          |   col_0_i_i_cast_fu_375  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    11   |   355   |   700   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    O_temp_16_reg_466   |   32   |
|    add_ln119_reg_437   |   31   |
|    add_ln122_reg_446   |   96   |
|    and_ln130_reg_423   |    1   |
|     bound4_reg_428     |   96   |
|    col_0_i_i_reg_279   |   31   |
|   icmp_ln119_reg_433   |    1   |
|   icmp_ln122_reg_442   |    1   |
|indvar_flatten13_reg_290|   96   |
|    p_c_read_reg_408    |   32   |
|   p_chin_read_reg_413  |   32   |
|    p_k_read_reg_418    |   32   |
|    tmp_4_i_i_reg_461   |   32   |
|     tmp_71_reg_456     |   32   |
|     tmp_72_reg_451     |   32   |
|       tmp_reg_301      |   32   |
+------------------------+--------+
|          Total         |   609  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| tmp_reg_301 |  p0  |   2  |  32  |   64   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   64   ||  0.656  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   355  |   700  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   609  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    0   |   964  |   709  |
+-----------+--------+--------+--------+--------+
