#-----------------------------------------------------------
# Webtalk v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jul 25 16:52:29 2019
# Process ID: 25112
# Current directory: E:/ryush/Documents/Project/Verilog/K7/K7SPI/K7SPI.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source E:/ryush/Documents/Project/Verilog/K7/K7SPI/K7SPI.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: E:/ryush/Documents/Project/Verilog/K7/K7SPI/K7SPI.sim/sim_1/behav/xsim/webtalk.log
# Journal file: E:/ryush/Documents/Project/Verilog/K7/K7SPI/K7SPI.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source E:/ryush/Documents/Project/Verilog/K7/K7SPI/K7SPI.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/ryush/Documents/Project/Verilog/K7/K7SPI/K7SPI.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 25 16:52:36 2019. For additional details about this file, please refer to the WebTalk help file at E:/Software/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 51.441 ; gain = 0.816
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 25 16:52:36 2019...
