// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _LabelSelect_Batch_HH_
#define _LabelSelect_Batch_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Testbench_label_sbkb.h"

namespace ap_rtl {

struct LabelSelect_Batch : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<80> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<4> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_in< sc_lv<32> > numReps_dout;
    sc_in< sc_logic > numReps_empty_n;
    sc_out< sc_logic > numReps_read;


    // Module declarations
    LabelSelect_Batch(sc_module_name name);
    SC_HAS_PROCESS(LabelSelect_Batch);

    ~LabelSelect_Batch();

    sc_trace_file* mVcdFile;

    Testbench_label_sbkb<1,1,4,4,4,2,4>* Testbench_label_sbkb_U5;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln374_reg_802;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > icmp_ln401_fu_739_p2;
    sc_signal< sc_logic > numReps_blk_n;
    sc_signal< sc_lv<16> > topval_1_V_reg_124;
    sc_signal< sc_lv<16> > topval_0_V_reg_136;
    sc_signal< sc_lv<16> > topval_V_0_0_i_reg_148;
    sc_signal< sc_lv<4> > toplabels_2_V_reg_160;
    sc_signal< sc_lv<2> > block_0_i_reg_172;
    sc_signal< sc_lv<32> > numReps_read_reg_788;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln368_fu_203_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > reps_fu_208_p2;
    sc_signal< sc_lv<32> > reps_reg_797;
    sc_signal< sc_lv<1> > icmp_ln374_fu_214_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln374_reg_802_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln374_reg_802_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln374_reg_802_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln374_reg_802_pp0_iter4_reg;
    sc_signal< sc_lv<2> > block_fu_220_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<16> > topval_0_V_20_fu_226_p1;
    sc_signal< sc_lv<16> > topval_0_V_20_reg_811;
    sc_signal< sc_lv<16> > topval_0_V_20_reg_811_pp0_iter2_reg;
    sc_signal< sc_lv<16> > topval_0_V_20_reg_811_pp0_iter3_reg;
    sc_signal< sc_lv<16> > topval_0_V_21_reg_821;
    sc_signal< sc_lv<16> > topval_0_V_21_reg_821_pp0_iter2_reg;
    sc_signal< sc_lv<16> > topval_0_V_21_reg_821_pp0_iter3_reg;
    sc_signal< sc_lv<16> > topval_0_V_22_reg_831;
    sc_signal< sc_lv<16> > topval_0_V_22_reg_831_pp0_iter2_reg;
    sc_signal< sc_lv<16> > topval_0_V_22_reg_831_pp0_iter3_reg;
    sc_signal< sc_lv<16> > topval_0_V_23_reg_841;
    sc_signal< sc_lv<16> > topval_0_V_23_reg_841_pp0_iter2_reg;
    sc_signal< sc_lv<16> > topval_0_V_23_reg_841_pp0_iter3_reg;
    sc_signal< sc_lv<16> > topval_0_V_23_reg_841_pp0_iter4_reg;
    sc_signal< sc_lv<16> > topval_0_V_24_reg_851;
    sc_signal< sc_lv<16> > topval_0_V_24_reg_851_pp0_iter2_reg;
    sc_signal< sc_lv<16> > topval_0_V_24_reg_851_pp0_iter3_reg;
    sc_signal< sc_lv<16> > topval_0_V_24_reg_851_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln895_2_fu_270_p2;
    sc_signal< sc_lv<1> > icmp_ln895_2_reg_861;
    sc_signal< sc_lv<1> > icmp_ln895_2_reg_861_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln895_2_reg_861_pp0_iter4_reg;
    sc_signal< sc_lv<16> > topval_2_V_9_fu_275_p3;
    sc_signal< sc_lv<16> > topval_2_V_9_reg_868;
    sc_signal< sc_lv<1> > icmp_ln895_5_fu_282_p2;
    sc_signal< sc_lv<1> > icmp_ln895_5_reg_873;
    sc_signal< sc_lv<1> > icmp_ln895_5_reg_873_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln895_5_reg_873_pp0_iter4_reg;
    sc_signal< sc_lv<16> > topval_2_V_10_fu_287_p3;
    sc_signal< sc_lv<16> > topval_2_V_10_reg_880;
    sc_signal< sc_lv<1> > icmp_ln895_8_fu_294_p2;
    sc_signal< sc_lv<1> > icmp_ln895_8_reg_885;
    sc_signal< sc_lv<1> > icmp_ln895_8_reg_885_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln895_8_reg_885_pp0_iter4_reg;
    sc_signal< sc_lv<16> > topval_2_V_fu_299_p3;
    sc_signal< sc_lv<16> > topval_2_V_reg_892;
    sc_signal< sc_lv<16> > topval_2_V_reg_892_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln895_11_fu_306_p2;
    sc_signal< sc_lv<1> > icmp_ln895_11_reg_898;
    sc_signal< sc_lv<1> > icmp_ln895_11_reg_898_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln895_11_reg_898_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln895_1_fu_311_p2;
    sc_signal< sc_lv<1> > icmp_ln895_1_reg_906;
    sc_signal< sc_lv<1> > icmp_ln895_1_reg_906_pp0_iter4_reg;
    sc_signal< sc_lv<16> > topval_1_V_20_fu_322_p3;
    sc_signal< sc_lv<16> > topval_1_V_20_reg_913;
    sc_signal< sc_lv<1> > icmp_ln895_4_fu_330_p2;
    sc_signal< sc_lv<1> > icmp_ln895_4_reg_918;
    sc_signal< sc_lv<1> > icmp_ln895_4_reg_918_pp0_iter4_reg;
    sc_signal< sc_lv<16> > topval_1_V_21_fu_340_p3;
    sc_signal< sc_lv<16> > topval_1_V_21_reg_925;
    sc_signal< sc_lv<1> > icmp_ln895_7_fu_348_p2;
    sc_signal< sc_lv<1> > icmp_ln895_7_reg_930;
    sc_signal< sc_lv<1> > icmp_ln895_7_reg_930_pp0_iter4_reg;
    sc_signal< sc_lv<16> > topval_1_V_22_fu_358_p3;
    sc_signal< sc_lv<16> > topval_1_V_22_reg_937;
    sc_signal< sc_lv<16> > topval_1_V_22_reg_937_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln895_10_fu_366_p2;
    sc_signal< sc_lv<1> > icmp_ln895_10_reg_943;
    sc_signal< sc_lv<1> > icmp_ln895_10_reg_943_pp0_iter4_reg;
    sc_signal< sc_lv<16> > topval_2_V_11_fu_371_p3;
    sc_signal< sc_lv<16> > topval_2_V_11_reg_951;
    sc_signal< sc_lv<1> > icmp_ln895_14_fu_376_p2;
    sc_signal< sc_lv<1> > icmp_ln895_14_reg_956;
    sc_signal< sc_lv<1> > icmp_ln895_14_reg_956_pp0_iter4_reg;
    sc_signal< sc_lv<16> > topval_2_V_8_fu_381_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > icmp_ln895_fu_388_p2;
    sc_signal< sc_lv<1> > icmp_ln895_reg_968;
    sc_signal< sc_lv<1> > icmp_ln895_3_fu_407_p2;
    sc_signal< sc_lv<1> > icmp_ln895_3_reg_973;
    sc_signal< sc_lv<1> > icmp_ln895_6_fu_425_p2;
    sc_signal< sc_lv<1> > icmp_ln895_6_reg_978;
    sc_signal< sc_lv<16> > topval_0_V_11_fu_435_p3;
    sc_signal< sc_lv<16> > topval_0_V_11_reg_983;
    sc_signal< sc_lv<1> > icmp_ln895_9_fu_443_p2;
    sc_signal< sc_lv<1> > icmp_ln895_9_reg_988;
    sc_signal< sc_lv<16> > topval_1_V_23_fu_453_p3;
    sc_signal< sc_lv<16> > topval_1_V_23_reg_994;
    sc_signal< sc_lv<1> > icmp_ln895_13_fu_459_p2;
    sc_signal< sc_lv<1> > icmp_ln895_13_reg_999;
    sc_signal< sc_lv<16> > topval_1_V_19_fu_469_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<4> > idx_fu_477_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<16> > topval_0_V_19_fu_695_p3;
    sc_signal< sc_lv<2> > topx_fu_745_p2;
    sc_signal< bool > ap_block_state10;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > reps_0_i_reg_113;
    sc_signal< sc_lv<16> > ap_phi_mux_topval_1_V_phi_fu_128_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_topval_0_V_phi_fu_140_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_topval_V_0_0_i_phi_fu_152_p4;
    sc_signal< sc_lv<2> > topx3_0_i_reg_183;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > toplabels_0_V_10_fu_82;
    sc_signal< sc_lv<4> > toplabels_0_V_19_fu_687_p3;
    sc_signal< sc_lv<4> > toplabels_1_V_10_fu_86;
    sc_signal< sc_lv<4> > toplabels_1_V_19_fu_710_p3;
    sc_signal< sc_lv<4> > toplabels_2_V_12_fu_90;
    sc_signal< sc_lv<4> > toplabels_2_V_23_fu_717_p3;
    sc_signal< sc_lv<4> > tmp_V_fu_757_p5;
    sc_signal< sc_lv<16> > topval_1_V_2_fu_316_p3;
    sc_signal< sc_lv<16> > topval_1_V_6_fu_335_p3;
    sc_signal< sc_lv<16> > topval_1_V_10_fu_353_p3;
    sc_signal< sc_lv<16> > topval_0_V_2_fu_393_p3;
    sc_signal< sc_lv<16> > topval_0_V_3_fu_399_p3;
    sc_signal< sc_lv<16> > topval_0_V_6_fu_412_p3;
    sc_signal< sc_lv<16> > topval_0_V_7_fu_417_p3;
    sc_signal< sc_lv<16> > topval_0_V_10_fu_430_p3;
    sc_signal< sc_lv<16> > topval_1_V_14_fu_448_p3;
    sc_signal< sc_lv<16> > topval_1_V_18_fu_464_p3;
    sc_signal< sc_lv<4> > toplabels_0_V_fu_487_p3;
    sc_signal< sc_lv<4> > toplabels_1_V_fu_501_p3;
    sc_signal< sc_lv<3> > trunc_ln895_fu_483_p1;
    sc_signal< sc_lv<3> > toplabels_2_V_14_fu_522_p2;
    sc_signal< sc_lv<4> > toplabels_1_V_11_fu_508_p3;
    sc_signal< sc_lv<4> > toplabels_2_V_15_fu_528_p1;
    sc_signal< sc_lv<4> > toplabels_0_V_12_fu_532_p3;
    sc_signal< sc_lv<4> > toplabels_0_V_11_fu_494_p3;
    sc_signal< sc_lv<4> > toplabels_2_V_13_fu_515_p3;
    sc_signal< sc_lv<4> > toplabels_1_V_12_fu_546_p3;
    sc_signal< sc_lv<3> > toplabels_2_V_17_fu_567_p2;
    sc_signal< sc_lv<4> > toplabels_1_V_13_fu_553_p3;
    sc_signal< sc_lv<4> > toplabels_2_V_18_fu_573_p1;
    sc_signal< sc_lv<4> > toplabels_0_V_14_fu_577_p3;
    sc_signal< sc_lv<4> > toplabels_0_V_13_fu_539_p3;
    sc_signal< sc_lv<4> > toplabels_2_V_16_fu_560_p3;
    sc_signal< sc_lv<4> > toplabels_1_V_14_fu_591_p3;
    sc_signal< sc_lv<4> > toplabels_1_V_15_fu_598_p3;
    sc_signal< sc_lv<4> > toplabels_2_V_20_fu_612_p2;
    sc_signal< sc_lv<4> > toplabels_0_V_16_fu_623_p3;
    sc_signal< sc_lv<4> > toplabels_0_V_15_fu_584_p3;
    sc_signal< sc_lv<16> > topval_0_V_14_fu_618_p3;
    sc_signal< sc_lv<4> > toplabels_2_V_19_fu_605_p3;
    sc_signal< sc_lv<4> > toplabels_1_V_16_fu_643_p3;
    sc_signal< sc_lv<16> > topval_0_V_15_fu_637_p3;
    sc_signal< sc_lv<4> > toplabels_1_V_17_fu_650_p3;
    sc_signal< sc_lv<4> > toplabels_2_V_22_fu_664_p2;
    sc_signal< sc_lv<1> > icmp_ln895_12_fu_670_p2;
    sc_signal< sc_lv<4> > toplabels_0_V_18_fu_680_p3;
    sc_signal< sc_lv<4> > toplabels_0_V_17_fu_630_p3;
    sc_signal< sc_lv<16> > topval_0_V_18_fu_675_p3;
    sc_signal< sc_lv<4> > toplabels_2_V_21_fu_657_p3;
    sc_signal< sc_lv<4> > toplabels_1_V_18_fu_703_p3;
    sc_signal< sc_lv<2> > tmp_V_fu_757_p4;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_state9;
    static const sc_lv<5> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<16> ap_const_lv16_8000;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<2> ap_const_lv2_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_topval_0_V_phi_fu_140_p4();
    void thread_ap_phi_mux_topval_1_V_phi_fu_128_p4();
    void thread_ap_phi_mux_topval_V_0_0_i_phi_fu_152_p4();
    void thread_ap_ready();
    void thread_block_fu_220_p2();
    void thread_icmp_ln368_fu_203_p2();
    void thread_icmp_ln374_fu_214_p2();
    void thread_icmp_ln401_fu_739_p2();
    void thread_icmp_ln895_10_fu_366_p2();
    void thread_icmp_ln895_11_fu_306_p2();
    void thread_icmp_ln895_12_fu_670_p2();
    void thread_icmp_ln895_13_fu_459_p2();
    void thread_icmp_ln895_14_fu_376_p2();
    void thread_icmp_ln895_1_fu_311_p2();
    void thread_icmp_ln895_2_fu_270_p2();
    void thread_icmp_ln895_3_fu_407_p2();
    void thread_icmp_ln895_4_fu_330_p2();
    void thread_icmp_ln895_5_fu_282_p2();
    void thread_icmp_ln895_6_fu_425_p2();
    void thread_icmp_ln895_7_fu_348_p2();
    void thread_icmp_ln895_8_fu_294_p2();
    void thread_icmp_ln895_9_fu_443_p2();
    void thread_icmp_ln895_fu_388_p2();
    void thread_idx_fu_477_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_numReps_blk_n();
    void thread_numReps_read();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_reps_fu_208_p2();
    void thread_tmp_V_fu_757_p4();
    void thread_toplabels_0_V_11_fu_494_p3();
    void thread_toplabels_0_V_12_fu_532_p3();
    void thread_toplabels_0_V_13_fu_539_p3();
    void thread_toplabels_0_V_14_fu_577_p3();
    void thread_toplabels_0_V_15_fu_584_p3();
    void thread_toplabels_0_V_16_fu_623_p3();
    void thread_toplabels_0_V_17_fu_630_p3();
    void thread_toplabels_0_V_18_fu_680_p3();
    void thread_toplabels_0_V_19_fu_687_p3();
    void thread_toplabels_0_V_fu_487_p3();
    void thread_toplabels_1_V_11_fu_508_p3();
    void thread_toplabels_1_V_12_fu_546_p3();
    void thread_toplabels_1_V_13_fu_553_p3();
    void thread_toplabels_1_V_14_fu_591_p3();
    void thread_toplabels_1_V_15_fu_598_p3();
    void thread_toplabels_1_V_16_fu_643_p3();
    void thread_toplabels_1_V_17_fu_650_p3();
    void thread_toplabels_1_V_18_fu_703_p3();
    void thread_toplabels_1_V_19_fu_710_p3();
    void thread_toplabels_1_V_fu_501_p3();
    void thread_toplabels_2_V_13_fu_515_p3();
    void thread_toplabels_2_V_14_fu_522_p2();
    void thread_toplabels_2_V_15_fu_528_p1();
    void thread_toplabels_2_V_16_fu_560_p3();
    void thread_toplabels_2_V_17_fu_567_p2();
    void thread_toplabels_2_V_18_fu_573_p1();
    void thread_toplabels_2_V_19_fu_605_p3();
    void thread_toplabels_2_V_20_fu_612_p2();
    void thread_toplabels_2_V_21_fu_657_p3();
    void thread_toplabels_2_V_22_fu_664_p2();
    void thread_toplabels_2_V_23_fu_717_p3();
    void thread_topval_0_V_10_fu_430_p3();
    void thread_topval_0_V_11_fu_435_p3();
    void thread_topval_0_V_14_fu_618_p3();
    void thread_topval_0_V_15_fu_637_p3();
    void thread_topval_0_V_18_fu_675_p3();
    void thread_topval_0_V_19_fu_695_p3();
    void thread_topval_0_V_20_fu_226_p1();
    void thread_topval_0_V_2_fu_393_p3();
    void thread_topval_0_V_3_fu_399_p3();
    void thread_topval_0_V_6_fu_412_p3();
    void thread_topval_0_V_7_fu_417_p3();
    void thread_topval_1_V_10_fu_353_p3();
    void thread_topval_1_V_14_fu_448_p3();
    void thread_topval_1_V_18_fu_464_p3();
    void thread_topval_1_V_19_fu_469_p3();
    void thread_topval_1_V_20_fu_322_p3();
    void thread_topval_1_V_21_fu_340_p3();
    void thread_topval_1_V_22_fu_358_p3();
    void thread_topval_1_V_23_fu_453_p3();
    void thread_topval_1_V_2_fu_316_p3();
    void thread_topval_1_V_6_fu_335_p3();
    void thread_topval_2_V_10_fu_287_p3();
    void thread_topval_2_V_11_fu_371_p3();
    void thread_topval_2_V_8_fu_381_p3();
    void thread_topval_2_V_9_fu_275_p3();
    void thread_topval_2_V_fu_299_p3();
    void thread_topx_fu_745_p2();
    void thread_trunc_ln895_fu_483_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
