#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec 13 14:23:22 2023
# Process ID: 28284
# Current directory: C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/impl_1
# Command line: vivado.exe -log zoom_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zoom_top.tcl -notrace
# Log file: C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/impl_1/zoom_top.vdi
# Journal file: C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/impl_1\vivado.jou
# Running On: DESKTOP-AE2MTOR, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16745 MB
#-----------------------------------------------------------
source zoom_top.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 372.848 ; gain = 51.617
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stuts/PersonalCode/ece385/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 434.863 ; gain = 30.238
Command: link_design -top zoom_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_uartlite_0_0/mb_zoom_axi_uartlite_0_0.dcp' for cell 'mb_zoom_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1.dcp' for cell 'mb_zoom_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_1/mb_zoom_axi_gpio_0_1.dcp' for cell 'mb_zoom_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_2/mb_zoom_axi_gpio_0_2.dcp' for cell 'mb_zoom_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_0/mb_zoom_axi_gpio_0_0.dcp' for cell 'mb_zoom_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_mdm_1_1/mb_zoom_mdm_1_1.dcp' for cell 'mb_zoom_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_3/mb_zoom_microblaze_0_3.dcp' for cell 'mb_zoom_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_axi_intc_0/mb_zoom_microblaze_0_axi_intc_0.dcp' for cell 'mb_zoom_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_rst_clk_wiz_1_100M_1/mb_zoom_rst_clk_wiz_1_100M_1.dcp' for cell 'mb_zoom_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0.dcp' for cell 'mb_zoom_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_timer_0_0/mb_zoom_axi_timer_0_0.dcp' for cell 'mb_zoom_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_xbar_0/mb_zoom_xbar_0.dcp' for cell 'mb_zoom_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_dlmb_bram_if_cntlr_2/mb_zoom_dlmb_bram_if_cntlr_2.dcp' for cell 'mb_zoom_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_dlmb_v10_2/mb_zoom_dlmb_v10_2.dcp' for cell 'mb_zoom_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_ilmb_bram_if_cntlr_2/mb_zoom_ilmb_bram_if_cntlr_2.dcp' for cell 'mb_zoom_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_ilmb_v10_2/mb_zoom_ilmb_v10_2.dcp' for cell 'mb_zoom_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_lmb_bram_2/mb_zoom_lmb_bram_2.dcp' for cell 'mb_zoom_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/city_backdrop_rom/city_backdrop_rom.dcp' for cell 'object_mapper/backdrop/city_backdrop_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/desert_background_rom/desert_background_rom.dcp' for cell 'object_mapper/backdrop/desert_background_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/space_background_rom_2/space_background_rom.dcp' for cell 'object_mapper/backdrop/space_background_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/barricade_rom/barricade_rom.dcp' for cell 'object_mapper/barricade/barricade_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/bgselect_rom/bgselect_rom.dcp' for cell 'object_mapper/bgselect/bgselect_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/blue_car_rom/blue_car_rom.dcp' for cell 'object_mapper/blue_car/blue_car_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/car_rom_2/car_rom.dcp' for cell 'object_mapper/car/car_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/cone_rom/cone_rom.dcp' for cell 'object_mapper/cone/cone_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion10_rom/explosion10_rom.dcp' for cell 'object_mapper/explosion/explosion10_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion1_rom/explosion1_rom.dcp' for cell 'object_mapper/explosion/explosion1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion2_rom/explosion2_rom.dcp' for cell 'object_mapper/explosion/explosion2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion3_rom/explosion3_rom.dcp' for cell 'object_mapper/explosion/explosion3_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion4_rom/explosion4_rom.dcp' for cell 'object_mapper/explosion/explosion4_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion5_rom/explosion5_rom.dcp' for cell 'object_mapper/explosion/explosion5_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion6_rom/explosion6_rom.dcp' for cell 'object_mapper/explosion/explosion6_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion7_rom/explosion7_rom.dcp' for cell 'object_mapper/explosion/explosion7_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion8_rom/explosion8_rom.dcp' for cell 'object_mapper/explosion/explosion8_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion9_rom/explosion9_rom.dcp' for cell 'object_mapper/explosion/explosion9_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/game_over_rom/game_over_rom.dcp' for cell 'object_mapper/game_over/game_over_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/numbers_rom/numbers_rom.dcp' for cell 'object_mapper/game_text/numbers_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/score_rom/score_rom.dcp' for cell 'object_mapper/game_text/score_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/time_rom/time_rom.dcp' for cell 'object_mapper/game_text/time_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/green_car_rom/green_car_rom.dcp' for cell 'object_mapper/green_car/green_car_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/instructions_rom/instructions_rom.dcp' for cell 'object_mapper/instructions/instructions_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/main_menu_rom/main_menu_rom.dcp' for cell 'object_mapper/main_menu/main_menu_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/puddle_rom/puddle_rom.dcp' for cell 'object_mapper/puddle/puddle_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/purple_car_rom/purple_car_rom.dcp' for cell 'object_mapper/purple_car/purple_car_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/cactus_rom_1/cactus_rom.dcp' for cell 'object_mapper/streetside/cactus_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/satellite_rom/satellite_rom.dcp' for cell 'object_mapper/streetside/satellite_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/tree_rom_2/tree_rom.dcp' for cell 'object_mapper/streetside/tree_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/trashcan_rom/trashcan_rom.dcp' for cell 'object_mapper/trashcan/trashcan_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/yellow_car_rom/yellow_car_rom.dcp' for cell 'object_mapper/yellow_car/yellow_car_rom'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 984.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_0/mb_zoom_axi_gpio_0_0_board.xdc] for cell 'mb_zoom_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_0/mb_zoom_axi_gpio_0_0_board.xdc] for cell 'mb_zoom_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_0/mb_zoom_axi_gpio_0_0.xdc] for cell 'mb_zoom_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_0/mb_zoom_axi_gpio_0_0.xdc] for cell 'mb_zoom_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_1/mb_zoom_axi_gpio_0_1_board.xdc] for cell 'mb_zoom_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_1/mb_zoom_axi_gpio_0_1_board.xdc] for cell 'mb_zoom_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_1/mb_zoom_axi_gpio_0_1.xdc] for cell 'mb_zoom_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_1/mb_zoom_axi_gpio_0_1.xdc] for cell 'mb_zoom_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_2/mb_zoom_axi_gpio_0_2_board.xdc] for cell 'mb_zoom_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_2/mb_zoom_axi_gpio_0_2_board.xdc] for cell 'mb_zoom_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_2/mb_zoom_axi_gpio_0_2.xdc] for cell 'mb_zoom_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_2/mb_zoom_axi_gpio_0_2.xdc] for cell 'mb_zoom_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0_board.xdc] for cell 'mb_zoom_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0_board.xdc] for cell 'mb_zoom_i/spi_usb/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0.xdc] for cell 'mb_zoom_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0.xdc] for cell 'mb_zoom_i/spi_usb/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_timer_0_0/mb_zoom_axi_timer_0_0.xdc] for cell 'mb_zoom_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_timer_0_0/mb_zoom_axi_timer_0_0.xdc] for cell 'mb_zoom_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_uartlite_0_0/mb_zoom_axi_uartlite_0_0_board.xdc] for cell 'mb_zoom_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_uartlite_0_0/mb_zoom_axi_uartlite_0_0_board.xdc] for cell 'mb_zoom_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_uartlite_0_0/mb_zoom_axi_uartlite_0_0.xdc] for cell 'mb_zoom_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_uartlite_0_0/mb_zoom_axi_uartlite_0_0.xdc] for cell 'mb_zoom_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1_board.xdc] for cell 'mb_zoom_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1_board.xdc] for cell 'mb_zoom_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1.xdc] for cell 'mb_zoom_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1.xdc] for cell 'mb_zoom_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_axi_intc_0/mb_zoom_microblaze_0_axi_intc_0.xdc] for cell 'mb_zoom_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_axi_intc_0/mb_zoom_microblaze_0_axi_intc_0.xdc] for cell 'mb_zoom_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_rst_clk_wiz_1_100M_1/mb_zoom_rst_clk_wiz_1_100M_1_board.xdc] for cell 'mb_zoom_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_rst_clk_wiz_1_100M_1/mb_zoom_rst_clk_wiz_1_100M_1_board.xdc] for cell 'mb_zoom_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_rst_clk_wiz_1_100M_1/mb_zoom_rst_clk_wiz_1_100M_1.xdc] for cell 'mb_zoom_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_rst_clk_wiz_1_100M_1/mb_zoom_rst_clk_wiz_1_100M_1.xdc] for cell 'mb_zoom_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_3/mb_zoom_microblaze_0_3.xdc] for cell 'mb_zoom_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_3/mb_zoom_microblaze_0_3.xdc] for cell 'mb_zoom_i/microblaze_0/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_zoom_i/spi_usb/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0_clocks.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0_clocks.xdc:50]
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1612.965 ; gain = 488.949
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_zoom_i/spi_usb/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1_late.xdc] for cell 'mb_zoom_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1_late.xdc] for cell 'mb_zoom_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_mdm_1_1/mb_zoom_mdm_1_1.xdc] for cell 'mb_zoom_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_mdm_1_1/mb_zoom_mdm_1_1.xdc] for cell 'mb_zoom_i/mdm_1/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_axi_intc_0/mb_zoom_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_zoom_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_axi_intc_0/mb_zoom_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_zoom_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 172 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'zoom_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_3/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1612.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

65 Infos, 57 Warnings, 48 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 1612.965 ; gain = 1178.102
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1612.965 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fe19bee3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.965 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_zoom_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_zoom_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_zoom_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter object_mapper/barricade/barricade_mover/X_Coordinate4__0_carry_i_1 into driver instance object_mapper/barricade/barricade_mover/X_Coordinate_reg[6]_LDC_i_3__5, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter object_mapper/purple_car/purple_car_mover/X_Coordinate4_carry_i_1__2 into driver instance object_mapper/purple_car/purple_car_mover/X_Coordinate_reg[6]_LDC_i_3__4, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter object_mapper/yellow_car/yellow_car_mover/X_Coordinate4_carry_i_1__4 into driver instance object_mapper/yellow_car/yellow_car_mover/X_Coordinate_reg[6]_LDC_i_3__6, which resulted in an inversion of 25 pins
INFO: [Opt 31-138] Pushed 11 inverter(s) to 104 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 221eff55d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1925.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 250 cells and removed 378 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 205d9850b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1925.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 124 cells and removed 297 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c4364cfe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1925.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 275 cells
INFO: [Opt 31-1021] In phase Sweep, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_zoom_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_zoom_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1bc83052e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1925.715 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bc83052e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1925.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f0aa7d9a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1925.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             250  |             378  |                                              3  |
|  Constant propagation         |             124  |             297  |                                              2  |
|  Sweep                        |               0  |             275  |                                              6  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1925.715 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 179610250

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1925.715 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 94 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 188
Ending PowerOpt Patch Enables Task | Checksum: 286aa9013

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 2225.555 ; gain = 0.000
Ending Power Optimization Task | Checksum: 286aa9013

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2225.555 ; gain = 299.840

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 286aa9013

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2225.555 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2225.555 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2997c0ca7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 57 Warnings, 48 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2225.555 ; gain = 612.590
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/impl_1/zoom_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file zoom_top_drc_opted.rpt -pb zoom_top_drc_opted.pb -rpx zoom_top_drc_opted.rpx
Command: report_drc -file zoom_top_drc_opted.rpt -pb zoom_top_drc_opted.pb -rpx zoom_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/impl_1/zoom_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ed9efce6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2225.555 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	reset_rtl_0_IBUF_inst (IBUF.O) is locked to IOB_X1Y54
	reset_rtl_0_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y5
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c38648e3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f9796690

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f9796690

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f9796690

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a81b69e0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1462fef4f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1462fef4f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: ea157d83

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 701 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 321 nets or LUTs. Breaked 0 LUT, combined 321 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2225.555 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            321  |                   321  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            321  |                   321  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11aa2aba8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 97f9ea5e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 2 Global Placement | Checksum: 97f9ea5e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1810415ab

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ad5c2100

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d1367949

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 638fb0f2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f13ce8d3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 105df3b39

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10765f981

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10765f981

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11709831b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.187 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14c8364e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.774 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13df8482b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.935 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11709831b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.187. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 163378047

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.555 ; gain = 0.000

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 163378047

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 163378047

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 163378047

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 163378047

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2225.555 ; gain = 0.000

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2133e0b94

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.555 ; gain = 0.000
Ending Placer Task | Checksum: 14221c3b7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 58 Warnings, 48 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/impl_1/zoom_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file zoom_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zoom_top_utilization_placed.rpt -pb zoom_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zoom_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2225.555 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 58 Warnings, 48 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/impl_1/zoom_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.555 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 76632df4 ConstDB: 0 ShapeSum: cbbe95c3 RouteDB: 0
Post Restoration Checksum: NetGraph: 40153778 NumContArr: 7949fe02 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: b95f357a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b95f357a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b95f357a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.555 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18eaba13b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.209  | TNS=0.000  | WHS=-0.241 | THS=-74.980|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.437615 %
  Global Horizontal Routing Utilization  = 0.350469 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9745
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9215
  Number of Partially Routed Nets     = 530
  Number of Node Overlaps             = 1417

Phase 2 Router Initialization | Checksum: 1bd823c10

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bd823c10

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 275de108c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 892
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.426  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f0716f9d

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.426  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f925c9b2

Time (s): cpu = 00:01:22 ; elapsed = 00:01:03 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1f925c9b2

Time (s): cpu = 00:01:22 ; elapsed = 00:01:03 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f925c9b2

Time (s): cpu = 00:01:23 ; elapsed = 00:01:03 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f925c9b2

Time (s): cpu = 00:01:23 ; elapsed = 00:01:03 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1f925c9b2

Time (s): cpu = 00:01:23 ; elapsed = 00:01:03 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28b865aa0

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.458  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 277c8eacb

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 2225.555 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 277c8eacb

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.04536 %
  Global Horizontal Routing Utilization  = 4.55219 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cc7519bb

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cc7519bb

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18d46852c

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2225.555 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.458  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18d46852c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:07 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2225.555 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 58 Warnings, 48 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:10 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/impl_1/zoom_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file zoom_top_drc_routed.rpt -pb zoom_top_drc_routed.pb -rpx zoom_top_drc_routed.rpx
Command: report_drc -file zoom_top_drc_routed.rpt -pb zoom_top_drc_routed.pb -rpx zoom_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/impl_1/zoom_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zoom_top_methodology_drc_routed.rpt -pb zoom_top_methodology_drc_routed.pb -rpx zoom_top_methodology_drc_routed.rpx
Command: report_methodology -file zoom_top_methodology_drc_routed.rpt -pb zoom_top_methodology_drc_routed.pb -rpx zoom_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/impl_1/zoom_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file zoom_top_power_routed.rpt -pb zoom_top_power_summary_routed.pb -rpx zoom_top_power_routed.rpx
Command: report_power -file zoom_top_power_routed.rpt -pb zoom_top_power_summary_routed.pb -rpx zoom_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
171 Infos, 59 Warnings, 48 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2225.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zoom_top_route_status.rpt -pb zoom_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file zoom_top_timing_summary_routed.rpt -pb zoom_top_timing_summary_routed.pb -rpx zoom_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zoom_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zoom_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zoom_top_bus_skew_routed.rpt -pb zoom_top_bus_skew_routed.pb -rpx zoom_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 14:28:49 2023...
