0.7
2020.2
May 22 2024
18:54:44
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/counter_modulo_n_simple/counter_modulo_n_simple.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/counter_modulo_n_simple/counter_modulo_n_simple.srcs/sim_1/new/counter_modulo_n_simple_tb.v,1732560686,verilog,,,,counter_modulo_n_simple_tb,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/counter_modulo_n_simple/counter_modulo_n_simple.srcs/sources_1/new/counter_modulo_n_simple.v,1732560411,verilog,,/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/counter_modulo_n_simple/counter_modulo_n_simple.srcs/sim_1/new/counter_modulo_n_simple_tb.v,,counter_modulo_n_simple,,,,,,,,
