

================================================================
== Vitis HLS Report for 'bf16add'
================================================================
* Date:           Sun Oct 12 10:45:58 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1  |        ?|        ?|         1|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     808|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      95|    -|
|Register         |        -|     -|      88|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      88|     903|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |max_exp_11_fu_615_p2           |         +|   0|  0|  23|          16|           2|
    |max_exp_12_fu_664_p2           |         +|   0|  0|  23|          16|           1|
    |max_exp_14_fu_776_p2           |         +|   0|  0|  23|          16|           1|
    |result_mantissa_8_fu_704_p2    |         +|   0|  0|  39|          32|           9|
    |result_mantissa_fu_457_p2      |         +|   0|  0|  24|          17|          17|
    |result_mantissa_1_fu_479_p2    |         -|   0|  0|  24|          17|          17|
    |result_mantissa_3_fu_485_p2    |         -|   0|  0|  24|          17|          17|
    |sub_ln55_fu_353_p2             |         -|   0|  0|  16|           9|           9|
    |sub_ln58_fu_379_p2             |         -|   0|  0|  16|           9|           9|
    |and_ln105_fu_746_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln56_fu_405_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln87_1_fu_545_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln87_fu_603_p2             |       and|   0|  0|   2|           1|           1|
    |ap_condition_117               |       and|   0|  0|   2|           1|           1|
    |icmp_ln103_fu_698_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln105_fu_710_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln115_fu_770_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln132_fu_818_p2           |      icmp|   0|  0|  13|          16|           8|
    |icmp_ln34_1_fu_225_p2          |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln34_fu_187_p2            |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln35_1_fu_269_p2          |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln35_fu_231_p2            |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln53_fu_339_p2            |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln56_fu_373_p2            |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln70_fu_467_p2            |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln80_fu_527_p2            |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln87_1_fu_597_p2          |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln87_fu_591_p2            |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln91_1_fu_573_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln91_fu_533_p2            |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln94_fu_644_p2            |      icmp|   0|  0|   8|           2|           1|
    |a_full_mantissa_1_fu_393_p2    |      lshr|   0|  0|  35|          16|          16|
    |b_full_mantissa_1_fu_367_p2    |      lshr|   0|  0|  35|          16|          16|
    |ap_condition_81                |        or|   0|  0|   2|           1|           1|
    |ap_condition_87                |        or|   0|  0|   2|           1|           1|
    |or_ln133_fu_853_p2             |        or|   0|  0|  16|          16|          15|
    |or_ln137_fu_846_p2             |        or|   0|  0|  16|          16|          16|
    |or_ln34_fu_203_p2              |        or|   0|  0|   7|           7|           7|
    |or_ln35_fu_247_p2              |        or|   0|  0|   7|           7|           7|
    |a_align_exp_fu_323_p3          |    select|   0|  0|   8|           1|           1|
    |a_full_mantissa_2_fu_411_p3    |    select|   0|  0|  16|           1|          16|
    |b_align_exp_fu_331_p3          |    select|   0|  0|   8|           1|           1|
    |b_full_mantissa_2_fu_423_p3    |    select|   0|  0|  16|           1|          16|
    |final_mantissa_full_fu_810_p3  |    select|   0|  0|   7|           1|           7|
    |max_exp_13_fu_670_p3           |    select|   0|  0|  16|           1|          16|
    |max_exp_15_fu_782_p3           |    select|   0|  0|  16|           1|          16|
    |max_exp_4_fu_435_p3            |    select|   0|  0|   8|           1|           8|
    |result_mantissa_10_fu_732_p3   |    select|   0|  0|  32|           1|          32|
    |result_mantissa_11_fu_752_p3   |    select|   0|  0|  32|           1|          32|
    |result_mantissa_4_fu_491_p3    |    select|   0|  0|  16|           1|          17|
    |result_mantissa_5_fu_511_p3    |    select|   0|  0|  17|           1|          18|
    |result_mantissa_7_fu_678_p3    |    select|   0|  0|  17|           1|          18|
    |result_mantissa_9_fu_724_p3    |    select|   0|  0|  32|           1|          32|
    |result_sign_1_fu_519_p3        |    select|   0|  0|   2|           1|           1|
    |result_sign_fu_503_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln41_fu_291_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln42_fu_307_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln87_fu_551_p3          |    select|   0|  0|   2|           1|           2|
    |xor_ln103_fu_740_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln53_fu_399_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_451_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln70_fu_473_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln87_fu_539_p2             |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 808|         433|         509|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  14|          3|    1|          3|
    |ap_phi_mux_max_exp_3_phi_fu_111_p4  |  14|          3|   16|         48|
    |ap_phi_mux_retval_2_phi_fu_122_p10  |  14|          3|   16|         48|
    |ap_return                           |   9|          2|   16|         32|
    |max_exp_2_fu_92                     |   9|          2|   16|         32|
    |result_mantissa_2_fu_88             |   9|          2|   18|         36|
    |retval_2_reg_118                    |  26|          5|   16|         80|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  95|         20|   99|        279|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_return_preg           |  16|   0|   16|          0|
    |icmp_ln34_1_reg_870      |   1|   0|    1|          0|
    |icmp_ln35_1_reg_874      |   1|   0|    1|          0|
    |icmp_ln80_reg_884        |   1|   0|    1|          0|
    |max_exp_2_fu_92          |  16|   0|   16|          0|
    |result_mantissa_2_fu_88  |  18|   0|   18|          0|
    |result_sign_1_reg_878    |   1|   0|    1|          0|
    |retval_2_reg_118         |  16|   0|   16|          0|
    |select_ln87_reg_903      |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  88|   0|   88|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       bf16add|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       bf16add|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       bf16add|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       bf16add|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       bf16add|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       bf16add|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|       bf16add|  return value|
|a_bits     |   in|   16|     ap_none|        a_bits|        scalar|
|b_bits     |   in|   16|     ap_none|        b_bits|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_bits" [activation_accelerator.cpp:24]   --->   Operation 3 'read' 'b_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_bits" [activation_accelerator.cpp:24]   --->   Operation 4 'read' 'a_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_mantissa = trunc i16 %b_bits_read" [activation_accelerator.cpp:24]   --->   Operation 5 'trunc' 'b_mantissa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_mantissa = trunc i16 %a_bits_read" [activation_accelerator.cpp:24]   --->   Operation 6 'trunc' 'a_mantissa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 15" [activation_accelerator.cpp:26]   --->   Operation 7 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 15" [activation_accelerator.cpp:27]   --->   Operation 8 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_exp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_read, i32 7, i32 14" [activation_accelerator.cpp:28]   --->   Operation 9 'partselect' 'a_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_exp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %b_bits_read, i32 7, i32 14" [activation_accelerator.cpp:29]   --->   Operation 10 'partselect' 'b_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %a_mantissa" [activation_accelerator.cpp:30]   --->   Operation 11 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %b_mantissa" [activation_accelerator.cpp:31]   --->   Operation 12 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%icmp_ln34 = icmp_eq  i8 %a_exp, i8 0" [activation_accelerator.cpp:34]   --->   Operation 13 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%trunc_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_read, i32 7, i32 13" [activation_accelerator.cpp:34]   --->   Operation 14 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%or_ln34 = or i7 %trunc_ln3, i7 %a_mantissa" [activation_accelerator.cpp:34]   --->   Operation 15 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 14" [activation_accelerator.cpp:34]   --->   Operation 16 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_5, i7 %or_ln34" [activation_accelerator.cpp:34]   --->   Operation 17 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln34_1 = icmp_eq  i8 %or_ln, i8 0" [activation_accelerator.cpp:34]   --->   Operation 18 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.57ns)   --->   "%br_ln34 = br i1 %icmp_ln34_1, void %if.end, void %cleanup164" [activation_accelerator.cpp:34]   --->   Operation 19 'br' 'br_ln34' <Predicate = true> <Delay = 0.57>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_eq  i8 %b_exp, i8 0" [activation_accelerator.cpp:35]   --->   Operation 20 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%trunc_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %b_bits_read, i32 7, i32 13" [activation_accelerator.cpp:35]   --->   Operation 21 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%or_ln35 = or i7 %trunc_ln4, i7 %b_mantissa" [activation_accelerator.cpp:35]   --->   Operation 22 'or' 'or_ln35' <Predicate = (!icmp_ln34_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 14" [activation_accelerator.cpp:35]   --->   Operation 23 'bitselect' 'tmp_6' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_6, i7 %or_ln35" [activation_accelerator.cpp:35]   --->   Operation 24 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln35_1 = icmp_eq  i8 %or_ln1, i8 0" [activation_accelerator.cpp:35]   --->   Operation 25 'icmp' 'icmp_ln35_1' <Predicate = (!icmp_ln34_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.57ns)   --->   "%br_ln35 = br i1 %icmp_ln35_1, void %if.end29_ifconv, void %cleanup164" [activation_accelerator.cpp:35]   --->   Operation 26 'br' 'br_ln35' <Predicate = (!icmp_ln34_1)> <Delay = 0.57>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %a_mantissa" [activation_accelerator.cpp:41]   --->   Operation 27 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %b_mantissa" [activation_accelerator.cpp:42]   --->   Operation 28 'bitconcatenate' 'or_ln3' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.39ns)   --->   "%select_ln41 = select i1 %icmp_ln34, i8 %zext_ln30, i8 %or_ln2" [activation_accelerator.cpp:41]   --->   Operation 29 'select' 'select_ln41' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_full_mantissa = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln41, i8 0" [activation_accelerator.cpp:44]   --->   Operation 30 'bitconcatenate' 'a_full_mantissa' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln42 = select i1 %icmp_ln35, i8 %zext_ln31, i8 %or_ln3" [activation_accelerator.cpp:42]   --->   Operation 31 'select' 'select_ln42' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%b_full_mantissa = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln42, i8 0" [activation_accelerator.cpp:45]   --->   Operation 32 'bitconcatenate' 'b_full_mantissa' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.39ns)   --->   "%a_align_exp = select i1 %icmp_ln34, i8 1, i8 %a_exp" [activation_accelerator.cpp:48]   --->   Operation 33 'select' 'a_align_exp' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.39ns)   --->   "%b_align_exp = select i1 %icmp_ln35, i8 1, i8 %b_exp" [activation_accelerator.cpp:49]   --->   Operation 34 'select' 'b_align_exp' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%icmp_ln53 = icmp_ugt  i8 %a_align_exp, i8 %b_align_exp" [activation_accelerator.cpp:53]   --->   Operation 35 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i8 %a_align_exp" [activation_accelerator.cpp:55]   --->   Operation 36 'zext' 'zext_ln55' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i8 %b_align_exp" [activation_accelerator.cpp:55]   --->   Operation 37 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.76ns)   --->   "%sub_ln55 = sub i9 %zext_ln55, i9 %zext_ln55_1" [activation_accelerator.cpp:55]   --->   Operation 38 'sub' 'sub_ln55' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node b_full_mantissa_2)   --->   "%sext_ln55 = sext i9 %sub_ln55" [activation_accelerator.cpp:55]   --->   Operation 39 'sext' 'sext_ln55' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node b_full_mantissa_2)   --->   "%sext_ln55cast = trunc i32 %sext_ln55" [activation_accelerator.cpp:55]   --->   Operation 40 'trunc' 'sext_ln55cast' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node b_full_mantissa_2)   --->   "%b_full_mantissa_1 = lshr i16 %b_full_mantissa, i16 %sext_ln55cast" [activation_accelerator.cpp:55]   --->   Operation 41 'lshr' 'b_full_mantissa_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%icmp_ln56 = icmp_ugt  i8 %b_align_exp, i8 %a_align_exp" [activation_accelerator.cpp:56]   --->   Operation 42 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.76ns)   --->   "%sub_ln58 = sub i9 %zext_ln55_1, i9 %zext_ln55" [activation_accelerator.cpp:58]   --->   Operation 43 'sub' 'sub_ln58' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node a_full_mantissa_2)   --->   "%sext_ln58 = sext i9 %sub_ln58" [activation_accelerator.cpp:58]   --->   Operation 44 'sext' 'sext_ln58' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node a_full_mantissa_2)   --->   "%sext_ln58cast = trunc i32 %sext_ln58" [activation_accelerator.cpp:58]   --->   Operation 45 'trunc' 'sext_ln58cast' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node a_full_mantissa_2)   --->   "%a_full_mantissa_1 = lshr i16 %a_full_mantissa, i16 %sext_ln58cast" [activation_accelerator.cpp:58]   --->   Operation 46 'lshr' 'a_full_mantissa_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln56)   --->   "%xor_ln53 = xor i1 %icmp_ln53, i1 1" [activation_accelerator.cpp:53]   --->   Operation 47 'xor' 'xor_ln53' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln56 = and i1 %icmp_ln56, i1 %xor_ln53" [activation_accelerator.cpp:56]   --->   Operation 48 'and' 'and_ln56' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.90ns) (out node of the LUT)   --->   "%a_full_mantissa_2 = select i1 %and_ln56, i16 %a_full_mantissa_1, i16 %a_full_mantissa" [activation_accelerator.cpp:56]   --->   Operation 49 'select' 'a_full_mantissa_2' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i16 %a_full_mantissa_2" [activation_accelerator.cpp:41]   --->   Operation 50 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.90ns) (out node of the LUT)   --->   "%b_full_mantissa_2 = select i1 %icmp_ln53, i16 %b_full_mantissa_1, i16 %b_full_mantissa" [activation_accelerator.cpp:53]   --->   Operation 51 'select' 'b_full_mantissa_2' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i16 %b_full_mantissa_2" [activation_accelerator.cpp:42]   --->   Operation 52 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.39ns)   --->   "%max_exp_4 = select i1 %and_ln56, i8 %b_exp, i8 %a_exp" [activation_accelerator.cpp:56]   --->   Operation 53 'select' 'max_exp_4' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %max_exp_4" [activation_accelerator.cpp:52]   --->   Operation 54 'zext' 'zext_ln52' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i8 %max_exp_4" [activation_accelerator.cpp:52]   --->   Operation 55 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.28ns)   --->   "%xor_ln66 = xor i1 %tmp_1, i1 %tmp_4" [activation_accelerator.cpp:66]   --->   Operation 56 'xor' 'xor_ln66' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.85ns)   --->   "%result_mantissa = add i17 %zext_ln42_1, i17 %zext_ln41_1" [activation_accelerator.cpp:67]   --->   Operation 57 'add' 'result_mantissa' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_5)   --->   "%zext_ln64 = zext i17 %result_mantissa" [activation_accelerator.cpp:64]   --->   Operation 58 'zext' 'zext_ln64' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.10ns)   --->   "%icmp_ln70 = icmp_ult  i16 %a_full_mantissa_2, i16 %b_full_mantissa_2" [activation_accelerator.cpp:70]   --->   Operation 59 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.28ns)   --->   "%xor_ln70 = xor i1 %icmp_ln70, i1 1" [activation_accelerator.cpp:70]   --->   Operation 60 'xor' 'xor_ln70' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.85ns)   --->   "%result_mantissa_1 = sub i17 %zext_ln41_1, i17 %zext_ln42_1" [activation_accelerator.cpp:71]   --->   Operation 61 'sub' 'result_mantissa_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.85ns)   --->   "%result_mantissa_3 = sub i17 %zext_ln42_1, i17 %zext_ln41_1" [activation_accelerator.cpp:74]   --->   Operation 62 'sub' 'result_mantissa_3' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_5)   --->   "%result_mantissa_4 = select i1 %xor_ln70, i17 %result_mantissa_1, i17 %result_mantissa_3" [activation_accelerator.cpp:70]   --->   Operation 63 'select' 'result_mantissa_4' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_5)   --->   "%sext_ln70 = sext i17 %result_mantissa_4" [activation_accelerator.cpp:70]   --->   Operation 64 'sext' 'sext_ln70' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node result_sign_1)   --->   "%result_sign = select i1 %xor_ln70, i1 %tmp_1, i1 %tmp_4" [activation_accelerator.cpp:70]   --->   Operation 65 'select' 'result_sign' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.35ns) (out node of the LUT)   --->   "%result_mantissa_5 = select i1 %xor_ln66, i18 %sext_ln70, i18 %zext_ln64" [activation_accelerator.cpp:66]   --->   Operation 66 'select' 'result_mantissa_5' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.17ns) (out node of the LUT)   --->   "%result_sign_1 = select i1 %xor_ln66, i1 %result_sign, i1 %tmp_1" [activation_accelerator.cpp:66]   --->   Operation 67 'select' 'result_sign_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.08ns)   --->   "%icmp_ln80 = icmp_eq  i18 %result_mantissa_5, i18 0" [activation_accelerator.cpp:80]   --->   Operation 68 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.57ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %VITIS_LOOP_87_1, void %cleanup164" [activation_accelerator.cpp:80]   --->   Operation 69 'br' 'br_ln80' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1)> <Delay = 0.57>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%result_mantissa_2 = alloca i32 1"   --->   Operation 70 'alloca' 'result_mantissa_2' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%max_exp_2 = alloca i32 1"   --->   Operation 71 'alloca' 'max_exp_2' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.84ns)   --->   "%icmp_ln91 = icmp_eq  i8 %max_exp_4, i8 0" [activation_accelerator.cpp:91]   --->   Operation 72 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln87)   --->   "%xor_ln87 = xor i1 %trunc_ln52, i1 1" [activation_accelerator.cpp:87]   --->   Operation 73 'xor' 'xor_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln87)   --->   "%and_ln87_1 = and i1 %icmp_ln91, i1 %xor_ln87" [activation_accelerator.cpp:87]   --->   Operation 74 'and' 'and_ln87_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln87 = select i1 %and_ln87_1, i16 65535, i16 0" [activation_accelerator.cpp:87]   --->   Operation 75 'select' 'select_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln87 = store i16 %zext_ln52, i16 %max_exp_2" [activation_accelerator.cpp:87]   --->   Operation 76 'store' 'store_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln87 = store i18 %result_mantissa_5, i18 %result_mantissa_2" [activation_accelerator.cpp:87]   --->   Operation 77 'store' 'store_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln87 = br void %while.cond" [activation_accelerator.cpp:87]   --->   Operation 78 'br' 'br_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%max_exp_10 = load i16 %max_exp_2" [activation_accelerator.cpp:89]   --->   Operation 79 'load' 'max_exp_10' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.10ns)   --->   "%icmp_ln91_1 = icmp_eq  i16 %max_exp_10, i16 %select_ln87" [activation_accelerator.cpp:91]   --->   Operation 80 'icmp' 'icmp_ln91_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%br_ln91 = br i1 %icmp_ln91_1, void %while.cond.split, void %while.end_ifconv" [activation_accelerator.cpp:91]   --->   Operation 81 'br' 'br_ln91' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80)> <Delay = 0.42>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%result_mantissa_2_load_1 = load i18 %result_mantissa_2" [activation_accelerator.cpp:87]   --->   Operation 82 'load' 'result_mantissa_2_load_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [activation_accelerator.cpp:64]   --->   Operation 83 'specloopname' 'specloopname_ln64' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %result_mantissa_2_load_1, i32 15, i32 17" [activation_accelerator.cpp:87]   --->   Operation 84 'partselect' 'tmp_7' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.58ns)   --->   "%icmp_ln87 = icmp_eq  i3 %tmp_7, i3 0" [activation_accelerator.cpp:87]   --->   Operation 85 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.10ns)   --->   "%icmp_ln87_1 = icmp_ne  i16 %max_exp_10, i16 0" [activation_accelerator.cpp:87]   --->   Operation 86 'icmp' 'icmp_ln87_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.28ns)   --->   "%and_ln87 = and i1 %icmp_ln87, i1 %icmp_ln87_1" [activation_accelerator.cpp:87]   --->   Operation 87 'and' 'and_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln87 = br i1 %and_ln87, void %while.end_ifconv, void %while.body" [activation_accelerator.cpp:87]   --->   Operation 88 'br' 'br_ln87' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1)> <Delay = 0.42>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%result_mantissa_6 = shl i18 %result_mantissa_2_load_1, i18 1" [activation_accelerator.cpp:88]   --->   Operation 89 'shl' 'result_mantissa_6' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1 & and_ln87)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.85ns)   --->   "%max_exp_11 = add i16 %max_exp_10, i16 65535" [activation_accelerator.cpp:89]   --->   Operation 90 'add' 'max_exp_11' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1 & and_ln87)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln91 = store i16 %max_exp_11, i16 %max_exp_2" [activation_accelerator.cpp:91]   --->   Operation 91 'store' 'store_ln91' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1 & and_ln87)> <Delay = 0.42>
ST_2 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln91 = store i18 %result_mantissa_6, i18 %result_mantissa_2" [activation_accelerator.cpp:91]   --->   Operation 92 'store' 'store_ln91' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1 & and_ln87)> <Delay = 0.42>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln91 = br void %while.cond" [activation_accelerator.cpp:91]   --->   Operation 93 'br' 'br_ln91' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !icmp_ln91_1 & and_ln87)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%max_exp_3 = phi i16 0, void %while.cond, i16 %max_exp_10, void %while.cond.split"   --->   Operation 94 'phi' 'max_exp_3' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%result_mantissa_2_load = load i18 %result_mantissa_2" [activation_accelerator.cpp:94]   --->   Operation 95 'load' 'result_mantissa_2_load' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %result_mantissa_2_load, i32 16, i32 17" [activation_accelerator.cpp:94]   --->   Operation 96 'partselect' 'tmp_8' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.44ns)   --->   "%icmp_ln94 = icmp_ne  i2 %tmp_8, i2 0" [activation_accelerator.cpp:94]   --->   Operation 97 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %result_mantissa_2_load, i32 1, i32 17" [activation_accelerator.cpp:95]   --->   Operation 98 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i17 %trunc_ln8" [activation_accelerator.cpp:96]   --->   Operation 99 'sext' 'sext_ln96' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.85ns)   --->   "%max_exp_12 = add i16 %max_exp_3, i16 1" [activation_accelerator.cpp:96]   --->   Operation 100 'add' 'max_exp_12' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.35ns)   --->   "%max_exp_13 = select i1 %icmp_ln94, i16 %max_exp_12, i16 %max_exp_3" [activation_accelerator.cpp:94]   --->   Operation 101 'select' 'max_exp_13' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.36ns)   --->   "%result_mantissa_7 = select i1 %icmp_ln94, i18 %sext_ln96, i18 %result_mantissa_2_load" [activation_accelerator.cpp:94]   --->   Operation 102 'select' 'result_mantissa_7' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i18 %result_mantissa_7" [activation_accelerator.cpp:64]   --->   Operation 103 'sext' 'sext_ln64' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i31 %sext_ln64" [activation_accelerator.cpp:64]   --->   Operation 104 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%rounding_bits = trunc i18 %result_mantissa_7" [activation_accelerator.cpp:64]   --->   Operation 105 'trunc' 'rounding_bits' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.84ns)   --->   "%icmp_ln103 = icmp_ugt  i8 %rounding_bits, i8 128" [activation_accelerator.cpp:103]   --->   Operation 106 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.00ns)   --->   "%result_mantissa_8 = add i32 %zext_ln64_1, i32 256" [activation_accelerator.cpp:104]   --->   Operation 107 'add' 'result_mantissa_8' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.84ns)   --->   "%icmp_ln105 = icmp_eq  i8 %rounding_bits, i8 128" [activation_accelerator.cpp:105]   --->   Operation 108 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_11)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %result_mantissa_7, i32 8" [activation_accelerator.cpp:107]   --->   Operation 109 'bitselect' 'tmp_9' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_11)   --->   "%result_mantissa_9 = select i1 %tmp_9, i32 %result_mantissa_8, i32 %zext_ln64_1" [activation_accelerator.cpp:107]   --->   Operation 110 'select' 'result_mantissa_9' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_mantissa_10 = select i1 %icmp_ln103, i32 %result_mantissa_8, i32 %zext_ln64_1" [activation_accelerator.cpp:103]   --->   Operation 111 'select' 'result_mantissa_10' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%xor_ln103 = xor i1 %icmp_ln103, i1 1" [activation_accelerator.cpp:103]   --->   Operation 112 'xor' 'xor_ln103' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln105 = and i1 %icmp_ln105, i1 %xor_ln103" [activation_accelerator.cpp:105]   --->   Operation 113 'and' 'and_ln105' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_mantissa_11 = select i1 %and_ln105, i32 %result_mantissa_9, i32 %result_mantissa_10" [activation_accelerator.cpp:105]   --->   Operation 114 'select' 'result_mantissa_11' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_mantissa_11, i32 16, i32 31" [activation_accelerator.cpp:115]   --->   Operation 115 'partselect' 'tmp_10' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.10ns)   --->   "%icmp_ln115 = icmp_ne  i16 %tmp_10, i16 0" [activation_accelerator.cpp:115]   --->   Operation 116 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.85ns)   --->   "%max_exp_14 = add i16 %max_exp_13, i16 1" [activation_accelerator.cpp:117]   --->   Operation 117 'add' 'max_exp_14' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.35ns)   --->   "%max_exp_15 = select i1 %icmp_ln115, i16 %max_exp_14, i16 %max_exp_13" [activation_accelerator.cpp:115]   --->   Operation 118 'select' 'max_exp_15' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result_mantissa_11, i32 9, i32 15" [activation_accelerator.cpp:121]   --->   Operation 119 'partselect' 'tmp_2' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result_mantissa_11, i32 8, i32 14" [activation_accelerator.cpp:121]   --->   Operation 120 'partselect' 'tmp_3' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.36ns)   --->   "%final_mantissa_full = select i1 %icmp_ln115, i7 %tmp_2, i7 %tmp_3" [activation_accelerator.cpp:115]   --->   Operation 121 'select' 'final_mantissa_full' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (1.10ns)   --->   "%icmp_ln132 = icmp_ugt  i16 %max_exp_15, i16 254" [activation_accelerator.cpp:132]   --->   Operation 122 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln137_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %result_sign_1, i15 0" [activation_accelerator.cpp:137]   --->   Operation 123 'bitconcatenate' 'shl_ln137_1' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %if.end144, void %if.then139" [activation_accelerator.cpp:132]   --->   Operation 124 'br' 'br_ln132' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln137)   --->   "%shl_ln137 = shl i16 %max_exp_15, i16 7" [activation_accelerator.cpp:137]   --->   Operation 125 'shl' 'shl_ln137' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87 & !icmp_ln132) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1 & !icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln137)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %result_sign_1, i8 0, i7 %final_mantissa_full" [activation_accelerator.cpp:137]   --->   Operation 126 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87 & !icmp_ln132) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1 & !icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.18ns) (out node of the LUT)   --->   "%or_ln137 = or i16 %tmp, i16 %shl_ln137" [activation_accelerator.cpp:137]   --->   Operation 127 'or' 'or_ln137' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87 & !icmp_ln132) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1 & !icmp_ln132)> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.57ns)   --->   "%br_ln137 = br void %cleanup164" [activation_accelerator.cpp:137]   --->   Operation 128 'br' 'br_ln137' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87 & !icmp_ln132) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1 & !icmp_ln132)> <Delay = 0.57>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln133 = or i16 %shl_ln137_1, i16 32640" [activation_accelerator.cpp:133]   --->   Operation 129 'or' 'or_ln133' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87 & icmp_ln132) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1 & icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.57ns)   --->   "%br_ln133 = br void %cleanup164" [activation_accelerator.cpp:133]   --->   Operation 130 'br' 'br_ln133' <Predicate = (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & !and_ln87 & icmp_ln132) | (!icmp_ln34_1 & !icmp_ln35_1 & !icmp_ln80 & icmp_ln91_1 & icmp_ln132)> <Delay = 0.57>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%retval_2 = phi i16 %or_ln133, void %if.then139, i16 %or_ln137, void %if.end144, i16 %b_bits_read, void %entry, i16 %a_bits_read, void %if.end, i16 0, void %if.end29_ifconv" [activation_accelerator.cpp:133]   --->   Operation 131 'phi' 'retval_2' <Predicate = (!and_ln87) | (icmp_ln91_1) | (icmp_ln80) | (icmp_ln35_1) | (icmp_ln34_1)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln138 = ret i16 %retval_2" [activation_accelerator.cpp:138]   --->   Operation 132 'ret' 'ret_ln138' <Predicate = (!and_ln87) | (icmp_ln91_1) | (icmp_ln80) | (icmp_ln35_1) | (icmp_ln34_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_bits]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_bits]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_bits_read              (read          ) [ 011]
a_bits_read              (read          ) [ 011]
b_mantissa               (trunc         ) [ 000]
a_mantissa               (trunc         ) [ 000]
tmp_1                    (bitselect     ) [ 000]
tmp_4                    (bitselect     ) [ 000]
a_exp                    (partselect    ) [ 000]
b_exp                    (partselect    ) [ 000]
zext_ln30                (zext          ) [ 000]
zext_ln31                (zext          ) [ 000]
icmp_ln34                (icmp          ) [ 000]
trunc_ln3                (partselect    ) [ 000]
or_ln34                  (or            ) [ 000]
tmp_5                    (bitselect     ) [ 000]
or_ln                    (bitconcatenate) [ 000]
icmp_ln34_1              (icmp          ) [ 011]
br_ln34                  (br            ) [ 011]
icmp_ln35                (icmp          ) [ 000]
trunc_ln4                (partselect    ) [ 000]
or_ln35                  (or            ) [ 000]
tmp_6                    (bitselect     ) [ 000]
or_ln1                   (bitconcatenate) [ 000]
icmp_ln35_1              (icmp          ) [ 011]
br_ln35                  (br            ) [ 011]
or_ln2                   (bitconcatenate) [ 000]
or_ln3                   (bitconcatenate) [ 000]
select_ln41              (select        ) [ 000]
a_full_mantissa          (bitconcatenate) [ 000]
select_ln42              (select        ) [ 000]
b_full_mantissa          (bitconcatenate) [ 000]
a_align_exp              (select        ) [ 000]
b_align_exp              (select        ) [ 000]
icmp_ln53                (icmp          ) [ 000]
zext_ln55                (zext          ) [ 000]
zext_ln55_1              (zext          ) [ 000]
sub_ln55                 (sub           ) [ 000]
sext_ln55                (sext          ) [ 000]
sext_ln55cast            (trunc         ) [ 000]
b_full_mantissa_1        (lshr          ) [ 000]
icmp_ln56                (icmp          ) [ 000]
sub_ln58                 (sub           ) [ 000]
sext_ln58                (sext          ) [ 000]
sext_ln58cast            (trunc         ) [ 000]
a_full_mantissa_1        (lshr          ) [ 000]
xor_ln53                 (xor           ) [ 000]
and_ln56                 (and           ) [ 000]
a_full_mantissa_2        (select        ) [ 000]
zext_ln41_1              (zext          ) [ 000]
b_full_mantissa_2        (select        ) [ 000]
zext_ln42_1              (zext          ) [ 000]
max_exp_4                (select        ) [ 000]
zext_ln52                (zext          ) [ 000]
trunc_ln52               (trunc         ) [ 000]
xor_ln66                 (xor           ) [ 000]
result_mantissa          (add           ) [ 000]
zext_ln64                (zext          ) [ 000]
icmp_ln70                (icmp          ) [ 000]
xor_ln70                 (xor           ) [ 000]
result_mantissa_1        (sub           ) [ 000]
result_mantissa_3        (sub           ) [ 000]
result_mantissa_4        (select        ) [ 000]
sext_ln70                (sext          ) [ 000]
result_sign              (select        ) [ 000]
result_mantissa_5        (select        ) [ 000]
result_sign_1            (select        ) [ 001]
icmp_ln80                (icmp          ) [ 011]
br_ln80                  (br            ) [ 011]
result_mantissa_2        (alloca        ) [ 011]
max_exp_2                (alloca        ) [ 011]
icmp_ln91                (icmp          ) [ 000]
xor_ln87                 (xor           ) [ 000]
and_ln87_1               (and           ) [ 000]
select_ln87              (select        ) [ 001]
store_ln87               (store         ) [ 000]
store_ln87               (store         ) [ 000]
br_ln87                  (br            ) [ 000]
max_exp_10               (load          ) [ 000]
icmp_ln91_1              (icmp          ) [ 001]
br_ln91                  (br            ) [ 000]
result_mantissa_2_load_1 (load          ) [ 000]
specloopname_ln64        (specloopname  ) [ 000]
tmp_7                    (partselect    ) [ 000]
icmp_ln87                (icmp          ) [ 000]
icmp_ln87_1              (icmp          ) [ 000]
and_ln87                 (and           ) [ 001]
br_ln87                  (br            ) [ 000]
result_mantissa_6        (shl           ) [ 000]
max_exp_11               (add           ) [ 000]
store_ln91               (store         ) [ 000]
store_ln91               (store         ) [ 000]
br_ln91                  (br            ) [ 000]
max_exp_3                (phi           ) [ 000]
result_mantissa_2_load   (load          ) [ 000]
tmp_8                    (partselect    ) [ 000]
icmp_ln94                (icmp          ) [ 000]
trunc_ln8                (partselect    ) [ 000]
sext_ln96                (sext          ) [ 000]
max_exp_12               (add           ) [ 000]
max_exp_13               (select        ) [ 000]
result_mantissa_7        (select        ) [ 000]
sext_ln64                (sext          ) [ 000]
zext_ln64_1              (zext          ) [ 000]
rounding_bits            (trunc         ) [ 000]
icmp_ln103               (icmp          ) [ 000]
result_mantissa_8        (add           ) [ 000]
icmp_ln105               (icmp          ) [ 000]
tmp_9                    (bitselect     ) [ 000]
result_mantissa_9        (select        ) [ 000]
result_mantissa_10       (select        ) [ 000]
xor_ln103                (xor           ) [ 000]
and_ln105                (and           ) [ 000]
result_mantissa_11       (select        ) [ 000]
tmp_10                   (partselect    ) [ 000]
icmp_ln115               (icmp          ) [ 000]
max_exp_14               (add           ) [ 000]
max_exp_15               (select        ) [ 000]
tmp_2                    (partselect    ) [ 000]
tmp_3                    (partselect    ) [ 000]
final_mantissa_full      (select        ) [ 000]
icmp_ln132               (icmp          ) [ 001]
shl_ln137_1              (bitconcatenate) [ 000]
br_ln132                 (br            ) [ 000]
shl_ln137                (shl           ) [ 000]
tmp                      (bitconcatenate) [ 000]
or_ln137                 (or            ) [ 000]
br_ln137                 (br            ) [ 000]
or_ln133                 (or            ) [ 000]
br_ln133                 (br            ) [ 000]
retval_2                 (phi           ) [ 001]
ret_ln138                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_bits">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_bits"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_bits">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_bits"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="result_mantissa_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_mantissa_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="max_exp_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_exp_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_bits_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_bits_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="a_bits_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_bits_read/1 "/>
</bind>
</comp>

<comp id="108" class="1005" name="max_exp_3_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="max_exp_3 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="max_exp_3_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="16" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_exp_3/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="retval_2_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="1"/>
<pin id="120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="retval_2 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="retval_2_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="4" bw="16" slack="1"/>
<pin id="128" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="16" slack="1"/>
<pin id="130" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="8" bw="1" slack="1"/>
<pin id="132" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="10" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_2/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="b_mantissa_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b_mantissa/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="a_mantissa_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a_mantissa/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_4_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="a_exp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="0" index="3" bw="5" slack="0"/>
<pin id="164" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_exp/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="b_exp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="0" index="3" bw="5" slack="0"/>
<pin id="174" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_exp/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln30_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln31_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln34_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="0" index="3" bw="5" slack="0"/>
<pin id="198" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="or_ln34_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_5_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="or_ln_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln34_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln35_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln4_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="0" index="3" bw="5" slack="0"/>
<pin id="242" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="or_ln35_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="0"/>
<pin id="250" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_6_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="or_ln1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln35_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="or_ln2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="or_ln3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="0"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln41_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="0" index="2" bw="8" slack="0"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="a_full_mantissa_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="a_full_mantissa/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln42_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="0" index="2" bw="8" slack="0"/>
<pin id="311" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="b_full_mantissa_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_full_mantissa/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="a_align_exp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_align_exp/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="b_align_exp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="0" index="2" bw="8" slack="0"/>
<pin id="335" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_align_exp/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln53_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln55_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln55_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sub_ln55_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln55/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sext_ln55_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln55cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln55cast/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="b_full_mantissa_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="b_full_mantissa_1/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln56_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sub_ln58_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln58_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln58cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="0"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln58cast/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="a_full_mantissa_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="a_full_mantissa_1/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="xor_ln53_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="and_ln56_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="a_full_mantissa_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="0" index="2" bw="16" slack="0"/>
<pin id="415" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_full_mantissa_2/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln41_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="b_full_mantissa_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="16" slack="0"/>
<pin id="426" dir="0" index="2" bw="16" slack="0"/>
<pin id="427" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_full_mantissa_2/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln42_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="max_exp_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="0" index="2" bw="8" slack="0"/>
<pin id="439" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_exp_4/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln52_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln52_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="xor_ln66_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="result_mantissa_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="0"/>
<pin id="460" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_mantissa/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln64_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="17" slack="0"/>
<pin id="465" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln70_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="0" index="1" bw="16" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="xor_ln70_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln70/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="result_mantissa_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="0" index="1" bw="16" slack="0"/>
<pin id="482" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_mantissa_1/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="result_mantissa_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="0" index="1" bw="16" slack="0"/>
<pin id="488" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_mantissa_3/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="result_mantissa_4_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="17" slack="0"/>
<pin id="494" dir="0" index="2" bw="17" slack="0"/>
<pin id="495" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mantissa_4/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln70_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="17" slack="0"/>
<pin id="501" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="result_sign_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_sign/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="result_mantissa_5_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="18" slack="0"/>
<pin id="514" dir="0" index="2" bw="18" slack="0"/>
<pin id="515" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mantissa_5/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="result_sign_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_sign_1/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln80_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="18" slack="0"/>
<pin id="529" dir="0" index="1" bw="18" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln91_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="xor_ln87_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln87/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="and_ln87_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln87_1/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln87_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="0"/>
<pin id="554" dir="0" index="2" bw="16" slack="0"/>
<pin id="555" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln87_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="16" slack="0"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln87_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="18" slack="0"/>
<pin id="566" dir="0" index="1" bw="18" slack="0"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="max_exp_10_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="1"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_exp_10/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln91_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="1"/>
<pin id="576" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_1/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="result_mantissa_2_load_1_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="18" slack="1"/>
<pin id="580" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_mantissa_2_load_1/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_7_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="0" index="1" bw="18" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="0" index="3" bw="6" slack="0"/>
<pin id="586" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln87_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="0"/>
<pin id="593" dir="0" index="1" bw="3" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln87_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="0"/>
<pin id="599" dir="0" index="1" bw="16" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_1/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="and_ln87_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln87/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="result_mantissa_6_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="18" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="result_mantissa_6/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="max_exp_11_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="max_exp_11/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln91_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="1"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln91_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="18" slack="0"/>
<pin id="628" dir="0" index="1" bw="18" slack="1"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="result_mantissa_2_load_load_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="18" slack="1"/>
<pin id="633" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_mantissa_2_load/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_8_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="0"/>
<pin id="636" dir="0" index="1" bw="18" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln94_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln8_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="17" slack="0"/>
<pin id="652" dir="0" index="1" bw="18" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="0" index="3" bw="6" slack="0"/>
<pin id="655" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sext_ln96_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="17" slack="0"/>
<pin id="662" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="max_exp_12_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="max_exp_12/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="max_exp_13_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="16" slack="0"/>
<pin id="673" dir="0" index="2" bw="16" slack="0"/>
<pin id="674" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_exp_13/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="result_mantissa_7_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="18" slack="0"/>
<pin id="681" dir="0" index="2" bw="18" slack="0"/>
<pin id="682" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mantissa_7/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sext_ln64_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="18" slack="0"/>
<pin id="688" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln64_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="18" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="rounding_bits_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="18" slack="0"/>
<pin id="696" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rounding_bits/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="icmp_ln103_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="result_mantissa_8_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="31" slack="0"/>
<pin id="706" dir="0" index="1" bw="10" slack="0"/>
<pin id="707" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_mantissa_8/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="icmp_ln105_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_9_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="18" slack="0"/>
<pin id="719" dir="0" index="2" bw="5" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="result_mantissa_9_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="0" index="2" bw="32" slack="0"/>
<pin id="728" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mantissa_9/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="result_mantissa_10_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="0"/>
<pin id="735" dir="0" index="2" bw="32" slack="0"/>
<pin id="736" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mantissa_10/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="xor_ln103_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln103/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="and_ln105_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="result_mantissa_11_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="0" index="2" bw="32" slack="0"/>
<pin id="756" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mantissa_11/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_10_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="0" index="2" bw="6" slack="0"/>
<pin id="764" dir="0" index="3" bw="6" slack="0"/>
<pin id="765" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="770" class="1004" name="icmp_ln115_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="0" index="1" bw="16" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="max_exp_14_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="max_exp_14/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="max_exp_15_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="16" slack="0"/>
<pin id="785" dir="0" index="2" bw="16" slack="0"/>
<pin id="786" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_exp_15/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_2_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="7" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="0"/>
<pin id="793" dir="0" index="2" bw="5" slack="0"/>
<pin id="794" dir="0" index="3" bw="5" slack="0"/>
<pin id="795" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="7" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="0" index="2" bw="5" slack="0"/>
<pin id="804" dir="0" index="3" bw="5" slack="0"/>
<pin id="805" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="810" class="1004" name="final_mantissa_full_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="7" slack="0"/>
<pin id="813" dir="0" index="2" bw="7" slack="0"/>
<pin id="814" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="final_mantissa_full/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="icmp_ln132_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="16" slack="0"/>
<pin id="820" dir="0" index="1" bw="16" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/2 "/>
</bind>
</comp>

<comp id="824" class="1004" name="shl_ln137_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="1"/>
<pin id="827" dir="0" index="2" bw="1" slack="0"/>
<pin id="828" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_1/2 "/>
</bind>
</comp>

<comp id="831" class="1004" name="shl_ln137_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="0"/>
<pin id="833" dir="0" index="1" bw="4" slack="0"/>
<pin id="834" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln137/2 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="1"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="0" index="3" bw="7" slack="0"/>
<pin id="842" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="846" class="1004" name="or_ln137_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="0"/>
<pin id="848" dir="0" index="1" bw="16" slack="0"/>
<pin id="849" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln137/2 "/>
</bind>
</comp>

<comp id="853" class="1004" name="or_ln133_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="0"/>
<pin id="855" dir="0" index="1" bw="16" slack="0"/>
<pin id="856" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln133/2 "/>
</bind>
</comp>

<comp id="860" class="1005" name="b_bits_read_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="1"/>
<pin id="862" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_bits_read "/>
</bind>
</comp>

<comp id="865" class="1005" name="a_bits_read_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="1"/>
<pin id="867" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_bits_read "/>
</bind>
</comp>

<comp id="870" class="1005" name="icmp_ln34_1_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34_1 "/>
</bind>
</comp>

<comp id="874" class="1005" name="icmp_ln35_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="result_sign_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="1"/>
<pin id="880" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_sign_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="icmp_ln80_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="888" class="1005" name="result_mantissa_2_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="18" slack="0"/>
<pin id="890" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="result_mantissa_2 "/>
</bind>
</comp>

<comp id="896" class="1005" name="max_exp_2_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="max_exp_2 "/>
</bind>
</comp>

<comp id="903" class="1005" name="select_ln87_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="16" slack="1"/>
<pin id="905" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln87 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="134"><net_src comp="118" pin="1"/><net_sink comp="122" pin=8"/></net>

<net id="138"><net_src comp="96" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="102" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="102" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="96" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="102" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="96" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="182"><net_src comp="139" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="135" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="159" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="102" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="207"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="139" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="102" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="209" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="203" pin="2"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="169" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="96" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="251"><net_src comp="237" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="135" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="96" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="253" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="247" pin="2"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="139" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="135" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="296"><net_src comp="187" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="179" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="275" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="291" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="231" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="183" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="283" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="307" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="187" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="159" pin="4"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="231" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="169" pin="4"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="323" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="331" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="323" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="331" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="345" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="315" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="331" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="323" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="349" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="345" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="299" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="339" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="24" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="373" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="399" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="393" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="299" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="339" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="367" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="315" pin="3"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="405" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="169" pin="4"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="159" pin="4"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="435" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="143" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="151" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="431" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="419" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="411" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="423" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="24" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="419" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="431" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="431" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="419" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="473" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="479" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="473" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="143" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="151" pin="3"/><net_sink comp="503" pin=2"/></net>

<net id="516"><net_src comp="451" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="499" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="463" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="451" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="503" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="143" pin="3"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="511" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="30" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="435" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="16" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="447" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="24" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="533" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="34" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="36" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="443" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="511" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="569" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="587"><net_src comp="42" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="8" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="44" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="595"><net_src comp="581" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="46" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="569" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="36" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="591" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="578" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="48" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="569" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="34" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="609" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="640"><net_src comp="50" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="52" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="44" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="648"><net_src comp="634" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="54" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="656"><net_src comp="56" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="631" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="32" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="44" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="663"><net_src comp="650" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="111" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="58" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="644" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="111" pin="4"/><net_sink comp="670" pin=2"/></net>

<net id="683"><net_src comp="644" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="660" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="631" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="689"><net_src comp="678" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="678" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="60" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="690" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="62" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="694" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="60" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="64" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="678" pin="3"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="66" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="729"><net_src comp="716" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="704" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="690" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="737"><net_src comp="698" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="704" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="690" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="698" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="24" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="710" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="724" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="732" pin="3"/><net_sink comp="752" pin=2"/></net>

<net id="766"><net_src comp="68" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="752" pin="3"/><net_sink comp="760" pin=1"/></net>

<net id="768"><net_src comp="52" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="769"><net_src comp="70" pin="0"/><net_sink comp="760" pin=3"/></net>

<net id="774"><net_src comp="760" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="36" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="670" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="58" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="787"><net_src comp="770" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="776" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="670" pin="3"/><net_sink comp="782" pin=2"/></net>

<net id="796"><net_src comp="72" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="752" pin="3"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="74" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="799"><net_src comp="8" pin="0"/><net_sink comp="790" pin=3"/></net>

<net id="806"><net_src comp="72" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="752" pin="3"/><net_sink comp="800" pin=1"/></net>

<net id="808"><net_src comp="66" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="809"><net_src comp="14" pin="0"/><net_sink comp="800" pin=3"/></net>

<net id="815"><net_src comp="770" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="790" pin="4"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="800" pin="4"/><net_sink comp="810" pin=2"/></net>

<net id="822"><net_src comp="782" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="76" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="829"><net_src comp="78" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="80" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="835"><net_src comp="782" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="82" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="843"><net_src comp="84" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="16" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="845"><net_src comp="810" pin="3"/><net_sink comp="837" pin=3"/></net>

<net id="850"><net_src comp="837" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="831" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="852"><net_src comp="846" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="857"><net_src comp="824" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="86" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="859"><net_src comp="853" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="863"><net_src comp="96" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="868"><net_src comp="102" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="122" pin=6"/></net>

<net id="873"><net_src comp="225" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="269" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="519" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="887"><net_src comp="527" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="88" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="894"><net_src comp="888" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="895"><net_src comp="888" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="899"><net_src comp="92" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="902"><net_src comp="896" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="906"><net_src comp="551" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="573" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: bf16add : a_bits | {1 }
	Port: bf16add : b_bits | {1 }
  - Chain level:
	State 1
		zext_ln30 : 1
		zext_ln31 : 1
		icmp_ln34 : 1
		or_ln34 : 1
		or_ln : 1
		icmp_ln34_1 : 2
		br_ln34 : 3
		icmp_ln35 : 1
		or_ln35 : 1
		or_ln1 : 1
		icmp_ln35_1 : 2
		br_ln35 : 3
		or_ln2 : 1
		or_ln3 : 1
		select_ln41 : 2
		a_full_mantissa : 3
		select_ln42 : 2
		b_full_mantissa : 3
		a_align_exp : 2
		b_align_exp : 2
		icmp_ln53 : 3
		zext_ln55 : 3
		zext_ln55_1 : 3
		sub_ln55 : 4
		sext_ln55 : 5
		sext_ln55cast : 6
		b_full_mantissa_1 : 7
		icmp_ln56 : 3
		sub_ln58 : 4
		sext_ln58 : 5
		sext_ln58cast : 6
		a_full_mantissa_1 : 7
		xor_ln53 : 4
		and_ln56 : 4
		a_full_mantissa_2 : 8
		zext_ln41_1 : 9
		b_full_mantissa_2 : 8
		zext_ln42_1 : 9
		max_exp_4 : 4
		zext_ln52 : 5
		trunc_ln52 : 5
		xor_ln66 : 1
		result_mantissa : 10
		zext_ln64 : 11
		icmp_ln70 : 9
		xor_ln70 : 10
		result_mantissa_1 : 10
		result_mantissa_3 : 10
		result_mantissa_4 : 10
		sext_ln70 : 11
		result_sign : 10
		result_mantissa_5 : 12
		result_sign_1 : 11
		icmp_ln80 : 13
		br_ln80 : 14
		icmp_ln91 : 5
		xor_ln87 : 6
		and_ln87_1 : 6
		select_ln87 : 6
		store_ln87 : 6
		store_ln87 : 13
	State 2
		icmp_ln91_1 : 1
		br_ln91 : 2
		tmp_7 : 1
		icmp_ln87 : 2
		icmp_ln87_1 : 1
		and_ln87 : 3
		br_ln87 : 3
		result_mantissa_6 : 1
		max_exp_11 : 1
		store_ln91 : 2
		store_ln91 : 1
		max_exp_3 : 4
		tmp_8 : 1
		icmp_ln94 : 2
		trunc_ln8 : 1
		sext_ln96 : 2
		max_exp_12 : 5
		max_exp_13 : 6
		result_mantissa_7 : 3
		sext_ln64 : 4
		zext_ln64_1 : 5
		rounding_bits : 4
		icmp_ln103 : 5
		result_mantissa_8 : 6
		icmp_ln105 : 5
		tmp_9 : 4
		result_mantissa_9 : 7
		result_mantissa_10 : 7
		xor_ln103 : 6
		and_ln105 : 6
		result_mantissa_11 : 6
		tmp_10 : 7
		icmp_ln115 : 8
		max_exp_14 : 7
		max_exp_15 : 9
		tmp_2 : 7
		tmp_3 : 7
		final_mantissa_full : 9
		icmp_ln132 : 10
		br_ln132 : 11
		shl_ln137 : 10
		tmp : 10
		or_ln137 : 11
		or_ln133 : 1
		retval_2 : 11
		ret_ln138 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     select_ln41_fu_291     |    0    |    8    |
|          |     select_ln42_fu_307     |    0    |    8    |
|          |     a_align_exp_fu_323     |    0    |    8    |
|          |     b_align_exp_fu_331     |    0    |    8    |
|          |  a_full_mantissa_2_fu_411  |    0    |    16   |
|          |  b_full_mantissa_2_fu_423  |    0    |    16   |
|          |      max_exp_4_fu_435      |    0    |    8    |
|          |  result_mantissa_4_fu_491  |    0    |    16   |
|          |     result_sign_fu_503     |    0    |    2    |
|  select  |  result_mantissa_5_fu_511  |    0    |    17   |
|          |    result_sign_1_fu_519    |    0    |    2    |
|          |     select_ln87_fu_551     |    0    |    16   |
|          |      max_exp_13_fu_670     |    0    |    16   |
|          |  result_mantissa_7_fu_678  |    0    |    17   |
|          |  result_mantissa_9_fu_724  |    0    |    32   |
|          |  result_mantissa_10_fu_732 |    0    |    32   |
|          |  result_mantissa_11_fu_752 |    0    |    32   |
|          |      max_exp_15_fu_782     |    0    |    16   |
|          | final_mantissa_full_fu_810 |    0    |    7    |
|----------|----------------------------|---------|---------|
|          |      icmp_ln34_fu_187      |    0    |    11   |
|          |     icmp_ln34_1_fu_225     |    0    |    11   |
|          |      icmp_ln35_fu_231      |    0    |    11   |
|          |     icmp_ln35_1_fu_269     |    0    |    11   |
|          |      icmp_ln53_fu_339      |    0    |    11   |
|          |      icmp_ln56_fu_373      |    0    |    11   |
|          |      icmp_ln70_fu_467      |    0    |    13   |
|          |      icmp_ln80_fu_527      |    0    |    13   |
|   icmp   |      icmp_ln91_fu_533      |    0    |    11   |
|          |     icmp_ln91_1_fu_573     |    0    |    13   |
|          |      icmp_ln87_fu_591      |    0    |    8    |
|          |     icmp_ln87_1_fu_597     |    0    |    13   |
|          |      icmp_ln94_fu_644      |    0    |    8    |
|          |      icmp_ln103_fu_698     |    0    |    11   |
|          |      icmp_ln105_fu_710     |    0    |    11   |
|          |      icmp_ln115_fu_770     |    0    |    13   |
|          |      icmp_ln132_fu_818     |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |   result_mantissa_fu_457   |    0    |    23   |
|          |      max_exp_11_fu_615     |    0    |    23   |
|    add   |      max_exp_12_fu_664     |    0    |    23   |
|          |  result_mantissa_8_fu_704  |    0    |    38   |
|          |      max_exp_14_fu_776     |    0    |    23   |
|----------|----------------------------|---------|---------|
|          |       sub_ln55_fu_353      |    0    |    15   |
|    sub   |       sub_ln58_fu_379      |    0    |    15   |
|          |  result_mantissa_1_fu_479  |    0    |    23   |
|          |  result_mantissa_3_fu_485  |    0    |    23   |
|----------|----------------------------|---------|---------|
|   lshr   |  b_full_mantissa_1_fu_367  |    0    |    35   |
|          |  a_full_mantissa_1_fu_393  |    0    |    35   |
|----------|----------------------------|---------|---------|
|          |       or_ln34_fu_203       |    0    |    7    |
|    or    |       or_ln35_fu_247       |    0    |    7    |
|          |       or_ln137_fu_846      |    0    |    16   |
|          |       or_ln133_fu_853      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       xor_ln53_fu_399      |    0    |    2    |
|          |       xor_ln66_fu_451      |    0    |    2    |
|    xor   |       xor_ln70_fu_473      |    0    |    2    |
|          |       xor_ln87_fu_539      |    0    |    2    |
|          |      xor_ln103_fu_740      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       and_ln56_fu_405      |    0    |    2    |
|    and   |      and_ln87_1_fu_545     |    0    |    2    |
|          |       and_ln87_fu_603      |    0    |    2    |
|          |      and_ln105_fu_746      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   |   b_bits_read_read_fu_96   |    0    |    0    |
|          |   a_bits_read_read_fu_102  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      b_mantissa_fu_135     |    0    |    0    |
|          |      a_mantissa_fu_139     |    0    |    0    |
|   trunc  |    sext_ln55cast_fu_363    |    0    |    0    |
|          |    sext_ln58cast_fu_389    |    0    |    0    |
|          |      trunc_ln52_fu_447     |    0    |    0    |
|          |    rounding_bits_fu_694    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_1_fu_143        |    0    |    0    |
|          |        tmp_4_fu_151        |    0    |    0    |
| bitselect|        tmp_5_fu_209        |    0    |    0    |
|          |        tmp_6_fu_253        |    0    |    0    |
|          |        tmp_9_fu_716        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        a_exp_fu_159        |    0    |    0    |
|          |        b_exp_fu_169        |    0    |    0    |
|          |      trunc_ln3_fu_193      |    0    |    0    |
|          |      trunc_ln4_fu_237      |    0    |    0    |
|partselect|        tmp_7_fu_581        |    0    |    0    |
|          |        tmp_8_fu_634        |    0    |    0    |
|          |      trunc_ln8_fu_650      |    0    |    0    |
|          |        tmp_10_fu_760       |    0    |    0    |
|          |        tmp_2_fu_790        |    0    |    0    |
|          |        tmp_3_fu_800        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln30_fu_179      |    0    |    0    |
|          |      zext_ln31_fu_183      |    0    |    0    |
|          |      zext_ln55_fu_345      |    0    |    0    |
|          |     zext_ln55_1_fu_349     |    0    |    0    |
|   zext   |     zext_ln41_1_fu_419     |    0    |    0    |
|          |     zext_ln42_1_fu_431     |    0    |    0    |
|          |      zext_ln52_fu_443      |    0    |    0    |
|          |      zext_ln64_fu_463      |    0    |    0    |
|          |     zext_ln64_1_fu_690     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        or_ln_fu_217        |    0    |    0    |
|          |        or_ln1_fu_261       |    0    |    0    |
|          |        or_ln2_fu_275       |    0    |    0    |
|bitconcatenate|        or_ln3_fu_283       |    0    |    0    |
|          |   a_full_mantissa_fu_299   |    0    |    0    |
|          |   b_full_mantissa_fu_315   |    0    |    0    |
|          |     shl_ln137_1_fu_824     |    0    |    0    |
|          |         tmp_fu_837         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      sext_ln55_fu_359      |    0    |    0    |
|          |      sext_ln58_fu_385      |    0    |    0    |
|   sext   |      sext_ln70_fu_499      |    0    |    0    |
|          |      sext_ln96_fu_660      |    0    |    0    |
|          |      sext_ln64_fu_686      |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |  result_mantissa_6_fu_609  |    0    |    0    |
|          |      shl_ln137_fu_831      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   794   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   a_bits_read_reg_865   |   16   |
|   b_bits_read_reg_860   |   16   |
|   icmp_ln34_1_reg_870   |    1   |
|   icmp_ln35_1_reg_874   |    1   |
|    icmp_ln80_reg_884    |    1   |
|    max_exp_2_reg_896    |   16   |
|    max_exp_3_reg_108    |   16   |
|result_mantissa_2_reg_888|   18   |
|  result_sign_1_reg_878  |    1   |
|     retval_2_reg_118    |   16   |
|   select_ln87_reg_903   |   16   |
+-------------------------+--------+
|          Total          |   118  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   794  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   118  |    -   |
+-----------+--------+--------+
|   Total   |   118  |   794  |
+-----------+--------+--------+
