# Appendix 2: Gate Primitives

*RHDL gate implementations for Chapter 2*

---

TODO
