{"vcs1":{"timestamp_begin":1681672648.972929612, "rt":1.08, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1681672650.085668564, "rt":1.02, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681672651.129305953, "rt":0.92, "ut":0.05, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681672648.677477440}
{"VCS_COMP_START_TIME": 1681672648.677477440}
{"VCS_COMP_END_TIME": 1681672652.883008099}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222680}}
