/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] _00_;
  wire [8:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = in_data[107] ? in_data[161] : in_data[141];
  assign celloutsig_1_16z = celloutsig_1_0z[10] ? celloutsig_1_2z : celloutsig_1_0z[3];
  assign celloutsig_0_14z = celloutsig_0_9z ? celloutsig_0_1z : in_data[56];
  assign celloutsig_0_7z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_0_3z = celloutsig_0_0z ^ in_data[36];
  assign celloutsig_1_18z = celloutsig_1_2z ^ celloutsig_1_12z[2];
  assign celloutsig_1_19z = celloutsig_1_16z ^ celloutsig_1_12z[0];
  assign celloutsig_0_8z = celloutsig_0_3z ^ celloutsig_0_7z;
  assign celloutsig_0_10z = ~(celloutsig_0_0z ^ celloutsig_0_9z);
  assign celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } + { celloutsig_1_0z[6:5], celloutsig_1_2z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } + in_data[18:9];
  assign celloutsig_0_16z = { _00_[8:5], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_1z } + { _01_[8:7], _00_[8:6], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_0z };
  reg [5:0] _14_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 6'h00;
    else _14_ <= { celloutsig_0_5z[2], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z };
  assign { _01_[8:7], _00_[8:5] } = _14_;
  assign celloutsig_0_27z = { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_6z } / { 1'h1, celloutsig_0_20z[1:0], celloutsig_0_16z, in_data[0] };
  assign celloutsig_0_6z = in_data[33:23] <= { celloutsig_0_5z[9:4], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[16:12], celloutsig_0_7z } <= { celloutsig_0_5z[4], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z } <= { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_16z[7:5], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_11z } <= { celloutsig_0_24z[11:5], celloutsig_0_24z };
  assign celloutsig_1_1z = celloutsig_1_0z[8:5] <= in_data[119:116];
  assign celloutsig_0_0z = in_data[6] & ~(in_data[8]);
  assign celloutsig_0_4z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_0_15z = in_data[14] & ~(celloutsig_0_10z);
  assign celloutsig_0_19z = celloutsig_0_3z & ~(celloutsig_0_9z);
  assign celloutsig_0_22z = celloutsig_0_8z & ~(celloutsig_0_21z);
  assign celloutsig_0_20z = { celloutsig_0_5z[7:1], celloutsig_0_0z } % { 1'h1, _00_[5], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_17z = { in_data[66:56], celloutsig_0_8z } != { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_21z = { in_data[9:8], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_17z } != celloutsig_0_5z;
  assign celloutsig_0_24z = { in_data[63:53], celloutsig_0_11z, celloutsig_0_7z } - { celloutsig_0_16z[7:5], celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[185:175] - in_data[117:107];
  assign celloutsig_0_11z = ~((celloutsig_0_7z & celloutsig_0_2z) | celloutsig_0_2z);
  assign celloutsig_0_18z = ~((celloutsig_0_15z & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_0_1z = ~((in_data[84] & in_data[20]) | (in_data[79] & in_data[27]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[34]) | (in_data[46] & in_data[34]));
  assign _00_[4:0] = { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_1z };
  assign _01_[6:0] = { _00_[8:6], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
