# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../enc_dec.srcs/sources_1/new/device.vhd" \
"../../../../enc_dec.srcs/sim_1/imports/new/enc_dec_tb.vhd" \

# Do not sort compile order
nosort
