--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20681 paths analyzed, 1382 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.927ns.
--------------------------------------------------------------------------------

Paths for end point sq_5b_anim/x_8 (SLICE_X5Y25.A1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq_5b_anim/x_2 (FF)
  Destination:          sq_5b_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.885ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq_5b_anim/x_2 to sq_5b_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.CQ       Tcko                  0.391   sq_5b_anim/x<2>
                                                       sq_5b_anim/x_2
    SLICE_X19Y46.B3      net (fanout=5)        3.000   sq_5b_anim/x<2>
    SLICE_X19Y46.BMUX    Tilo                  0.313   sq_4a_x2<8>
                                                       sq_5b_anim/x[11]_GND_20_o_LessThan_11_o1_SW0
    SLICE_X4Y27.D5       net (fanout=1)        2.113   N94
    SLICE_X4Y27.D        Tilo                  0.203   sq_5b_anim/x<6>
                                                       sq_5b_anim/x[11]_GND_20_o_LessThan_11_o1
    SLICE_X5Y25.C1       net (fanout=6)        0.627   sq_5b_anim/x[11]_GND_20_o_LessThan_11_o
    SLICE_X5Y25.CMUX     Tilo                  0.313   sq_5b_anim/x<7>
                                                       sq_5b_anim/Mmux_GND_20_o_GND_20_o_mux_13_OUT111
    SLICE_X5Y25.A1       net (fanout=1)        0.603   sq_5b_anim/GND_20_o_GND_20_o_mux_13_OUT<8>
    SLICE_X5Y25.CLK      Tas                   0.322   sq_5b_anim/x<7>
                                                       sq_5b_anim/x_8_rstpot
                                                       sq_5b_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      7.885ns (1.542ns logic, 6.343ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq_5b_anim/x_1 (FF)
  Destination:          sq_5b_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.807ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.269 - 0.280)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq_5b_anim/x_1 to sq_5b_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.BQ       Tcko                  0.408   sq_5b_anim/x<1>
                                                       sq_5b_anim/x_1
    SLICE_X19Y46.B5      net (fanout=5)        2.905   sq_5b_anim/x<1>
    SLICE_X19Y46.BMUX    Tilo                  0.313   sq_4a_x2<8>
                                                       sq_5b_anim/x[11]_GND_20_o_LessThan_11_o1_SW0
    SLICE_X4Y27.D5       net (fanout=1)        2.113   N94
    SLICE_X4Y27.D        Tilo                  0.203   sq_5b_anim/x<6>
                                                       sq_5b_anim/x[11]_GND_20_o_LessThan_11_o1
    SLICE_X5Y25.C1       net (fanout=6)        0.627   sq_5b_anim/x[11]_GND_20_o_LessThan_11_o
    SLICE_X5Y25.CMUX     Tilo                  0.313   sq_5b_anim/x<7>
                                                       sq_5b_anim/Mmux_GND_20_o_GND_20_o_mux_13_OUT111
    SLICE_X5Y25.A1       net (fanout=1)        0.603   sq_5b_anim/GND_20_o_GND_20_o_mux_13_OUT<8>
    SLICE_X5Y25.CLK      Tas                   0.322   sq_5b_anim/x<7>
                                                       sq_5b_anim/x_8_rstpot
                                                       sq_5b_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      7.807ns (1.559ns logic, 6.248ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq_5b_anim/x_0 (FF)
  Destination:          sq_5b_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.566ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq_5b_anim/x_0 to sq_5b_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.AQ       Tcko                  0.391   sq_5b_anim/x<2>
                                                       sq_5b_anim/x_0
    SLICE_X19Y46.B1      net (fanout=5)        2.681   sq_5b_anim/x<0>
    SLICE_X19Y46.BMUX    Tilo                  0.313   sq_4a_x2<8>
                                                       sq_5b_anim/x[11]_GND_20_o_LessThan_11_o1_SW0
    SLICE_X4Y27.D5       net (fanout=1)        2.113   N94
    SLICE_X4Y27.D        Tilo                  0.203   sq_5b_anim/x<6>
                                                       sq_5b_anim/x[11]_GND_20_o_LessThan_11_o1
    SLICE_X5Y25.C1       net (fanout=6)        0.627   sq_5b_anim/x[11]_GND_20_o_LessThan_11_o
    SLICE_X5Y25.CMUX     Tilo                  0.313   sq_5b_anim/x<7>
                                                       sq_5b_anim/Mmux_GND_20_o_GND_20_o_mux_13_OUT111
    SLICE_X5Y25.A1       net (fanout=1)        0.603   sq_5b_anim/GND_20_o_GND_20_o_mux_13_OUT<8>
    SLICE_X5Y25.CLK      Tas                   0.322   sq_5b_anim/x<7>
                                                       sq_5b_anim/x_8_rstpot
                                                       sq_5b_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      7.566ns (1.542ns logic, 6.024ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point sq_4b_anim/x_6 (SLICE_X10Y60.C3), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7_1 (FF)
  Destination:          sq_4b_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.918ns (Levels of Logic = 4)
  Clock Path Skew:      0.074ns (0.604 - 0.530)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7_1 to sq_4b_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcko                  0.447   display/v_count_7_3
                                                       display/v_count_7_1
    SLICE_X14Y36.D3      net (fanout=1)        0.926   display/v_count_7_1
    SLICE_X14Y36.D       Tilo                  0.205   sq_b_anim/x<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X17Y26.A6      net (fanout=5)        0.992   N112
    SLICE_X17Y26.A       Tilo                  0.259   frog_anim/_n0328_inv
                                                       display/o_animate
    SLICE_X5Y48.C3       net (fanout=92)       2.955   animate
    SLICE_X5Y48.CMUX     Tilo                  0.313   sq_3c_anim/x<9>
                                                       sq_3a_anim/Mcount_x_val21_9
    SLICE_X10Y60.C3      net (fanout=13)       1.480   sq_3a_anim/Mcount_x_val21_11
    SLICE_X10Y60.CLK     Tas                   0.341   sq_4b_anim/x<7>
                                                       sq_4b_anim/x_6_rstpot
                                                       sq_4b_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (1.565ns logic, 6.353ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          sq_4b_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.906ns (Levels of Logic = 4)
  Clock Path Skew:      0.072ns (0.604 - 0.532)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to sq_4b_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.AQ      Tcko                  0.447   display/v_count<4>
                                                       display/v_count_0
    SLICE_X15Y36.A3      net (fanout=8)        0.520   display/v_count<0>
    SLICE_X15Y36.A       Tilo                  0.259   display/v_count<8>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y26.A1      net (fanout=11)       1.332   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y26.A       Tilo                  0.259   frog_anim/_n0328_inv
                                                       display/o_animate
    SLICE_X5Y48.C3       net (fanout=92)       2.955   animate
    SLICE_X5Y48.CMUX     Tilo                  0.313   sq_3c_anim/x<9>
                                                       sq_3a_anim/Mcount_x_val21_9
    SLICE_X10Y60.C3      net (fanout=13)       1.480   sq_3a_anim/Mcount_x_val21_11
    SLICE_X10Y60.CLK     Tas                   0.341   sq_4b_anim/x<7>
                                                       sq_4b_anim/x_6_rstpot
                                                       sq_4b_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      7.906ns (1.619ns logic, 6.287ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_4b_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.871ns (Levels of Logic = 4)
  Clock Path Skew:      0.072ns (0.604 - 0.532)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_4b_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.BQ      Tcko                  0.447   display/v_count<4>
                                                       display/v_count_1
    SLICE_X15Y36.A4      net (fanout=7)        0.485   display/v_count<1>
    SLICE_X15Y36.A       Tilo                  0.259   display/v_count<8>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y26.A1      net (fanout=11)       1.332   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y26.A       Tilo                  0.259   frog_anim/_n0328_inv
                                                       display/o_animate
    SLICE_X5Y48.C3       net (fanout=92)       2.955   animate
    SLICE_X5Y48.CMUX     Tilo                  0.313   sq_3c_anim/x<9>
                                                       sq_3a_anim/Mcount_x_val21_9
    SLICE_X10Y60.C3      net (fanout=13)       1.480   sq_3a_anim/Mcount_x_val21_11
    SLICE_X10Y60.CLK     Tas                   0.341   sq_4b_anim/x<7>
                                                       sq_4b_anim/x_6_rstpot
                                                       sq_4b_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      7.871ns (1.619ns logic, 6.252ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point sq_4b_anim/x_7 (SLICE_X10Y60.D3), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7_1 (FF)
  Destination:          sq_4b_anim/x_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.881ns (Levels of Logic = 4)
  Clock Path Skew:      0.074ns (0.604 - 0.530)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7_1 to sq_4b_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcko                  0.447   display/v_count_7_3
                                                       display/v_count_7_1
    SLICE_X14Y36.D3      net (fanout=1)        0.926   display/v_count_7_1
    SLICE_X14Y36.D       Tilo                  0.205   sq_b_anim/x<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X17Y26.A6      net (fanout=5)        0.992   N112
    SLICE_X17Y26.A       Tilo                  0.259   frog_anim/_n0328_inv
                                                       display/o_animate
    SLICE_X5Y48.C3       net (fanout=92)       2.955   animate
    SLICE_X5Y48.CMUX     Tilo                  0.313   sq_3c_anim/x<9>
                                                       sq_3a_anim/Mcount_x_val21_9
    SLICE_X10Y60.D3      net (fanout=13)       1.443   sq_3a_anim/Mcount_x_val21_11
    SLICE_X10Y60.CLK     Tas                   0.341   sq_4b_anim/x<7>
                                                       sq_4b_anim/x_7_rstpot
                                                       sq_4b_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      7.881ns (1.565ns logic, 6.316ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          sq_4b_anim/x_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.869ns (Levels of Logic = 4)
  Clock Path Skew:      0.072ns (0.604 - 0.532)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to sq_4b_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.AQ      Tcko                  0.447   display/v_count<4>
                                                       display/v_count_0
    SLICE_X15Y36.A3      net (fanout=8)        0.520   display/v_count<0>
    SLICE_X15Y36.A       Tilo                  0.259   display/v_count<8>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y26.A1      net (fanout=11)       1.332   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y26.A       Tilo                  0.259   frog_anim/_n0328_inv
                                                       display/o_animate
    SLICE_X5Y48.C3       net (fanout=92)       2.955   animate
    SLICE_X5Y48.CMUX     Tilo                  0.313   sq_3c_anim/x<9>
                                                       sq_3a_anim/Mcount_x_val21_9
    SLICE_X10Y60.D3      net (fanout=13)       1.443   sq_3a_anim/Mcount_x_val21_11
    SLICE_X10Y60.CLK     Tas                   0.341   sq_4b_anim/x<7>
                                                       sq_4b_anim/x_7_rstpot
                                                       sq_4b_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      7.869ns (1.619ns logic, 6.250ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_4b_anim/x_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.834ns (Levels of Logic = 4)
  Clock Path Skew:      0.072ns (0.604 - 0.532)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_4b_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.BQ      Tcko                  0.447   display/v_count<4>
                                                       display/v_count_1
    SLICE_X15Y36.A4      net (fanout=7)        0.485   display/v_count<1>
    SLICE_X15Y36.A       Tilo                  0.259   display/v_count<8>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y26.A1      net (fanout=11)       1.332   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y26.A       Tilo                  0.259   frog_anim/_n0328_inv
                                                       display/o_animate
    SLICE_X5Y48.C3       net (fanout=92)       2.955   animate
    SLICE_X5Y48.CMUX     Tilo                  0.313   sq_3c_anim/x<9>
                                                       sq_3a_anim/Mcount_x_val21_9
    SLICE_X10Y60.D3      net (fanout=13)       1.443   sq_3a_anim/Mcount_x_val21_11
    SLICE_X10Y60.CLK     Tas                   0.341   sq_4b_anim/x<7>
                                                       sq_4b_anim/x_7_rstpot
                                                       sq_4b_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      7.834ns (1.619ns logic, 6.215ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point display/h_count_7 (SLICE_X12Y37.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_15 (FF)
  Destination:          display/h_count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.035 - 0.036)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_15 to display/h_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.198   cnt_15
                                                       cnt_15
    SLICE_X12Y37.CE      net (fanout=142)      0.236   cnt_15
    SLICE_X12Y37.CLK     Tckce       (-Th)     0.108   display/h_count<7>
                                                       display/h_count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.090ns logic, 0.236ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point display/h_count_6 (SLICE_X12Y37.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_15 (FF)
  Destination:          display/h_count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.035 - 0.036)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_15 to display/h_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.198   cnt_15
                                                       cnt_15
    SLICE_X12Y37.CE      net (fanout=142)      0.236   cnt_15
    SLICE_X12Y37.CLK     Tckce       (-Th)     0.104   display/h_count<7>
                                                       display/h_count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.094ns logic, 0.236ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point display/h_count_5 (SLICE_X12Y37.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_15 (FF)
  Destination:          display/h_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.035 - 0.036)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_15 to display/h_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.198   cnt_15
                                                       cnt_15
    SLICE_X12Y37.CE      net (fanout=142)      0.236   cnt_15
    SLICE_X12Y37.CLK     Tckce       (-Th)     0.102   display/h_count<7>
                                                       display/h_count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.096ns logic, 0.236ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_d_anim/x<4>/CLK
  Logical resource: sq_d_anim/x_6/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_d_anim/x<4>/CLK
  Logical resource: sq_d_anim/x_4/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.927|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 20681 paths, 0 nets, and 3436 connections

Design statistics:
   Minimum period:   7.927ns{1}   (Maximum frequency: 126.151MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 04:16:59 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 405 MB



