# Chapter 1. Introduction
## ğŸ”µ ì„ë² ë””ë“œ ì‹œìŠ¤í…œì´ë€?
* íŠ¹ì • ê¸°ëŠ¥ì„ ìˆ˜í–‰í•˜ê¸° ìœ„í•´ íŠ¹ë³„í•œ HWì™€ SWë¡œ êµ¬ì„±ë˜ì–´ ì „ìê¸°ê¸°ì— "embed" ë˜ëŠ” ì»´í“¨í„° ì‹œìŠ¤í…œì´ë‹¤.
* ì‚¬ì‹¤ìƒ ë°ìŠ¤í¬íƒ‘ ì»´í“¨í„°ë¥¼ ì œì™¸í•œ ëª¨ë“  ì»´í“¨íŒ… ì‹œìŠ¤í…œì„ ì´ë¥¸ë‹¤.  
* ìë™ì°¨ ì°¨ëŸ‰ ì œì–´ ì‹œìŠ¤í…œ, ê°€ì „ ì œí’ˆ ì œì–´ ì‹œìŠ¤í…œ ë“±ì´ ìˆë‹¤.

### â“ ì„ë² ë””ë“œ ì‹œìŠ¤í…œì„ ì •í™•í•˜ê³  ì¼ë°˜ì ìœ¼ë¡œ ì •ì˜í•˜ê¸° ì–´ë ¤ìš´ ì´ìœ ?
* ì„ë² ë””ë“œ ì‹œìŠ¤í…œì€ ì‚¬ì‹¤ìƒ ë°ìŠ¤í¬íƒ‘ ì»´í“¨í„°ë¥¼ ì œì™¸í•œ ëª¨ë“  ê´‘ë²”ìœ„í•œ ì»´í“¨íŒ… ì‹œìŠ¤í…œì„ ì´ë¥¸ë‹¤.
* ì„ë² ë””ë“œ ì‹œìŠ¤í…œì´ ê°–ëŠ” ë‹¤ì–‘í•œ í˜•íƒœì™€ í¬ê¸°, ê¸°ëŠ¥, ë™ì‘ í™˜ê²½ ë“±
* ë‹¤ì–‘í•œ ì‚°ì—… ë¶„ì•¼ì—ì„œ ê·¸ ìš©ë„ì™€ ìš”êµ¬ ì‚¬í•­ì´ ë‹¤ì–‘í•˜ê²Œ ë‹¬ë¼ì§„ë‹¤.


## ğŸ”µ ì„ë² ë””ë“œ ì‹œìŠ¤í…œì˜ ê³µí†µ íŠ¹ì„±
1. Single-functioned  
í•˜ë‚˜ì˜(single) programì„ ë°˜ë³µí•˜ì—¬ ì‹¤í–‰í•œë‹¤.
2. Tightly-constrained  
ë¹„ìš©, ì „ë ¥, í¬ê¸° ë“±ì˜ ì œì•½ ì‚¬í•­ì´ ë§ë‹¤.
3. Reactive and real-life  
ì‹œìŠ¤í…œ í™˜ê²½ì— ì§€ì†ì ìœ¼ë¡œ ë°˜ì‘ì„±ìˆê²Œ ë™ì‘í•˜ì—¬ì•¼ í•œë‹¤.  
Real-timeì— ì§€ì—° ì—†ì´ computing í•´ì•¼ í•œë‹¤.


## ğŸ”µ Design Metric
* ì‹œìŠ¤í…œ êµ¬í˜„ì˜ ì •ëŸ‰ì (ì¸¡ì • ê°€ëŠ¥í•œ) íŠ¹ì„±
* ìµœì í™”í•˜ëŠ” ê²ƒì´ í•µì‹¬

### ğŸ”¹ ì¼ë°˜ì ì¸ ê³„ëŸ‰(metric)
* Unit cost: ì‹œìŠ¤í…œì˜ ë³µì œ(copy)ë¥¼ ìƒì‚°í•˜ëŠ” ë° ë“œëŠ” ë¹„ìš©(NRE ë¹„ìš© ì œì™¸)
* NRE cost(Non-Recurring Engineering cost): ì‹œìŠ¤í…œ ì´ˆê¸° ê°œë°œ ë¹„ìš©
* Size: ì‹œìŠ¤í…œì´ ì°¨ì§€í•˜ëŠ” ë¬¼ë¦¬ì ì¸ ê³µê°„
* Performance: ì‹œìŠ¤í…œì˜ throughputì´ë‚˜ ì‹¤í–‰ ì‹œê°„ ë“±ì˜ ì„±ëŠ¥ ì§€í‘œ
* Power: ì‹œìŠ¤í…œì´ ì†Œëª¨í•˜ëŠ” ì „ë ¥ëŸ‰
* Flexibility: NRE costë¥¼ í¬ê²Œ ë“¤ì´ì§€ ì•Šê³  ì‹œìŠ¤í…œì˜ ê¸°ëŠ¥ì„±(functionality)ì„ ë°”ê¿€ ìˆ˜ ìˆëŠ”ì§€
* Time-to-prototype: ì‹œìŠ¤í…œì´ ë™ì‘í•˜ëŠ” ë²„ì „ì„ ë§Œë“œëŠ” ë° ê±¸ë¦¬ëŠ” ì‹œê°„
* **Time-to-market**: <u>ì‹œìŠ¤í…œì„ ì¶œì‹œí•˜ì—¬ ì†Œë¹„ìë“¤ì—ê²Œ íŒ” ìˆ˜ ìˆì„ ë§Œí•œ ì •ë„ê¹Œì§€ ê°œë°œí•˜ëŠ” ë°ì— ê±¸ë¦¬ëŠ” ì‹œê°„</u>
* Maintainability: ì‹œìŠ¤í…œ release í›„ ìœ ì§€ë³´ìˆ˜ ê°€ëŠ¥ì„±
* Correctness, safety ë“± ë” ë§ìŒ

### â“ì„œë¡œ competing ê´€ê³„ì— ìˆëŠ” design metricì´ ìˆì„ê¹Œìš”
`Performance`ì™€ `Power`ê°€ ì„œë¡œ ê²½ìŸ ê´€ê³„ì— ë†“ì¼ ìˆ˜ ìˆë‹¤.  
ì„±ëŠ¥ì€ ì²˜ë¦¬ ì†ë„, ì²˜ë¦¬ëŸ‰, ì‘ë‹µ ì‹œê°„ ë“±ì˜ ì¸¡ì • ì§€í‘œë¥¼ ë‚˜íƒ€ë‚´ë©°, ë†’ì€ ì„±ëŠ¥ì´ ìš”êµ¬ë  ê²½ìš° ë¹ ë¥¸ ì²˜ë¦¬ ì†ë„ì™€ ë†’ì€ ì²˜ë¦¬ ìš©ëŸ‰ì´ í•„ìš”í•˜ë‹¤. ë°˜ë©´ ì „ë ¥ ì†Œë¹„ëŠ” ë””ìì¸ì´ ì†Œë¹„í•˜ëŠ” ì „ë ¥ì˜ ì–‘ì„ ë‚˜íƒ€ë‚´ë©°, ë‚®ì€ ì „ë ¥ ì†Œë¹„ê°€ ìš”êµ¬ë˜ëŠ” ê²½ìš° ë” ì‘ì€ ì „ë ¥ì„ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ì´ìƒì ì´ë‹¤.  

ì´ ë‘ ê°€ì§€ ë©”íŠ¸ë¦­ì€ ì„œë¡œ ê²½ìŸ ê´€ê³„ì— ë†“ì¼ ìˆ˜ ìˆëŠ”ë°, ì„±ëŠ¥ì„ ë†’ì´ê¸° ìœ„í•´ í´ëŸ­ ì£¼íŒŒìˆ˜ë¥¼ ë†’ì´ë©´ ë” ë¹ ë¥¸ ì²˜ë¦¬ ì†ë„ë¥¼ ì–»ì„ ìˆ˜ ìˆì§€ë§Œ, ë™ì‹œì— ì „ë ¥ ì†Œë¹„ê°€ ì¦ê°€í•  ìˆ˜ ìˆë‹¤. ë˜ëŠ” ë°˜ëŒ€ë¡œ ì „ë ¥ ì†Œë¹„ë¥¼ ì¤„ì´ê¸° ìœ„í•´ í´ëŸ­ ì£¼íŒŒìˆ˜ë¥¼ ë‚®ì¶”ë©´ ì „ë ¥ ì†Œë¹„ëŠ” ê°ì†Œí•˜ì§€ë§Œ, ì²˜ë¦¬ ì†ë„ê°€ ë‚®ì•„ì§ˆ ìˆ˜ ìˆë‹¤. ì´ì²˜ëŸ¼ ì„±ëŠ¥ê³¼ ì „ë ¥ ì†Œë¹„ëŠ” ì„œë¡œ íŠ¸ë ˆì´ë“œì˜¤í”„ ê´€ê³„ì— ìˆì–´ì„œ ë””ìì´ë„ˆëŠ” ì´ë¥¼ ê³ ë ¤í•˜ì—¬ ë””ìì¸ ê²°ì •ì„ ë‚´ë ¤ì•¼ í•œë‹¤.
> ë¹„ìš©ê³¼ í’ˆì§ˆ ë“± competing metric ìŒì€ ë” ì¡´ì¬í•  ìˆ˜ë„ ìˆë‹¤.


## ğŸ”µ Time-to-market (â˜…)
ì‹œìŠ¤í…œì„ ì¶œì‹œí•˜ì—¬ ì†Œë¹„ìë“¤ì—ê²Œ íŒ” ìˆ˜ ìˆì„ ë§Œí•œ ì •ë„ê¹Œì§€ ê°œë°œí•˜ëŠ” ë°ì— ê±¸ë¦¬ëŠ” ì‹œê°„

### ğŸ’¥ Market window
ìƒí’ˆì´ ê°€ì¥ ì˜ íŒ”ë¦¬ëŠ” ê¸°ê°„(highest sales)  

### â“ ì™œ ì‹œì¥ ì§„ì…ì„ ì¼ì° í•˜ëŠ” ê²ƒì´ ì¢‹ì€ê°€?  
ê²½ìŸì ì¸ ì‹œì¥ì—ì„œ ì´ˆê¸°ì— ì‹œì¥ì— ì§„ì…í•˜ëŠ” ê²ƒì´ ë§¤ìš° ì¤‘ìš”í•˜ê¸° ë•Œë¬¸ì´ë‹¤. (Delays can be costly)

Market WindowëŠ” ë³´í†µ íŠ¹ì • ì œí’ˆì´ë‚˜ ê¸°ìˆ ì´ ìˆ˜ìš”ê°€ ë†’ì€ ì‹œì ì„ ë‚˜íƒ€ë‚´ëŠ”ë°, ì´ ì‹œì ì— ì œí’ˆì´ ì¶œì‹œë˜ë©´ <u>ê²½ìŸ ì—…ì²´ë“¤ë³´ë‹¤ ë¨¼ì € ì‹œì¥ì„ ì ìœ í•˜ê³  ê³ ê°ì˜ ê´€ì‹¬ê³¼ ìˆ˜ìš”ë¥¼ ëŒì–´ë‚¼ ìˆ˜ ìˆë‹¤</u>. ì´ˆê¸°ì— ì‹œì¥ì— ì§„ì…í•˜ëŠ” ê²ƒì€ ì œí’ˆì˜ ì„±ê³µì„ ì¢Œìš°í•  ìˆ˜ ìˆë‹¤. Market Windowë¥¼ ë†“ì¹˜ë©´ ê²½ìŸ ì—…ì²´ë“¤ì´ ì´ë¯¸ ì‹œì¥ì„ ì ìœ í•˜ê³  ìˆì„ ìˆ˜ ìˆê³ , ê³ ê°ì˜ ìš”êµ¬ì™€ ê²½ìŸ ìƒí™©ì´ ë³€í™”í•˜ë©´ì„œ ì œí’ˆì˜ ê²½ìŸë ¥ì´ ê°ì†Œí•  ìˆ˜ ìˆë‹¤.

ì œí’ˆì´ Market Windowë¥¼ í†µí•´ ì´ˆê¸°ì— ì¶œì‹œë˜ë©´ ë‹¤ì–‘í•œ í˜œíƒì´ ìˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´, ë†’ì€ ê°€ê²©ì„ ìœ ì§€í•˜ê±°ë‚˜ ì´ˆê¸° ê³ ê°ë“¤ì˜ ì§€ì§€ë¥¼ ë°›ì•„ ë¸Œëœë“œ ì´ë¯¸ì§€ë¥¼ êµ¬ì¶•í•˜ê³  ê³ ê°ì˜ ë¡œì—´í‹°ë¥¼ í™•ë³´í•  ìˆ˜ ìˆë‹¤. ë˜í•œ ì´ˆê¸°ì— ì¶œì‹œë˜ë©´ ì œí’ˆì— ëŒ€í•œ ë¯¸ë˜ì˜ ê°œì„ ê³¼ ì—…ë°ì´íŠ¸ë¥¼ ë°˜ì˜í•  ìˆ˜ ìˆëŠ” ì‹œê°„ì  ì—¬ìœ ë¥¼ ì–»ì„ ìˆ˜ ìˆë‹¤.


## ğŸ”µ Cost Metrics
* Unit cost: ì‹œìŠ¤í…œì˜ ë³µì œ(copy)ë¥¼ ìƒì‚°í•˜ëŠ” ë° ë“œëŠ” ë¹„ìš©(NRE ë¹„ìš© ì œì™¸)
* NRE cost: ì‹œìŠ¤í…œ ì´ˆê¸° ê°œë°œ ë¹„ìš©(ë°˜ë³µë˜ì§€ ì•ŠëŠ”ë‹¤. non-recurring)
* Total cost: NRE cost + unit cost * # of units
* Per-product cost: total cost / # of units = (NRE cost / # of units) + unit cost

### â“ Prime market windowê°€ 1ë…„ì¸ ìƒí’ˆ
ì¼ë¶€ ìŠ¤ë§ˆíŠ¸í° ëª¨ë¸ë“¤ì´ í•´ë‹¹ë  ìˆ˜ ìˆë‹¤. ìŠ¤ë§ˆíŠ¸í° ì‹œì¥ì€ ë¹ ë¥´ê²Œ ì§„í™”í•˜ê³  ê²½ìŸì´ ì¹˜ì—´í•˜ê¸° ë•Œë¬¸ì— ìƒˆë¡œìš´ ëª¨ë¸ì´ ì¶œì‹œë˜ë©´ ê¸°ì¡´ ëª¨ë¸ë“¤ì´ ìƒëŒ€ì ìœ¼ë¡œ ë¹ ë¥´ê²Œ ì‹œì¥ì—ì„œ ì‚¬ë¼ì§ˆ ìˆ˜ ìˆë‹¤.  

ìŠ¤ë§ˆíŠ¸í° ê¸°ì—…ë“¤ì€ ë§¤ë…„ ìƒˆë¡œìš´ ëª¨ë¸ì„ ì¶œì‹œí•˜ë©°, ì´ë“¤ ëª¨ë¸ë“¤ì˜ prime market windowê°€ ì•½ 1ë…„ ì •ë„ì¸ ê²½ìš°ê°€ ìˆë‹¤. ì´ë“¤ ëª¨ë¸ë“¤ì€ ì¶œì‹œ í›„ ì•½ 1ë…„ ì •ë„ì˜ ì‹œê°„ ë™ì•ˆ ê°€ì¥ ìµœì‹  ê¸°ìˆ ê³¼ ë””ìì¸ì„ ê°–ì¶”ê³  ìˆì–´ ì†Œë¹„ìë“¤ì—ê²Œ ê°€ì¥ ë†’ì€ ê´€ì‹¬ì„ ë°›ê²Œ ëœë‹¤. ê·¸ëŸ¬ë‚˜ ì´í›„ì—ëŠ” ìƒˆë¡œìš´ ëª¨ë¸ë“¤ì´ ì¶œì‹œë˜ë©´ì„œ ì‹œì¥ì—ì„œ ë¹ ë¥´ê²Œ ì‚¬ë¼ì§ˆ ìˆ˜ ìˆë‹¤.


## ğŸ”µ Performance Design Metrics
* ë„ë¦¬ ì“°ì´ì§€ë§Œ ë‚¨ìš©ë˜ëŠ” metric  
í´ëŸ­ ì£¼íŒŒìˆ˜, IPS(Instructions Per Second) - ìœ ì € ì…ì¥ì—ì„  ğŸ˜
* Latency(response time)  
task startì—ì„œ endê¹Œì§€ ê±¸ë¦° ì‹œê°„
* Throughput  
ë‹¨ìœ„ ì‹œê°„ ë™ì•ˆì˜ ì²˜ë¦¬ëŸ‰
* Speedup  
speedup of B over A = B's performance / A's performance


## ğŸ”µ ì„ë² ë””ë“œ ì‹œìŠ¤í…œì˜ ì„¸ ê°€ì§€ í•µì‹¬ ê¸°ìˆ 
* í”„ë¡œì„¸ì„œ ê¸°ìˆ 
* IC(ì§‘ì  íšŒë¡œ) ê¸°ìˆ 
* Design(ì„¤ê³„) ê¸°ìˆ 


## ğŸ”µ **Processor Technology**
í”„ë¡œì„¸ì„œ: ì‹œìŠ¤í…œì— ìš”êµ¬ë˜ëŠ” ê¸°ëŠ¥ì„ êµ¬í˜„í•˜ê¸° ìœ„í•´ ì‚¬ìš©ë˜ëŠ” ê³„ì‚° ì—”ì§„ì˜ ì•„í‚¤í…ì²˜
* âœ”ï¸ **General-purpose processors**
    * ë‹¤ì–‘í•œ ì‘ìš© í”„ë¡œê·¸ë¨ì— ì‚¬ìš©ë˜ëŠ” programmable device(A.K.A. microprocessor)
    * íŠ¹ì§•
        * í”„ë¡œê·¸ë¨ ë©”ëª¨ë¦¬
        * General datapath, ëŒ€ ìš©ëŸ‰ register file, general ALU
    * ì´ìš©ì í¸ìµ
        * ì§§ì€ time-to-marketê³¼ ì ì€ NRE costs
        * ê³ ë„ì˜ ìœ ì—°ì„±
    * ì˜ˆì‹œ: Intel Core i7, i5, i3 ë“± ë²”ìš© í”„ë¡œì„¸ì„œë“¤
* âœ”ï¸ **Single-purpose processors**
    * í•œ ê°€ì§€ í”„ë¡œê·¸ë¨ì„ ì‹¤í–‰í•˜ê¸° ìœ„í•´ ì„¤ê³„ëœ ë””ì§€í„¸ íšŒë¡œ(A.K.A. coprocessor, accelerator or peripheral)
    * íŠ¹ì§•
        * í•œ ê°€ì§€ í”„ë¡œê·¸ë¨ì„ ì‹¤í–‰í•˜ê¸° ìœ„í•œ êµ¬ì„± ìš”ì†Œë“¤ë§Œì„ í¬í•¨í•˜ê³  ìˆìŒ
        * í”„ë¡œê·¸ë¨ ë©”ëª¨ë¦¬ê°€ ì—†ìŒ
    * ì´ìš©ì í¸ìµ
        * ë¹ ë¦„
        * ì €ì „ë ¥
        * ì‘ì€ ì‚¬ì´ì¦ˆ
    * ì˜ˆì‹œ: ê·¸ë˜í”½ ê°€ì†ê¸°, ì•”í˜¸í™” í”„ë¡œì„¸ì„œ, ì‹¤ì‹œê°„ ì œì–´ í”„ë¡œì„¸ì„œ ë“±
* âœ”ï¸ **Application-specific processors**
    * í”„ë¡œê·¸ë˜ë° ê°€ëŠ¥í•˜ë‚˜, ë¹„ìŠ·í•œ íŠ¹ì„±ì„ ê°€ì§€ëŠ” íŠ¹ì • ì‘ìš©ë“¤ì— ìµœì í™” ë˜ì–´ìˆìŒ(general-purpose, single-purposeì˜ íƒ€í˜‘ì ).
    * íŠ¹ì§•
        * í”„ë¡œê·¸ë¨ ë©”ëª¨ë¦¬
        * Optimized datapath
        * Special functional units
    * ì´ìš©ì í¸ìµ
        * ê´œì°®ì€ ìœ ì—°ì„±
        * ê´œì°®ì€ ì„±ëŠ¥
        * ê´œì°®ì€ ì‚¬ì´ì¦ˆ ë° ì „ë ¥ ì†Œëª¨

### â“ Single-purpose processorì™€ general-purpose processorëŠ” ì„œë¡œ ê·¼ë³¸ì ìœ¼ë¡œ ê°™ìŒì„ ì„¤ëª…í•˜ê³  design metric ê´€ì ì—ì„œëŠ” ì–´ë–»ê²Œ ë‹¤ë¥¸ì§€
ë‘˜ ë‹¤ ì»´í“¨í„° ì‹œìŠ¤í…œì—ì„œ ë°ì´í„°ì™€ ëª…ë ¹ì–´ë¥¼ ì²˜ë¦¬í•˜ê³  í”„ë¡œê·¸ë¨ì„ ì‹¤í–‰í•˜ëŠ” ëª©ì ìœ¼ë¡œ ì‚¬ìš©ëœë‹¤ëŠ” ì ì—ì„œ ë³¸ì§ˆì ìœ¼ë¡œ ê°™ë‹¤ê³  í•  ìˆ˜ ìˆë‹¤. í•˜ì§€ë§Œ ë‹¨ì¼ ëª©ì  í”„ë¡œì„¸ì„œëŠ” íŠ¹ì •í•œ í•˜ë“œì›¨ì–´ë¡œ êµ¬í˜„ë˜ì–´ íŠ¹ì •í•œ ê¸°ëŠ¥ ë˜ëŠ” ì• í”Œë¦¬ì¼€ì´ì…˜ì— ìµœì í™”ë˜ì–´ ìˆëŠ” ë°˜ë©´ì— ë²”ìš© í”„ë¡œì„¸ì„œëŠ” ë‹¤ì–‘í•œ ê¸°ëŠ¥ê³¼ ì• í”Œë¦¬ì¼€ì´ì…˜ì„ ìˆ˜í–‰í•  ìˆ˜ ìˆë„ë¡ ì„¤ê³„ë˜ì–´ ìˆë‹¤.  

ë””ìì¸ ë©”íŠ¸ë¦­ ê´€ì ì—ì„œ ë³¼ ë•Œ, ë‹¨ì¼ ëª©ì  í”„ë¡œì„¸ì„œëŠ” íŠ¹ì • ì• í”Œë¦¬ì¼€ì´ì…˜ì— ëŒ€í•´ ë†’ì€ ì„±ëŠ¥ê³¼ íš¨ìœ¨ì„±ì„ ê°€ì§€ê³  ìˆì„ ìˆ˜ ìˆì§€ë§Œ, ë‹¤ì–‘í•œ ì• í”Œë¦¬ì¼€ì´ì…˜ì„ ìˆ˜í–‰í•˜ê¸° ìœ„í•´ì„œëŠ” ìƒˆë¡œìš´ í•˜ë“œì›¨ì–´ë¥¼ ì„¤ê³„í•˜ê³  ì œì‘í•´ì•¼ í•˜ëŠ” ë¹„ìš©ì´ ë°œìƒí•  ìˆ˜ ìˆë‹¤. ë°˜ë©´ì— ë²”ìš© í”„ë¡œì„¸ì„œëŠ” ë‹¤ì–‘í•œ ì• í”Œë¦¬ì¼€ì´ì…˜ì„ ì§€ì›í•  ìˆ˜ ìˆì§€ë§Œ, íŠ¹ì • ì• í”Œë¦¬ì¼€ì´ì…˜ì— ëŒ€í•œ ìµœì í™”ì™€ íŠ¹í™”ëœ ì„±ëŠ¥ì€ ê°–ì¶”ì§€ ëª»í•  ìˆ˜ë„ ìˆë‹¤. ì´ëŸ¬í•œ ë””ìì¸ ë©”íŠ¸ë¦­ì˜ ì°¨ì´ë¡œ ì¸í•´, ë‹¨ì¼ ëª©ì  í”„ë¡œì„¸ì„œì™€ ë²”ìš© í”„ë¡œì„¸ì„œëŠ” ì„œë¡œ ë‹¤ë¥¸ ì¥ë‹¨ì ê³¼ íŠ¹ì„±ì„ ê°–ê²Œ ëœë‹¤.  

í•˜ë“œì›¨ì–´ëŠ” ì„±ëŠ¥, ì‚¬ì´ì¦ˆì™€ ì „ë ¥ ì†Œëª¨ ë©´ì—ì„œ ë›°ì–´ë‚˜ë‹¤. ì†Œí”„íŠ¸ì›¨ì–´ëŠ” ìœ ì—°ì„±ì„ ì œê³µí•˜ê³  NRE costë¥¼ ì¤„ì´ë©° ë¹ ë¥¸ í”„ë¡œí† íƒ€ì…ì„ ì œê³µí•œë‹¤.



## ğŸ”µ IC Technology
ë””ì§€í„¸(ê²Œì´íŠ¸ ë ˆë²¨) êµ¬í˜„ì´ ì§‘ì  íšŒë¡œì— ë§¤í•‘ë˜ëŠ” ë°©ì‹
* âœ”ï¸ **Full-custom/VLSI**
    * ë””ìì´ë„ˆê°€ ì „ì ìœ¼ë¡œ ë””ì§€í„¸ ë…¼ë¦¬ íšŒë¡œë¥¼ ì‚¬ìš©ì ì •ì˜ë¡œ ì œì‘í•œë‹¤.
        * íŠ¸ëœì§€ìŠ¤í„° ë°°ì¹˜
        * íŠ¸ëœì§€ìŠ¤í„° ì‚¬ì´ì§•
        * ì™€ì´ì–´ ì—°ê²°(routing)
    * ì¥ì 
        * ë†’ì€ í†µí•©ë„ì™€ ì„±ëŠ¥
        * ì‘ì€ ì‚¬ì´ì¦ˆ
        * ì €ì „ë ¥
    * ë‹¨ì 
        * ì„¤ê³„ ë° ì œì‘ì— ì‹œê°„ê³¼ ë¹„ìš©ì´ ë§ì´ ë“ ë‹¤(NRE cost, time-to-market)
* âœ”ï¸ **Semi-custom**
    * ë””ìì´ë„ˆê°€ ì´ë¯¸ ë””ìì¸ëœ ë…¼ë¦¬ ë¸”ë¡ì„ ê²°í•©í•˜ì—¬ ë””ì§€í„¸ ë…¼ë¦¬ íšŒë¡œë¥¼ êµ¬í˜„í•œë‹¤.
    * ì¥ì 
        * ê´œì°®ì€ ì„±ëŠ¥
        * ê´œì°®ì€ ì‚¬ì´ì¦ˆ
        * full-customì— ë¹„í•´ ì œì‘ ì‹œê°„ê³¼ ë¹„ìš©ì´ ì ê²Œ ì†Œëª¨ëœë‹¤.
        * ì¦‰, ìƒì‚°ëŸ‰ì´ ë†’ì„ ê²½ìš°ì—ë„ íš¨ìœ¨ì ìœ¼ë¡œ ì‚¬ìš©í•  ìˆ˜ ìˆë‹¤.
    * ë‹¨ì 
        * ê·¸ë˜ë„ ì„¤ê³„ ë° ì œì‘ì— ìˆ˜ ì£¼ì—ì„œ ìˆ˜ ê°œì›”ì´ ì†Œëª¨ëœë‹¤..
* âœ”ï¸ **PLD** (Programmable Logic Device)
    * ëª¨ë“  Layerê°€ ì´ë¯¸ ì¡´ì¬í•˜ê³ , í•„ìš”ì— ë”°ë¼ ë…¼ë¦¬ íšŒë¡œë¥¼ í”„ë¡œê·¸ë˜ë°í•˜ì—¬ êµ¬í˜„í•œë‹¤.
    * ì¥ì 
        * ì„¤ê³„, ì œì‘ ì‹œê°„ì´ ì§§ë‹¤.
        * NRE costê°€ ë‚®ì•„ì„œ ìƒì‚°ëŸ‰ì´ ì ì–´ë„ ìœ ìš©í•˜ë‹¤.
    * ë‹¨ì 
        * í° ì‚¬ì´ì¦ˆ
        * ê³ ì „ë ¥
        * Unit costê°€ ë†’ë‹¤.
        * ëŠë¦¬ë‹¤


## ğŸ”µ Design Technology
ì‹œìŠ¤í…œ ê¸°ëŠ¥ ìš”êµ¬ì‚¬í•­ì— ëŒ€í•œ conceptë¥¼ ì‹¤ì œ êµ¬í˜„ìœ¼ë¡œ ì˜®ê¸°ëŠ” ë°©ë²•ì— ëŒ€í•œ ê¸°ìˆ 
* âœ”ï¸ **Compilation/Synthesis**
    * ë””ìì´ë„ˆë“¤ì—ê²Œ ë†’ì€ ìˆ˜ì¤€ì˜ ì¶”ìƒí™”ì™€ ìë™í™”ë¥¼ ì œê³µí•œë‹¤.
    * í•˜ì´ ë ˆë²¨ ë­ê¸°ì§€ë¡œ í•˜ë“œì›¨ì–´ ì„¤ê³„ë¥¼ ê¸°ìˆ í•˜ê³  ì»´íŒŒì¼/í•©ì„± ë„êµ¬ê°€ ì´ë¥¼ í•˜ë“œì›¨ì–´ ë””ìì¸ìœ¼ë¡œ ë³€í™˜í•¨.
    * ì´ëŠ” ë¹ ë¥¸ ê°œë°œê³¼ ë””ìì¸ ìˆ˜ì •ì„ ê°€ëŠ¥í•˜ê²Œ í•˜ì—¬ ìƒì‚°ì„±ì„ ë†’ì¸ë‹¤.
* âœ”ï¸ **Libraries/IP**
    * ë¯¸ë¦¬ ë””ìì¸ëœ í•˜ë“œì›¨ì–´ ëª¨ë“ˆë“¤ì˜ ì§‘í•©
    * ë””ìì´ë„ˆë“¤ì€ ì´ë¥¼ í™œìš©í•˜ì—¬ ì„¤ê³„ ì†ë„ì™€ íš¨ìœ¨ì„±ì„ ë†’ì¼ ìˆ˜ ìˆìŒ
* âœ”ï¸ **Test/Verification**
    * í•˜ë“œì›¨ì–´ ì„¤ê³„ì˜ ì‹ ë¢°ì„±ê³¼ ì•ˆì •ì„±ì„ ë³´ì¥í•˜ê¸° ìœ„í•œ ë‹¨ê³„
    * í…ŒìŠ¤íŠ¸/ê²€ì¦ ë„êµ¬ë“¤ì€ ê´€ë ¨ ê¸°ëŠ¥ë“¤ì„ ì œê³µí•˜ì—¬ ì„¤ê³„ì˜ ì˜¤ë¥˜ë¥¼ ì°¾ê³  ìˆ˜ì •í•˜ë©° ì œí’ˆ í’ˆì§ˆ í–¥ìƒì— ê¸°ì—¬
    

## ğŸ”µ ë¬´ì–´ì˜ ë²•ì¹™ (Moore's law)
> IC transistor capacity has doubled roughly every 18 months for the past several decades  

ë§ˆì´í¬ë¡œì¹©ì— ì €ì¥í•  ìˆ˜ ìˆëŠ” ë°ì´í„° ë¶„ëŸ‰ì´ 18-24ê°œì›” ë§ˆë‹¤ ë‘ ë°°ì”© ì¦ê°€í•œë‹¤ëŠ” ë²•ì¹™

### â“ "Renaissance Engineer"ë€ ë¬´ì—‡ì´ê³  ì™œ ì¤‘ìš”í•œì§€?
ë¥´ë„¤ìƒìŠ¤ ì—”ì§€ë‹ˆì–´ë€ ë‹¤ì–‘í•œ ë¶„ì•¼ì—ì„œ ë„“ì€ ë²”ìœ„ì˜ ì§€ì‹ê³¼ ê¸°ìˆ ì„ ë³´ìœ í•˜ë©°, ë‹¤ì–‘í•œ ë„ë©”ì¸ì—ì„œ ë¬¸ì œë¥¼ í•´ê²°í•˜ê³  ì°½ì˜ì ì¸ ì†”ë£¨ì…˜ì„ ì œì‹œí•  ìˆ˜ ìˆëŠ” ì—”ì§€ë‹ˆì–´ë¥¼ ëœ»í•œë‹¤.  
ë¥´ë„¤ìƒìŠ¤ ì—”ì§€ë‹ˆì–´ëŠ” íš¨ìœ¨ì ì¸ í˜‘ì—…, ë‹¤ì–‘í•œ ë¶„ì•¼ì™€ì˜ ìœµí•©, ì°½ì˜ì ì¸ ë¬¸ì œ í•´ê²°, ì§€ì†ì ì¸ í•™ìŠµê³¼ ê°œë°œ ë“±ì˜ ëŠ¥ë ¥ì„ ê°€ì§„ ì¢…í•©ì ì¸ ì—”ì§€ë‹ˆì–´ë¡œ í‰ê°€ë˜ë©°, í˜„ëŒ€ì˜ ë¹ ë¥´ê²Œ ë³€í™”í•˜ëŠ” ê¸°ìˆ ê³¼ ë¹„ì¦ˆë‹ˆìŠ¤ í™˜ê²½ì—ì„œ ì¤‘ìš”í•œ ì—­í• ì„ ìˆ˜í–‰í•  ìˆ˜ ìˆì„ ê²ƒìœ¼ë¡œ ì—¬ê²¨ì§€ê¸° ë•Œë¬¸ì— ì¤‘ìš”í•˜ë‹¤.

### â“ Design productivity gapì´ë€?
ë””ì§€í„¸ ì‹œìŠ¤í…œ ë””ìì¸ì˜ ë³µì¡ì„±ì´ ê³„ì†í•´ì„œ ì¦ê°€í•˜ì—¬ ì´ ì†ë„ë¥¼ ì„¤ê³„ ë„êµ¬ë‚˜ ê¸°ìˆ ì´ ë”°ë¼ê°€ì§€ ëª»í•´ ì‹œìŠ¤í…œ ë””ìì¸ì— í•„ìš”í•œ ì‹œê°„ê³¼ ë…¸ë ¥ì´ ì¦ê°€í•˜ì—¬ ì œí’ˆì˜ í˜ì‹ ì„±ê³¼ ê²½ìŸë ¥ì´ ì €í•˜ë˜ëŠ” í˜„ìƒì„ ë§í•œë‹¤.

### â“ "Mythical man-month"ê°€ ë¬´ì—‡ì„ ì˜ë¯¸í•˜ëŠ”ì§€?
íŒ€ì— ë””ìì´ë„ˆë¥¼ ì¶”ê°€í•˜ë©´ ì¼ë°˜ì ìœ¼ë¡œ(ì´ë¡ ì ìœ¼ë¡œ) í”„ë¡œì íŠ¸ ì™„ì„± ì‹œê°„ì´ ì¤„ì–´ë“¤ ê²ƒì´ë¼ê³  ì—¬ê²¨ì§€ì§€ë§Œ, ì‹¤ì œë¡œëŠ” ë””ìì´ë„ˆ ìˆ˜ê°€ ì¼ì • ìˆ˜ì¤€ì„ ë„˜ì–´ê°€ë©´ ë””ìì´ë„ˆ 1ëª… ë‹¹ ìƒì‚°ì„±ì´ í•˜ë½í•˜ê²Œ ë˜ëŠ” í˜„ìƒì„ ë§í•œë‹¤. ì´ëŠ” íŒ€ ê´€ë¦¬ì™€ ì†Œí†µì˜ ë³µì¡ì„±ì´ ì¦ê°€í•˜ê¸° ë•Œë¬¸ì— ë°œìƒí•˜ë©°, ê²°êµ­ ì´ë¡ ê³¼ ë‹¤ë¥´ê²Œ í”„ë¡œì íŠ¸ ì™„ì„± ì‹œê°„ì´ ê¸¸ì–´ì§€ëŠ” ê²°ê³¼ë¥¼ ì´ˆë˜í•œë‹¤.


### General Purpose Processor
A general-purpose processor consists of a controller, general datapath, and a program
memory. Designers can load a variety of programs into memory. Since a
general--purpose processor is flexible a large number of these devices can be sold for a
variety of applications. Using a general-purpose processor, the time to market and NRE
cost is low.

### Single Purpose Processor
A digital circuit designed to execute exactly one program. Since a single purpose
processor is designed for only one task it will have high performance, small size, and
low power consumption.

### Application Specific Instruction Set Processor (ASIP)
This is a compromise between a general purpose processor and a single purpose
processor. It is a programmable processor optimized for a particular class of
applications. An ASIP allows flexibility while still achieving good performance, size,
and power consumption.
___
### Full-Custom / VLSI
All layers of this IC is optimized and will therefore yield excellent performance, small
size, and low power consumption.

### Semi-custom ASIC (Gate Array and Standard Cell)
The lower layers are fully or partially built, leaving the upper layers to be finished by
the designer. This yields good performance, size, and a lower NRE cost than that of a
full-custom IC.

### Programmable Logic Device (PLD)
All layers already exist so the designer can purchase an IC. PLDs offer low NRE costs
and almost instant IC availability. PLDs are well suited for rapid prototyping.
___
### Compilation / Synthesis
This design technology allows a designer to define functionality in an abstract manner
and the technology will automatically generate the lower-level implementation details.
Designers benefit because they do not have to be aware of the lower-level
implementation details, which will increase their productivity.

### Libraries / IP
Libraries and IP are essentially catalog of pre-existing implementations. This benefits
the designers because they don't have to "re-invent the wheel".

### Test / Verification
This design technology ensures that the functionality of a system is correct. This saves
the designer time by preventing debugging at a low level.
