// Seed: 3380036952
module module_0 ();
  parameter id_1 = 1;
  always $clog2(26);
  ;
  wire id_2;
endmodule : SymbolIdentifier
module module_1 (
    input  wand  id_0,
    output wor   id_1,
    input  wire  id_2,
    output logic id_3
);
  wire id_5;
  module_0 modCall_1 ();
  always id_3 <= 1;
endmodule
module module_2 #(
    parameter id_26 = 32'd66,
    parameter id_28 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20[id_28 :-1],
    id_21,
    id_22[-1'b0 : id_26],
    id_23,
    id_24,
    id_25,
    _id_26,
    id_27,
    _id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  output wire id_35;
  inout tri id_34;
  output wire id_33;
  input wire id_32;
  output wire id_31;
  inout wire id_30;
  output wire id_29;
  inout wire _id_28;
  input wire id_27;
  inout wire _id_26;
  inout wire id_25;
  inout wire id_24;
  module_0 modCall_1 ();
  input wire id_23;
  inout logic [7:0] id_22;
  input wire id_21;
  output logic [7:0] id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_34 = -1 && "" != id_19;
endmodule
