

================================================================
== Vivado HLS Report for 'aes_invMain'
================================================================
* Date:           Mon Nov 11 23:25:47 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.904 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2603|     3363| 26.030 us | 33.630 us |  2603|  3363|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+-----------+----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------+----------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_invMixColumns_fu_204   |invMixColumns   |      141|      141|  1.410 us | 1.410 us |  141|  141|   none  |
        |grp_invShiftRows_fu_210    |invShiftRows    |        9|      117| 90.000 ns | 1.170 us |    9|  117|   none  |
        |grp_createRoundKey_fu_216  |createRoundKey  |       41|       41|  0.410 us | 0.410 us |   41|   41|   none  |
        +---------------------------+----------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |       32|       32|          2|          -|          -|    16|    no    |
        |- Loop 2     |     2403|     3087| 267 ~ 343 |          -|          -|     9|    no    |
        | + Loop 2.1  |       48|       48|          3|          -|          -|    16|    no    |
        | + Loop 2.2  |       32|       32|          2|          -|          -|    16|    no    |
        |- Loop 3     |       48|       48|          3|          -|          -|    16|    no    |
        |- Loop 4     |       32|       32|          2|          -|          -|    16|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 13 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 7 
10 --> 11 12 
11 --> 10 
12 --> 5 
13 --> 14 
14 --> 15 17 
15 --> 16 
16 --> 14 
17 --> 18 
18 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%roundKey = alloca [16 x i8], align 16" [aes_new.cpp:598]   --->   Operation 19 'alloca' 'roundKey' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 20 [2/2] (1.81ns)   --->   "call fastcc void @createRoundKey(i9 160, [16 x i8]* %roundKey)" [aes_new.cpp:600]   --->   Operation 20 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @createRoundKey(i9 160, [16 x i8]* %roundKey)" [aes_new.cpp:600]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [aes_new.cpp:299->aes_new.cpp:601]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %0 ], [ %i_2, %2 ]"   --->   Operation 23 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.36ns)   --->   "%icmp_ln299 = icmp eq i5 %i_0_i, -16" [aes_new.cpp:299->aes_new.cpp:601]   --->   Operation 24 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i, 1" [aes_new.cpp:299->aes_new.cpp:601]   --->   Operation 26 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln299, label %addRoundKey.exit.preheader, label %2" [aes_new.cpp:299->aes_new.cpp:601]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i5 %i_0_i to i64" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 28 'zext' 'zext_ln300' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln300" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 29 'getelementptr' 'state_addr' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 30 'load' 'state_load' <Predicate = (!icmp_ln299)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr [16 x i8]* %roundKey, i64 0, i64 %zext_ln300" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 31 'getelementptr' 'roundKey_addr' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%roundKey_load = load i8* %roundKey_addr, align 1" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 32 'load' 'roundKey_load' <Predicate = (!icmp_ln299)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %addRoundKey.exit" [aes_new.cpp:603]   --->   Operation 33 'br' <Predicate = (icmp_ln299)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 34 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 34 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 35 [1/2] (2.32ns)   --->   "%roundKey_load = load i8* %roundKey_addr, align 1" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 35 'load' 'roundKey_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 36 [1/1] (0.99ns)   --->   "%xor_ln300 = xor i8 %roundKey_load, %state_load" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 36 'xor' 'xor_ln300' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (2.32ns)   --->   "store i8 %xor_ln300, i8* %state_addr, align 1" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [aes_new.cpp:299->aes_new.cpp:601]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.81>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%i = phi i4 [ %add_ln603, %aes_invRound.exit ], [ -7, %addRoundKey.exit.preheader ]" [aes_new.cpp:603]   --->   Operation 39 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln603 = icmp eq i4 %i, 0" [aes_new.cpp:603]   --->   Operation 40 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 41 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln603, label %7, label %3" [aes_new.cpp:603]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i, i4 0)" [aes_new.cpp:605]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln605 = zext i8 %shl_ln to i9" [aes_new.cpp:605]   --->   Operation 44 'zext' 'zext_ln605' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (1.81ns)   --->   "call fastcc void @createRoundKey(i9 %zext_ln605, [16 x i8]* %roundKey)" [aes_new.cpp:605]   --->   Operation 45 'call' <Predicate = (!icmp_ln603)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 46 [2/2] (1.76ns)   --->   "call fastcc void @invShiftRows([16 x i8]* %state)" [aes_new.cpp:588->aes_new.cpp:606]   --->   Operation 46 'call' <Predicate = (!icmp_ln603)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [2/2] (1.81ns)   --->   "call fastcc void @createRoundKey(i9 0, [16 x i8]* %roundKey)" [aes_new.cpp:609]   --->   Operation 47 'call' <Predicate = (icmp_ln603)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [2/2] (1.76ns)   --->   "call fastcc void @invShiftRows([16 x i8]* %state)" [aes_new.cpp:610]   --->   Operation 48 'call' <Predicate = (icmp_ln603)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @createRoundKey(i9 %zext_ln605, [16 x i8]* %roundKey)" [aes_new.cpp:605]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @invShiftRows([16 x i8]* %state)" [aes_new.cpp:588->aes_new.cpp:606]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 51 [1/1] (1.76ns)   --->   "br label %4" [aes_new.cpp:508->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i5 [ 0, %3 ], [ %i_4, %5 ]"   --->   Operation 52 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.36ns)   --->   "%icmp_ln508 = icmp eq i5 %i_0_i_i, -16" [aes_new.cpp:508->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 53 'icmp' 'icmp_ln508' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 54 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i_0_i_i, 1" [aes_new.cpp:508->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 55 'add' 'i_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln508, label %invSubBytes.exit.i.preheader, label %5" [aes_new.cpp:508->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i5 %i_0_i_i to i64" [aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 57 'zext' 'zext_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln509" [aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 58 'getelementptr' 'state_addr_5' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (2.32ns)   --->   "%state_load_5 = load i8* %state_addr_5, align 1" [aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 59 'load' 'state_load_5' <Predicate = (!icmp_ln508)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 60 [1/1] (1.76ns)   --->   "br label %invSubBytes.exit.i" [aes_new.cpp:299->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 60 'br' <Predicate = (icmp_ln508)> <Delay = 1.76>

State 8 <SV = 6> <Delay = 5.57>
ST_8 : Operation 61 [1/2] (2.32ns)   --->   "%state_load_5 = load i8* %state_addr_5, align 1" [aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 61 'load' 'state_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i8 %state_load_5 to i64" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 62 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%rsbox_addr = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln164" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 63 'getelementptr' 'rsbox_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [2/2] (3.25ns)   --->   "%rsbox_load = load i8* %rsbox_addr, align 1" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 64 'load' 'rsbox_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 9 <SV = 7> <Delay = 5.57>
ST_9 : Operation 65 [1/2] (3.25ns)   --->   "%rsbox_load = load i8* %rsbox_addr, align 1" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 65 'load' 'rsbox_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 66 [1/1] (2.32ns)   --->   "store i8 %rsbox_load, i8* %state_addr_5, align 1" [aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "br label %4" [aes_new.cpp:508->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 2.32>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%i_0_i2_i = phi i5 [ %i_6, %6 ], [ 0, %invSubBytes.exit.i.preheader ]"   --->   Operation 68 'phi' 'i_0_i2_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.36ns)   --->   "%icmp_ln299_1 = icmp eq i5 %i_0_i2_i, -16" [aes_new.cpp:299->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 69 'icmp' 'icmp_ln299_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 70 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (1.78ns)   --->   "%i_6 = add i5 %i_0_i2_i, 1" [aes_new.cpp:299->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 71 'add' 'i_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln299_1, label %aes_invRound.exit, label %6" [aes_new.cpp:299->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i5 %i_0_i2_i to i64" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 73 'zext' 'zext_ln300_1' <Predicate = (!icmp_ln299_1)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln300_1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 74 'getelementptr' 'state_addr_7' <Predicate = (!icmp_ln299_1)> <Delay = 0.00>
ST_10 : Operation 75 [2/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_7, align 1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 75 'load' 'state_load_3' <Predicate = (!icmp_ln299_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%roundKey_addr_2 = getelementptr [16 x i8]* %roundKey, i64 0, i64 %zext_ln300_1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 76 'getelementptr' 'roundKey_addr_2' <Predicate = (!icmp_ln299_1)> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (2.32ns)   --->   "%roundKey_load_2 = load i8* %roundKey_addr_2, align 1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 77 'load' 'roundKey_load_2' <Predicate = (!icmp_ln299_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 78 [2/2] (0.00ns)   --->   "call fastcc void @invMixColumns([16 x i8]* %state)" [aes_new.cpp:591->aes_new.cpp:606]   --->   Operation 78 'call' <Predicate = (icmp_ln299_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 79 [1/1] (1.73ns)   --->   "%add_ln603 = add i4 %i, -1" [aes_new.cpp:603]   --->   Operation 79 'add' 'add_ln603' <Predicate = (icmp_ln299_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 5.63>
ST_11 : Operation 80 [1/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_7, align 1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 80 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 81 [1/2] (2.32ns)   --->   "%roundKey_load_2 = load i8* %roundKey_addr_2, align 1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 81 'load' 'roundKey_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 82 [1/1] (0.99ns)   --->   "%xor_ln300_1 = xor i8 %roundKey_load_2, %state_load_3" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 82 'xor' 'xor_ln300_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (2.32ns)   --->   "store i8 %xor_ln300_1, i8* %state_addr_7, align 1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 83 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "br label %invSubBytes.exit.i" [aes_new.cpp:299->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @invMixColumns([16 x i8]* %state)" [aes_new.cpp:591->aes_new.cpp:606]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "br label %addRoundKey.exit" [aes_new.cpp:603]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 1.76>
ST_13 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @createRoundKey(i9 0, [16 x i8]* %roundKey)" [aes_new.cpp:609]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @invShiftRows([16 x i8]* %state)" [aes_new.cpp:610]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 89 [1/1] (1.76ns)   --->   "br label %8" [aes_new.cpp:508->aes_new.cpp:611]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 5> <Delay = 2.32>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i5 [ 0, %7 ], [ %i_3, %9 ]"   --->   Operation 90 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (1.36ns)   --->   "%icmp_ln508_1 = icmp eq i5 %i_0_i1, -16" [aes_new.cpp:508->aes_new.cpp:611]   --->   Operation 91 'icmp' 'icmp_ln508_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 92 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i_0_i1, 1" [aes_new.cpp:508->aes_new.cpp:611]   --->   Operation 93 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln508_1, label %invSubBytes.exit.preheader, label %9" [aes_new.cpp:508->aes_new.cpp:611]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln509_1 = zext i5 %i_0_i1 to i64" [aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 95 'zext' 'zext_ln509_1' <Predicate = (!icmp_ln508_1)> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln509_1" [aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 96 'getelementptr' 'state_addr_6' <Predicate = (!icmp_ln508_1)> <Delay = 0.00>
ST_14 : Operation 97 [2/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_6, align 1" [aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 97 'load' 'state_load_2' <Predicate = (!icmp_ln508_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 98 [1/1] (1.76ns)   --->   "br label %invSubBytes.exit" [aes_new.cpp:299->aes_new.cpp:612]   --->   Operation 98 'br' <Predicate = (icmp_ln508_1)> <Delay = 1.76>

State 15 <SV = 6> <Delay = 5.57>
ST_15 : Operation 99 [1/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_6, align 1" [aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 99 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i8 %state_load_2 to i64" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 100 'zext' 'zext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%rsbox_addr_1 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln164_1" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 101 'getelementptr' 'rsbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [2/2] (3.25ns)   --->   "%rsbox_load_1 = load i8* %rsbox_addr_1, align 1" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 102 'load' 'rsbox_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 16 <SV = 7> <Delay = 5.57>
ST_16 : Operation 103 [1/2] (3.25ns)   --->   "%rsbox_load_1 = load i8* %rsbox_addr_1, align 1" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 103 'load' 'rsbox_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 104 [1/1] (2.32ns)   --->   "store i8 %rsbox_load_1, i8* %state_addr_6, align 1" [aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "br label %8" [aes_new.cpp:508->aes_new.cpp:611]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.32>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%i_0_i5 = phi i5 [ %i_5, %10 ], [ 0, %invSubBytes.exit.preheader ]"   --->   Operation 106 'phi' 'i_0_i5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (1.36ns)   --->   "%icmp_ln299_2 = icmp eq i5 %i_0_i5, -16" [aes_new.cpp:299->aes_new.cpp:612]   --->   Operation 107 'icmp' 'icmp_ln299_2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 108 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (1.78ns)   --->   "%i_5 = add i5 %i_0_i5, 1" [aes_new.cpp:299->aes_new.cpp:612]   --->   Operation 109 'add' 'i_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln299_2, label %addRoundKey.exit14, label %10" [aes_new.cpp:299->aes_new.cpp:612]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln300_2 = zext i5 %i_0_i5 to i64" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 111 'zext' 'zext_ln300_2' <Predicate = (!icmp_ln299_2)> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln300_2" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 112 'getelementptr' 'state_addr_8' <Predicate = (!icmp_ln299_2)> <Delay = 0.00>
ST_17 : Operation 113 [2/2] (2.32ns)   --->   "%state_load_4 = load i8* %state_addr_8, align 1" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 113 'load' 'state_load_4' <Predicate = (!icmp_ln299_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%roundKey_addr_1 = getelementptr [16 x i8]* %roundKey, i64 0, i64 %zext_ln300_2" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 114 'getelementptr' 'roundKey_addr_1' <Predicate = (!icmp_ln299_2)> <Delay = 0.00>
ST_17 : Operation 115 [2/2] (2.32ns)   --->   "%roundKey_load_1 = load i8* %roundKey_addr_1, align 1" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 115 'load' 'roundKey_load_1' <Predicate = (!icmp_ln299_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "ret void" [aes_new.cpp:613]   --->   Operation 116 'ret' <Predicate = (icmp_ln299_2)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 5.63>
ST_18 : Operation 117 [1/2] (2.32ns)   --->   "%state_load_4 = load i8* %state_addr_8, align 1" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 117 'load' 'state_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 118 [1/2] (2.32ns)   --->   "%roundKey_load_1 = load i8* %roundKey_addr_1, align 1" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 118 'load' 'roundKey_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 119 [1/1] (0.99ns)   --->   "%xor_ln300_2 = xor i8 %roundKey_load_1, %state_load_4" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 119 'xor' 'xor_ln300_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (2.32ns)   --->   "store i8 %xor_ln300_2, i8* %state_addr_8, align 1" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "br label %invSubBytes.exit" [aes_new.cpp:299->aes_new.cpp:612]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rsbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
roundKey        (alloca           ) [ 0011111111111111111]
call_ln600      (call             ) [ 0000000000000000000]
br_ln299        (br               ) [ 0011100000000000000]
i_0_i           (phi              ) [ 0001000000000000000]
icmp_ln299      (icmp             ) [ 0001100000000000000]
empty           (speclooptripcount) [ 0000000000000000000]
i_2             (add              ) [ 0011100000000000000]
br_ln299        (br               ) [ 0000000000000000000]
zext_ln300      (zext             ) [ 0000000000000000000]
state_addr      (getelementptr    ) [ 0000100000000000000]
roundKey_addr   (getelementptr    ) [ 0000100000000000000]
br_ln603        (br               ) [ 0001111111111000000]
state_load      (load             ) [ 0000000000000000000]
roundKey_load   (load             ) [ 0000000000000000000]
xor_ln300       (xor              ) [ 0000000000000000000]
store_ln300     (store            ) [ 0000000000000000000]
br_ln299        (br               ) [ 0011100000000000000]
i               (phi              ) [ 0000011111110000000]
icmp_ln603      (icmp             ) [ 0000011111111000000]
empty_11        (speclooptripcount) [ 0000000000000000000]
br_ln603        (br               ) [ 0000000000000000000]
shl_ln          (bitconcatenate   ) [ 0000000000000000000]
zext_ln605      (zext             ) [ 0000001000000000000]
call_ln605      (call             ) [ 0000000000000000000]
call_ln588      (call             ) [ 0000000000000000000]
br_ln508        (br               ) [ 0000011111111000000]
i_0_i_i         (phi              ) [ 0000000100000000000]
icmp_ln508      (icmp             ) [ 0000011111111000000]
empty_12        (speclooptripcount) [ 0000000000000000000]
i_4             (add              ) [ 0000011111111000000]
br_ln508        (br               ) [ 0000000000000000000]
zext_ln509      (zext             ) [ 0000000000000000000]
state_addr_5    (getelementptr    ) [ 0000000011000000000]
br_ln299        (br               ) [ 0000011111111000000]
state_load_5    (load             ) [ 0000000000000000000]
zext_ln164      (zext             ) [ 0000000000000000000]
rsbox_addr      (getelementptr    ) [ 0000000001000000000]
rsbox_load      (load             ) [ 0000000000000000000]
store_ln509     (store            ) [ 0000000000000000000]
br_ln508        (br               ) [ 0000011111111000000]
i_0_i2_i        (phi              ) [ 0000000000100000000]
icmp_ln299_1    (icmp             ) [ 0000011111111000000]
empty_13        (speclooptripcount) [ 0000000000000000000]
i_6             (add              ) [ 0000011111111000000]
br_ln299        (br               ) [ 0000000000000000000]
zext_ln300_1    (zext             ) [ 0000000000000000000]
state_addr_7    (getelementptr    ) [ 0000000000010000000]
roundKey_addr_2 (getelementptr    ) [ 0000000000010000000]
add_ln603       (add              ) [ 0001010000001000000]
state_load_3    (load             ) [ 0000000000000000000]
roundKey_load_2 (load             ) [ 0000000000000000000]
xor_ln300_1     (xor              ) [ 0000000000000000000]
store_ln300     (store            ) [ 0000000000000000000]
br_ln299        (br               ) [ 0000011111111000000]
call_ln591      (call             ) [ 0000000000000000000]
br_ln603        (br               ) [ 0001011111111000000]
call_ln609      (call             ) [ 0000000000000000000]
call_ln610      (call             ) [ 0000000000000000000]
br_ln508        (br               ) [ 0000000000000111100]
i_0_i1          (phi              ) [ 0000000000000010000]
icmp_ln508_1    (icmp             ) [ 0000000000000011100]
empty_14        (speclooptripcount) [ 0000000000000000000]
i_3             (add              ) [ 0000000000000111100]
br_ln508        (br               ) [ 0000000000000000000]
zext_ln509_1    (zext             ) [ 0000000000000000000]
state_addr_6    (getelementptr    ) [ 0000000000000001100]
br_ln299        (br               ) [ 0000000000000011111]
state_load_2    (load             ) [ 0000000000000000000]
zext_ln164_1    (zext             ) [ 0000000000000000000]
rsbox_addr_1    (getelementptr    ) [ 0000000000000000100]
rsbox_load_1    (load             ) [ 0000000000000000000]
store_ln509     (store            ) [ 0000000000000000000]
br_ln508        (br               ) [ 0000000000000111100]
i_0_i5          (phi              ) [ 0000000000000000010]
icmp_ln299_2    (icmp             ) [ 0000000000000000011]
empty_15        (speclooptripcount) [ 0000000000000000000]
i_5             (add              ) [ 0000000000000010011]
br_ln299        (br               ) [ 0000000000000000000]
zext_ln300_2    (zext             ) [ 0000000000000000000]
state_addr_8    (getelementptr    ) [ 0000000000000000001]
roundKey_addr_1 (getelementptr    ) [ 0000000000000000001]
ret_ln613       (ret              ) [ 0000000000000000000]
state_load_4    (load             ) [ 0000000000000000000]
roundKey_load_1 (load             ) [ 0000000000000000000]
xor_ln300_2     (xor              ) [ 0000000000000000000]
store_ln300     (store            ) [ 0000000000000000000]
br_ln299        (br               ) [ 0000000000000010011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rsbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="createRoundKey"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invShiftRows"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invMixColumns"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="roundKey_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="roundKey/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="state_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="5" slack="0"/>
<pin id="48" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="0"/>
<pin id="53" dir="0" index="1" bw="8" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/3 store_ln300/4 state_load_5/7 store_ln509/9 state_load_3/10 store_ln300/11 state_load_2/14 store_ln509/16 state_load_4/17 store_ln300/18 "/>
</bind>
</comp>

<comp id="57" class="1004" name="roundKey_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="5" slack="0"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="roundKey_load/3 roundKey_load_2/10 roundKey_load_1/17 "/>
</bind>
</comp>

<comp id="69" class="1004" name="state_addr_5_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_5/7 "/>
</bind>
</comp>

<comp id="77" class="1004" name="rsbox_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rsbox_addr/8 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rsbox_load/8 rsbox_load_1/15 "/>
</bind>
</comp>

<comp id="91" class="1004" name="state_addr_7_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="5" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_7/10 "/>
</bind>
</comp>

<comp id="99" class="1004" name="roundKey_addr_2_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr_2/10 "/>
</bind>
</comp>

<comp id="106" class="1004" name="state_addr_6_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_6/14 "/>
</bind>
</comp>

<comp id="114" class="1004" name="rsbox_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rsbox_addr_1/15 "/>
</bind>
</comp>

<comp id="122" class="1004" name="state_addr_8_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_8/17 "/>
</bind>
</comp>

<comp id="130" class="1004" name="roundKey_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr_1/17 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_0_i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_0_i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="1"/>
<pin id="150" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="4" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_0_i_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="1"/>
<pin id="162" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_0_i_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/7 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_0_i2_i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="1"/>
<pin id="173" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i2_i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_0_i2_i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i2_i/10 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_0_i1_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="1"/>
<pin id="184" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_0_i1_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/14 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_0_i5_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="1"/>
<pin id="195" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i5 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_0_i5_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i5/17 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_invMixColumns_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln591/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_invShiftRows_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln588/5 call_ln610/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_createRoundKey_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="9" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="0" index="3" bw="8" slack="0"/>
<pin id="221" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln600/1 call_ln605/5 call_ln609/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln300/4 xor_ln300_1/11 xor_ln300_2/18 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln299_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln300_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln603_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shl_ln_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln605_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln605/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln508_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln508/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_4_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln509_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln509/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln164_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln299_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299_1/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="i_6_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln300_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300_1/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln603_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="3"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln603/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln508_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln508_1/14 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/14 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln509_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln509_1/14 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln164_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164_1/15 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln299_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299_2/17 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_5_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/17 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln300_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300_2/17 "/>
</bind>
</comp>

<comp id="360" class="1005" name="i_2_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="state_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="1"/>
<pin id="367" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="roundKey_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="zext_ln605_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="1"/>
<pin id="380" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln605 "/>
</bind>
</comp>

<comp id="386" class="1005" name="i_4_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="391" class="1005" name="state_addr_5_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_5 "/>
</bind>
</comp>

<comp id="396" class="1005" name="rsbox_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rsbox_addr "/>
</bind>
</comp>

<comp id="404" class="1005" name="i_6_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="409" class="1005" name="state_addr_7_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="1"/>
<pin id="411" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_7 "/>
</bind>
</comp>

<comp id="414" class="1005" name="roundKey_addr_2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="1"/>
<pin id="416" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_addr_2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="add_ln603_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="1"/>
<pin id="421" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln603 "/>
</bind>
</comp>

<comp id="427" class="1005" name="i_3_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="state_addr_6_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="1"/>
<pin id="434" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_6 "/>
</bind>
</comp>

<comp id="437" class="1005" name="rsbox_addr_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rsbox_addr_1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="i_5_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="450" class="1005" name="state_addr_8_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="1"/>
<pin id="452" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_8 "/>
</bind>
</comp>

<comp id="455" class="1005" name="roundKey_addr_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="1"/>
<pin id="457" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="22" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="68"><net_src comp="57" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="84" pin="3"/><net_sink comp="51" pin=1"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="99" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="130" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="40" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="231"><net_src comp="63" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="51" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="227" pin="2"/><net_sink comp="51" pin=1"/></net>

<net id="238"><net_src comp="141" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="141" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="141" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="256"><net_src comp="152" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="152" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="275"><net_src comp="164" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="164" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="164" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="291"><net_src comp="51" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="297"><net_src comp="175" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="14" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="175" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="20" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="175" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="315"><net_src comp="148" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="186" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="186" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="186" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="337"><net_src comp="51" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="343"><net_src comp="197" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="14" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="197" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="197" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="363"><net_src comp="240" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="368"><net_src comp="44" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="373"><net_src comp="57" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="381"><net_src comp="266" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="389"><net_src comp="277" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="394"><net_src comp="69" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="399"><net_src comp="77" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="407"><net_src comp="299" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="412"><net_src comp="91" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="417"><net_src comp="99" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="422"><net_src comp="311" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="430"><net_src comp="323" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="435"><net_src comp="106" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="440"><net_src comp="114" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="448"><net_src comp="345" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="453"><net_src comp="122" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="458"><net_src comp="130" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {4 5 6 9 10 11 12 13 16 18 }
 - Input state : 
	Port: aes_invMain : state | {3 4 5 6 7 8 10 11 12 13 14 15 17 18 }
	Port: aes_invMain : empty | {1 2 5 6 13 }
	Port: aes_invMain : rsbox | {8 9 15 16 }
  - Chain level:
	State 1
		call_ln600 : 1
	State 2
	State 3
		icmp_ln299 : 1
		i_2 : 1
		br_ln299 : 2
		zext_ln300 : 1
		state_addr : 2
		state_load : 3
		roundKey_addr : 2
		roundKey_load : 3
	State 4
		xor_ln300 : 1
		store_ln300 : 1
	State 5
		icmp_ln603 : 1
		br_ln603 : 2
		shl_ln : 1
		zext_ln605 : 2
		call_ln605 : 3
	State 6
	State 7
		icmp_ln508 : 1
		i_4 : 1
		br_ln508 : 2
		zext_ln509 : 1
		state_addr_5 : 2
		state_load_5 : 3
	State 8
		zext_ln164 : 1
		rsbox_addr : 2
		rsbox_load : 3
	State 9
		store_ln509 : 1
	State 10
		icmp_ln299_1 : 1
		i_6 : 1
		br_ln299 : 2
		zext_ln300_1 : 1
		state_addr_7 : 2
		state_load_3 : 3
		roundKey_addr_2 : 2
		roundKey_load_2 : 3
	State 11
		xor_ln300_1 : 1
		store_ln300 : 1
	State 12
	State 13
	State 14
		icmp_ln508_1 : 1
		i_3 : 1
		br_ln508 : 2
		zext_ln509_1 : 1
		state_addr_6 : 2
		state_load_2 : 3
	State 15
		zext_ln164_1 : 1
		rsbox_addr_1 : 2
		rsbox_load_1 : 3
	State 16
		store_ln509 : 1
	State 17
		icmp_ln299_2 : 1
		i_5 : 1
		br_ln299 : 2
		zext_ln300_2 : 1
		state_addr_8 : 2
		state_load_4 : 3
		roundKey_addr_1 : 2
		roundKey_load_1 : 3
	State 18
		xor_ln300_2 : 1
		store_ln300 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |  grp_invMixColumns_fu_204 | 37.1947 |   1274  |   1307  |
|   call   |  grp_invShiftRows_fu_210  | 5.44425 |    36   |   102   |
|          | grp_createRoundKey_fu_216 |  1.769  |    40   |    92   |
|----------|---------------------------|---------|---------|---------|
|          |         i_2_fu_240        |    0    |    0    |    15   |
|          |         i_4_fu_277        |    0    |    0    |    15   |
|    add   |         i_6_fu_299        |    0    |    0    |    15   |
|          |      add_ln603_fu_311     |    0    |    0    |    13   |
|          |         i_3_fu_323        |    0    |    0    |    15   |
|          |         i_5_fu_345        |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln299_fu_234     |    0    |    0    |    11   |
|          |     icmp_ln603_fu_252     |    0    |    0    |    9    |
|   icmp   |     icmp_ln508_fu_271     |    0    |    0    |    11   |
|          |    icmp_ln299_1_fu_293    |    0    |    0    |    11   |
|          |    icmp_ln508_1_fu_317    |    0    |    0    |    11   |
|          |    icmp_ln299_2_fu_339    |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|    xor   |         grp_fu_227        |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln300_fu_246     |    0    |    0    |    0    |
|          |     zext_ln605_fu_266     |    0    |    0    |    0    |
|          |     zext_ln509_fu_283     |    0    |    0    |    0    |
|   zext   |     zext_ln164_fu_288     |    0    |    0    |    0    |
|          |    zext_ln300_1_fu_305    |    0    |    0    |    0    |
|          |    zext_ln509_1_fu_329    |    0    |    0    |    0    |
|          |    zext_ln164_1_fu_334    |    0    |    0    |    0    |
|          |    zext_ln300_2_fu_351    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_258       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  44.408 |   1350  |   1661  |
|----------|---------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|roundKey|    0   |   16   |    2   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   16   |    2   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln603_reg_419   |    4   |
|     i_0_i1_reg_182    |    5   |
|    i_0_i2_i_reg_171   |    5   |
|     i_0_i5_reg_193    |    5   |
|    i_0_i_i_reg_160    |    5   |
|     i_0_i_reg_137     |    5   |
|      i_2_reg_360      |    5   |
|      i_3_reg_427      |    5   |
|      i_4_reg_386      |    5   |
|      i_5_reg_445      |    5   |
|      i_6_reg_404      |    5   |
|       i_reg_148       |    4   |
|roundKey_addr_1_reg_455|    4   |
|roundKey_addr_2_reg_414|    4   |
| roundKey_addr_reg_370 |    4   |
|  rsbox_addr_1_reg_437 |    8   |
|   rsbox_addr_reg_396  |    8   |
|  state_addr_5_reg_391 |    4   |
|  state_addr_6_reg_432 |    4   |
|  state_addr_7_reg_409 |    4   |
|  state_addr_8_reg_450 |    4   |
|   state_addr_reg_365  |    4   |
|   zext_ln605_reg_378  |    9   |
+-----------------------+--------+
|         Total         |   115  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_51     |  p0  |  10  |   4  |   40   ||    47   |
|      grp_access_fu_51     |  p1  |   2  |   8  |   16   ||    9    |
|      grp_access_fu_63     |  p0  |   6  |   4  |   24   ||    33   |
|      grp_access_fu_84     |  p0  |   4  |   8  |   32   ||    21   |
|         i_reg_148         |  p0  |   2  |   4  |    8   ||    9    |
| grp_createRoundKey_fu_216 |  p1  |   4  |   9  |   36   ||    15   |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   156  || 11.2618 ||   134   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   44   |  1350  |  1661  |    -   |
|   Memory  |    0   |    -   |   16   |    2   |    0   |
|Multiplexer|    -   |   11   |    -   |   134  |    -   |
|  Register |    -   |    -   |   115  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   55   |  1481  |  1797  |    0   |
+-----------+--------+--------+--------+--------+--------+
