#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bcbc05dc70 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v000001bcbc0ef8b0_0 .net "PC", 31 0, L_000001bcbc1799f0;  1 drivers
v000001bcbc0efe50_0 .net "cycles_consumed", 31 0, v000001bcbc0f00d0_0;  1 drivers
v000001bcbc0f0210_0 .var "input_clk", 0 0;
v000001bcbc0f0490_0 .var "rst", 0 0;
S_000001bcbbe6a010 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_000001bcbc05dc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001bcbc032330 .functor NOR 1, v000001bcbc0f0210_0, v000001bcbc0e7250_0, C4<0>, C4<0>;
L_000001bcbc033440 .functor AND 1, v000001bcbc0c5860_0, v000001bcbc0c6ee0_0, C4<1>, C4<1>;
L_000001bcbc032fe0 .functor AND 1, L_000001bcbc033440, L_000001bcbc0f0850, C4<1>, C4<1>;
L_000001bcbc033520 .functor AND 1, v000001bcbc0b5fb0_0, v000001bcbc0b6910_0, C4<1>, C4<1>;
L_000001bcbc0323a0 .functor AND 1, L_000001bcbc033520, L_000001bcbc0ef4f0, C4<1>, C4<1>;
L_000001bcbc032b10 .functor AND 1, v000001bcbc0e8010_0, v000001bcbc0e8b50_0, C4<1>, C4<1>;
L_000001bcbc032410 .functor AND 1, L_000001bcbc032b10, L_000001bcbc0ef590, C4<1>, C4<1>;
L_000001bcbc032720 .functor AND 1, v000001bcbc0c5860_0, v000001bcbc0c6ee0_0, C4<1>, C4<1>;
L_000001bcbc032640 .functor AND 1, L_000001bcbc032720, L_000001bcbc0ef770, C4<1>, C4<1>;
L_000001bcbc031a70 .functor AND 1, v000001bcbc0b5fb0_0, v000001bcbc0b6910_0, C4<1>, C4<1>;
L_000001bcbc031b50 .functor AND 1, L_000001bcbc031a70, L_000001bcbc0f08f0, C4<1>, C4<1>;
L_000001bcbc032790 .functor AND 1, v000001bcbc0e8010_0, v000001bcbc0e8b50_0, C4<1>, C4<1>;
L_000001bcbc031d10 .functor AND 1, L_000001bcbc032790, L_000001bcbc0f0a30, C4<1>, C4<1>;
L_000001bcbc0f74f0 .functor NOT 1, L_000001bcbc032330, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f6920 .functor NOT 1, L_000001bcbc032330, C4<0>, C4<0>, C4<0>;
L_000001bcbc10d790 .functor NOT 1, L_000001bcbc032330, C4<0>, C4<0>, C4<0>;
L_000001bcbc10e520 .functor NOT 1, L_000001bcbc032330, C4<0>, C4<0>, C4<0>;
L_000001bcbc10e590 .functor NOT 1, L_000001bcbc032330, C4<0>, C4<0>, C4<0>;
L_000001bcbc1799f0 .functor BUFZ 32, v000001bcbc0e65d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bcbc0e6fd0_0 .net "EX1_ALU_OPER1", 31 0, L_000001bcbc0f8600;  1 drivers
v000001bcbc0e7d90_0 .net "EX1_ALU_OPER2", 31 0, L_000001bcbc10df70;  1 drivers
v000001bcbc0e7110_0 .net "EX1_PC", 31 0, v000001bcbc0c3240_0;  1 drivers
v000001bcbc0e7e30_0 .net "EX1_PFC", 31 0, v000001bcbc0c3f60_0;  1 drivers
v000001bcbc0e71b0_0 .net "EX1_PFC_to_IF", 31 0, L_000001bcbc0f4f90;  1 drivers
v000001bcbc0e7ed0_0 .net "EX1_forward_to_B", 31 0, v000001bcbc0c43c0_0;  1 drivers
v000001bcbc0e7f70_0 .net "EX1_is_beq", 0 0, v000001bcbc0c32e0_0;  1 drivers
v000001bcbc0e80b0_0 .net "EX1_is_bne", 0 0, v000001bcbc0c3d80_0;  1 drivers
v000001bcbc0e9a50_0 .net "EX1_is_jal", 0 0, v000001bcbc0c4aa0_0;  1 drivers
v000001bcbc0ea3b0_0 .net "EX1_is_jr", 0 0, v000001bcbc0c3380_0;  1 drivers
v000001bcbc0eb490_0 .net "EX1_is_oper2_immed", 0 0, v000001bcbc0c4960_0;  1 drivers
v000001bcbc0e9af0_0 .net "EX1_memread", 0 0, v000001bcbc0c3a60_0;  1 drivers
v000001bcbc0e99b0_0 .net "EX1_memwrite", 0 0, v000001bcbc0c4e60_0;  1 drivers
v000001bcbc0ea450_0 .net "EX1_opcode", 11 0, v000001bcbc0c3b00_0;  1 drivers
v000001bcbc0ea590_0 .net "EX1_predicted", 0 0, v000001bcbc0c3420_0;  1 drivers
v000001bcbc0eb530_0 .net "EX1_rd_ind", 4 0, v000001bcbc0c5220_0;  1 drivers
v000001bcbc0ea310_0 .net "EX1_rd_indzero", 0 0, v000001bcbc0c45a0_0;  1 drivers
v000001bcbc0e97d0_0 .net "EX1_regwrite", 0 0, v000001bcbc0c54a0_0;  1 drivers
v000001bcbc0e9870_0 .net "EX1_rs1", 31 0, v000001bcbc0c34c0_0;  1 drivers
v000001bcbc0ea630_0 .net "EX1_rs1_ind", 4 0, v000001bcbc0c5680_0;  1 drivers
v000001bcbc0eae50_0 .net "EX1_rs2", 31 0, v000001bcbc0c46e0_0;  1 drivers
v000001bcbc0e9410_0 .net "EX1_rs2_ind", 4 0, v000001bcbc0c4f00_0;  1 drivers
v000001bcbc0eb030_0 .net "EX1_rs2_out", 31 0, L_000001bcbc10c920;  1 drivers
v000001bcbc0eac70_0 .net "EX2_ALU_OPER1", 31 0, v000001bcbc0c6e40_0;  1 drivers
v000001bcbc0eab30_0 .net "EX2_ALU_OPER2", 31 0, v000001bcbc0c63a0_0;  1 drivers
v000001bcbc0ea4f0_0 .net "EX2_ALU_OUT", 31 0, L_000001bcbc0f58f0;  1 drivers
v000001bcbc0e9ff0_0 .net "EX2_PC", 31 0, v000001bcbc0c6580_0;  1 drivers
v000001bcbc0eb350_0 .net "EX2_PFC_to_IF", 31 0, v000001bcbc0c6620_0;  1 drivers
v000001bcbc0ea810_0 .net "EX2_forward_to_B", 31 0, v000001bcbc0c5f40_0;  1 drivers
v000001bcbc0ead10_0 .net "EX2_is_beq", 0 0, v000001bcbc0c64e0_0;  1 drivers
v000001bcbc0e9b90_0 .net "EX2_is_bne", 0 0, v000001bcbc0c5cc0_0;  1 drivers
v000001bcbc0eaef0_0 .net "EX2_is_jal", 0 0, v000001bcbc0c6080_0;  1 drivers
v000001bcbc0e9c30_0 .net "EX2_is_jr", 0 0, v000001bcbc0c6c60_0;  1 drivers
v000001bcbc0e9910_0 .net "EX2_is_oper2_immed", 0 0, v000001bcbc0c66c0_0;  1 drivers
v000001bcbc0eb670_0 .net "EX2_memread", 0 0, v000001bcbc0c6d00_0;  1 drivers
v000001bcbc0e9d70_0 .net "EX2_memwrite", 0 0, v000001bcbc0c6760_0;  1 drivers
v000001bcbc0eb710_0 .net "EX2_opcode", 11 0, v000001bcbc0c6800_0;  1 drivers
v000001bcbc0eb990_0 .net "EX2_predicted", 0 0, v000001bcbc0c68a0_0;  1 drivers
v000001bcbc0eadb0_0 .net "EX2_rd_ind", 4 0, v000001bcbc0c5d60_0;  1 drivers
v000001bcbc0e9230_0 .net "EX2_rd_indzero", 0 0, v000001bcbc0c6ee0_0;  1 drivers
v000001bcbc0e9eb0_0 .net "EX2_regwrite", 0 0, v000001bcbc0c5860_0;  1 drivers
v000001bcbc0eabd0_0 .net "EX2_rs1", 31 0, v000001bcbc0c5900_0;  1 drivers
v000001bcbc0ea090_0 .net "EX2_rs1_ind", 4 0, v000001bcbc0c59a0_0;  1 drivers
v000001bcbc0eb0d0_0 .net "EX2_rs2_ind", 4 0, v000001bcbc0c5a40_0;  1 drivers
v000001bcbc0ea6d0_0 .net "EX2_rs2_out", 31 0, v000001bcbc0c5ae0_0;  1 drivers
v000001bcbc0e9cd0_0 .net "ID_INST", 31 0, v000001bcbc0d1420_0;  1 drivers
v000001bcbc0ea1d0_0 .net "ID_PC", 31 0, v000001bcbc0d1740_0;  1 drivers
v000001bcbc0e9e10_0 .net "ID_PFC_to_EX", 31 0, L_000001bcbc0f2bf0;  1 drivers
v000001bcbc0e9f50_0 .net "ID_PFC_to_IF", 31 0, L_000001bcbc0f2b50;  1 drivers
v000001bcbc0ea130_0 .net "ID_forward_to_B", 31 0, L_000001bcbc0f32d0;  1 drivers
v000001bcbc0eaf90_0 .net "ID_is_beq", 0 0, L_000001bcbc0f1110;  1 drivers
v000001bcbc0ea270_0 .net "ID_is_bne", 0 0, L_000001bcbc0f1250;  1 drivers
v000001bcbc0e9550_0 .net "ID_is_j", 0 0, L_000001bcbc0f4950;  1 drivers
v000001bcbc0ea770_0 .net "ID_is_jal", 0 0, L_000001bcbc0f5350;  1 drivers
v000001bcbc0ea8b0_0 .net "ID_is_jr", 0 0, L_000001bcbc0f14d0;  1 drivers
v000001bcbc0eb170_0 .net "ID_is_oper2_immed", 0 0, L_000001bcbc0f7e20;  1 drivers
v000001bcbc0eb210_0 .net "ID_memread", 0 0, L_000001bcbc0f41d0;  1 drivers
v000001bcbc0eb2b0_0 .net "ID_memwrite", 0 0, L_000001bcbc0f5030;  1 drivers
v000001bcbc0ea950_0 .net "ID_opcode", 11 0, v000001bcbc0ebf30_0;  1 drivers
v000001bcbc0ea9f0_0 .net "ID_predicted", 0 0, v000001bcbc0cad00_0;  1 drivers
v000001bcbc0eb3f0_0 .net "ID_rd_ind", 4 0, v000001bcbc0eba30_0;  1 drivers
v000001bcbc0eaa90_0 .net "ID_regwrite", 0 0, L_000001bcbc0f39b0;  1 drivers
v000001bcbc0eb5d0_0 .net "ID_rs1", 31 0, v000001bcbc0cf800_0;  1 drivers
v000001bcbc0eb850_0 .net "ID_rs1_ind", 4 0, v000001bcbc0ebe90_0;  1 drivers
v000001bcbc0eb7b0_0 .net "ID_rs2", 31 0, v000001bcbc0ceb80_0;  1 drivers
v000001bcbc0eb8f0_0 .net "ID_rs2_ind", 4 0, v000001bcbc0ebfd0_0;  1 drivers
v000001bcbc0e92d0_0 .net "IF_INST", 31 0, L_000001bcbc0f6fb0;  1 drivers
v000001bcbc0e9370_0 .net "IF_pc", 31 0, v000001bcbc0e65d0_0;  1 drivers
v000001bcbc0e94b0_0 .net "MEM_ALU_OUT", 31 0, v000001bcbc0b6410_0;  1 drivers
v000001bcbc0e9690_0 .net "MEM_Data_mem_out", 31 0, v000001bcbc0e7070_0;  1 drivers
v000001bcbc0e95f0_0 .net "MEM_memread", 0 0, v000001bcbc0b7450_0;  1 drivers
v000001bcbc0e9730_0 .net "MEM_memwrite", 0 0, v000001bcbc0b5e70_0;  1 drivers
v000001bcbc0efa90_0 .net "MEM_opcode", 11 0, v000001bcbc0b5f10_0;  1 drivers
v000001bcbc0ef9f0_0 .net "MEM_rd_ind", 4 0, v000001bcbc0b6730_0;  1 drivers
v000001bcbc0eef50_0 .net "MEM_rd_indzero", 0 0, v000001bcbc0b6910_0;  1 drivers
v000001bcbc0efb30_0 .net "MEM_regwrite", 0 0, v000001bcbc0b5fb0_0;  1 drivers
v000001bcbc0ee7d0_0 .net "MEM_rs2", 31 0, v000001bcbc0b6b90_0;  1 drivers
v000001bcbc0f0f30_0 .net "PC", 31 0, L_000001bcbc1799f0;  alias, 1 drivers
v000001bcbc0ef090_0 .net "STALL_ID1_FLUSH", 0 0, v000001bcbc0ca6c0_0;  1 drivers
v000001bcbc0ef6d0_0 .net "STALL_ID2_FLUSH", 0 0, v000001bcbc0ca760_0;  1 drivers
v000001bcbc0f0990_0 .net "STALL_IF_FLUSH", 0 0, v000001bcbc0ccc40_0;  1 drivers
v000001bcbc0f0ad0_0 .net "WB_ALU_OUT", 31 0, v000001bcbc0e8470_0;  1 drivers
v000001bcbc0eee10_0 .net "WB_Data_mem_out", 31 0, v000001bcbc0e8510_0;  1 drivers
v000001bcbc0f05d0_0 .net "WB_memread", 0 0, v000001bcbc0e7b10_0;  1 drivers
v000001bcbc0ef130_0 .net "WB_rd_ind", 4 0, v000001bcbc0e7890_0;  1 drivers
v000001bcbc0efef0_0 .net "WB_rd_indzero", 0 0, v000001bcbc0e8b50_0;  1 drivers
v000001bcbc0ef270_0 .net "WB_regwrite", 0 0, v000001bcbc0e8010_0;  1 drivers
v000001bcbc0ee9b0_0 .net "Wrong_prediction", 0 0, L_000001bcbc10e4b0;  1 drivers
v000001bcbc0efbd0_0 .net *"_ivl_1", 0 0, L_000001bcbc033440;  1 drivers
v000001bcbc0f02b0_0 .net *"_ivl_13", 0 0, L_000001bcbc032b10;  1 drivers
v000001bcbc0f0350_0 .net *"_ivl_14", 0 0, L_000001bcbc0ef590;  1 drivers
v000001bcbc0f0530_0 .net *"_ivl_19", 0 0, L_000001bcbc032720;  1 drivers
v000001bcbc0ef1d0_0 .net *"_ivl_2", 0 0, L_000001bcbc0f0850;  1 drivers
v000001bcbc0f07b0_0 .net *"_ivl_20", 0 0, L_000001bcbc0ef770;  1 drivers
v000001bcbc0ee870_0 .net *"_ivl_25", 0 0, L_000001bcbc031a70;  1 drivers
v000001bcbc0ef950_0 .net *"_ivl_26", 0 0, L_000001bcbc0f08f0;  1 drivers
v000001bcbc0efc70_0 .net *"_ivl_31", 0 0, L_000001bcbc032790;  1 drivers
v000001bcbc0f0c10_0 .net *"_ivl_32", 0 0, L_000001bcbc0f0a30;  1 drivers
v000001bcbc0eea50_0 .net *"_ivl_40", 31 0, L_000001bcbc0f3870;  1 drivers
L_000001bcbc110c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0f0df0_0 .net *"_ivl_43", 26 0, L_000001bcbc110c58;  1 drivers
L_000001bcbc110ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0eeeb0_0 .net/2u *"_ivl_44", 31 0, L_000001bcbc110ca0;  1 drivers
v000001bcbc0f03f0_0 .net *"_ivl_52", 31 0, L_000001bcbc166bb0;  1 drivers
L_000001bcbc110d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0efd10_0 .net *"_ivl_55", 26 0, L_000001bcbc110d30;  1 drivers
L_000001bcbc110d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0f0cb0_0 .net/2u *"_ivl_56", 31 0, L_000001bcbc110d78;  1 drivers
v000001bcbc0eeff0_0 .net *"_ivl_7", 0 0, L_000001bcbc033520;  1 drivers
v000001bcbc0ee910_0 .net *"_ivl_8", 0 0, L_000001bcbc0ef4f0;  1 drivers
v000001bcbc0f0030_0 .net "alu_selA", 1 0, L_000001bcbc0ef630;  1 drivers
v000001bcbc0eff90_0 .net "alu_selB", 1 0, L_000001bcbc0f2510;  1 drivers
v000001bcbc0f0b70_0 .net "clk", 0 0, L_000001bcbc032330;  1 drivers
v000001bcbc0f00d0_0 .var "cycles_consumed", 31 0;
v000001bcbc0f0d50_0 .net "exhaz", 0 0, L_000001bcbc0323a0;  1 drivers
v000001bcbc0f0670_0 .net "exhaz2", 0 0, L_000001bcbc031b50;  1 drivers
v000001bcbc0ef810_0 .net "hlt", 0 0, v000001bcbc0e7250_0;  1 drivers
v000001bcbc0f0710_0 .net "idhaz", 0 0, L_000001bcbc032fe0;  1 drivers
v000001bcbc0f0e90_0 .net "idhaz2", 0 0, L_000001bcbc032640;  1 drivers
v000001bcbc0ef3b0_0 .net "if_id_write", 0 0, v000001bcbc0cd500_0;  1 drivers
v000001bcbc0eeaf0_0 .net "input_clk", 0 0, v000001bcbc0f0210_0;  1 drivers
v000001bcbc0f0170_0 .net "is_branch_and_taken", 0 0, L_000001bcbc0f6f40;  1 drivers
v000001bcbc0ef310_0 .net "memhaz", 0 0, L_000001bcbc032410;  1 drivers
v000001bcbc0eeb90_0 .net "memhaz2", 0 0, L_000001bcbc031d10;  1 drivers
v000001bcbc0ef450_0 .net "pc_src", 2 0, L_000001bcbc0f1890;  1 drivers
v000001bcbc0eec30_0 .net "pc_write", 0 0, v000001bcbc0ccb00_0;  1 drivers
v000001bcbc0eecd0_0 .net "rst", 0 0, v000001bcbc0f0490_0;  1 drivers
v000001bcbc0eed70_0 .net "store_rs2_forward", 1 0, L_000001bcbc0f1c50;  1 drivers
v000001bcbc0efdb0_0 .net "wdata_to_reg_file", 31 0, L_000001bcbc1783a0;  1 drivers
E_000001bcbc03e440/0 .event negedge, v000001bcbc0cbf20_0;
E_000001bcbc03e440/1 .event posedge, v000001bcbc0b7270_0;
E_000001bcbc03e440 .event/or E_000001bcbc03e440/0, E_000001bcbc03e440/1;
L_000001bcbc0f0850 .cmp/eq 5, v000001bcbc0c5d60_0, v000001bcbc0c5680_0;
L_000001bcbc0ef4f0 .cmp/eq 5, v000001bcbc0b6730_0, v000001bcbc0c5680_0;
L_000001bcbc0ef590 .cmp/eq 5, v000001bcbc0e7890_0, v000001bcbc0c5680_0;
L_000001bcbc0ef770 .cmp/eq 5, v000001bcbc0c5d60_0, v000001bcbc0c4f00_0;
L_000001bcbc0f08f0 .cmp/eq 5, v000001bcbc0b6730_0, v000001bcbc0c4f00_0;
L_000001bcbc0f0a30 .cmp/eq 5, v000001bcbc0e7890_0, v000001bcbc0c4f00_0;
L_000001bcbc0f3870 .concat [ 5 27 0 0], v000001bcbc0eba30_0, L_000001bcbc110c58;
L_000001bcbc0f4450 .cmp/ne 32, L_000001bcbc0f3870, L_000001bcbc110ca0;
L_000001bcbc166bb0 .concat [ 5 27 0 0], v000001bcbc0c5d60_0, L_000001bcbc110d30;
L_000001bcbc164f90 .cmp/ne 32, L_000001bcbc166bb0, L_000001bcbc110d78;
S_000001bcbbf0d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001bcbc0325d0 .functor NOT 1, L_000001bcbc0323a0, C4<0>, C4<0>, C4<0>;
L_000001bcbc031990 .functor AND 1, L_000001bcbc032410, L_000001bcbc0325d0, C4<1>, C4<1>;
L_000001bcbc0324f0 .functor OR 1, L_000001bcbc032fe0, L_000001bcbc031990, C4<0>, C4<0>;
L_000001bcbc031bc0 .functor OR 1, L_000001bcbc032fe0, L_000001bcbc0323a0, C4<0>, C4<0>;
v000001bcbc057e40_0 .net *"_ivl_12", 0 0, L_000001bcbc031bc0;  1 drivers
v000001bcbc058d40_0 .net *"_ivl_2", 0 0, L_000001bcbc0325d0;  1 drivers
v000001bcbc059380_0 .net *"_ivl_5", 0 0, L_000001bcbc031990;  1 drivers
v000001bcbc0585c0_0 .net *"_ivl_7", 0 0, L_000001bcbc0324f0;  1 drivers
v000001bcbc059240_0 .net "alu_selA", 1 0, L_000001bcbc0ef630;  alias, 1 drivers
v000001bcbc058840_0 .net "exhaz", 0 0, L_000001bcbc0323a0;  alias, 1 drivers
v000001bcbc0579e0_0 .net "idhaz", 0 0, L_000001bcbc032fe0;  alias, 1 drivers
v000001bcbc057a80_0 .net "memhaz", 0 0, L_000001bcbc032410;  alias, 1 drivers
L_000001bcbc0ef630 .concat8 [ 1 1 0 0], L_000001bcbc0324f0, L_000001bcbc031bc0;
S_000001bcbbf0d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001bcbc031ca0 .functor NOT 1, L_000001bcbc031b50, C4<0>, C4<0>, C4<0>;
L_000001bcbc031e60 .functor AND 1, L_000001bcbc031d10, L_000001bcbc031ca0, C4<1>, C4<1>;
L_000001bcbc032bf0 .functor OR 1, L_000001bcbc032640, L_000001bcbc031e60, C4<0>, C4<0>;
L_000001bcbc032c60 .functor NOT 1, v000001bcbc0c4960_0, C4<0>, C4<0>, C4<0>;
L_000001bcbc032cd0 .functor AND 1, L_000001bcbc032bf0, L_000001bcbc032c60, C4<1>, C4<1>;
L_000001bcbc032d40 .functor OR 1, L_000001bcbc032640, L_000001bcbc031b50, C4<0>, C4<0>;
L_000001bcbc031d80 .functor NOT 1, v000001bcbc0c4960_0, C4<0>, C4<0>, C4<0>;
L_000001bcbc033590 .functor AND 1, L_000001bcbc032d40, L_000001bcbc031d80, C4<1>, C4<1>;
v000001bcbc058520_0 .net "EX1_is_oper2_immed", 0 0, v000001bcbc0c4960_0;  alias, 1 drivers
v000001bcbc059560_0 .net *"_ivl_11", 0 0, L_000001bcbc032cd0;  1 drivers
v000001bcbc058020_0 .net *"_ivl_16", 0 0, L_000001bcbc032d40;  1 drivers
v000001bcbc058660_0 .net *"_ivl_17", 0 0, L_000001bcbc031d80;  1 drivers
v000001bcbc058de0_0 .net *"_ivl_2", 0 0, L_000001bcbc031ca0;  1 drivers
v000001bcbc058700_0 .net *"_ivl_20", 0 0, L_000001bcbc033590;  1 drivers
v000001bcbc059600_0 .net *"_ivl_5", 0 0, L_000001bcbc031e60;  1 drivers
v000001bcbc058ca0_0 .net *"_ivl_7", 0 0, L_000001bcbc032bf0;  1 drivers
v000001bcbc059420_0 .net *"_ivl_8", 0 0, L_000001bcbc032c60;  1 drivers
v000001bcbc058980_0 .net "alu_selB", 1 0, L_000001bcbc0f2510;  alias, 1 drivers
v000001bcbc058f20_0 .net "exhaz", 0 0, L_000001bcbc031b50;  alias, 1 drivers
v000001bcbc057b20_0 .net "idhaz", 0 0, L_000001bcbc032640;  alias, 1 drivers
v000001bcbc058e80_0 .net "memhaz", 0 0, L_000001bcbc031d10;  alias, 1 drivers
L_000001bcbc0f2510 .concat8 [ 1 1 0 0], L_000001bcbc032cd0, L_000001bcbc033590;
S_000001bcbbe36060 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001bcbc033750 .functor NOT 1, L_000001bcbc031b50, C4<0>, C4<0>, C4<0>;
L_000001bcbc033600 .functor AND 1, L_000001bcbc031d10, L_000001bcbc033750, C4<1>, C4<1>;
L_000001bcbc033830 .functor OR 1, L_000001bcbc032640, L_000001bcbc033600, C4<0>, C4<0>;
L_000001bcbc0338a0 .functor OR 1, L_000001bcbc032640, L_000001bcbc031b50, C4<0>, C4<0>;
v000001bcbc057bc0_0 .net *"_ivl_12", 0 0, L_000001bcbc0338a0;  1 drivers
v000001bcbc0580c0_0 .net *"_ivl_2", 0 0, L_000001bcbc033750;  1 drivers
v000001bcbc058340_0 .net *"_ivl_5", 0 0, L_000001bcbc033600;  1 drivers
v000001bcbc058480_0 .net *"_ivl_7", 0 0, L_000001bcbc033830;  1 drivers
v000001bcbc059060_0 .net "exhaz", 0 0, L_000001bcbc031b50;  alias, 1 drivers
v000001bcbc059100_0 .net "idhaz", 0 0, L_000001bcbc032640;  alias, 1 drivers
v000001bcbbfd5450_0 .net "memhaz", 0 0, L_000001bcbc031d10;  alias, 1 drivers
v000001bcbbfd6850_0 .net "store_rs2_forward", 1 0, L_000001bcbc0f1c50;  alias, 1 drivers
L_000001bcbc0f1c50 .concat8 [ 1 1 0 0], L_000001bcbc033830, L_000001bcbc0338a0;
S_000001bcbbe361f0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001bcbbfd5db0_0 .net "EX_ALU_OUT", 31 0, L_000001bcbc0f58f0;  alias, 1 drivers
v000001bcbbfd5ef0_0 .net "EX_memread", 0 0, v000001bcbc0c6d00_0;  alias, 1 drivers
v000001bcbbfbe7f0_0 .net "EX_memwrite", 0 0, v000001bcbc0c6760_0;  alias, 1 drivers
v000001bcbbfbfd30_0 .net "EX_opcode", 11 0, v000001bcbc0c6800_0;  alias, 1 drivers
v000001bcbc0b73b0_0 .net "EX_rd_ind", 4 0, v000001bcbc0c5d60_0;  alias, 1 drivers
v000001bcbc0b6690_0 .net "EX_rd_indzero", 0 0, L_000001bcbc164f90;  1 drivers
v000001bcbc0b6a50_0 .net "EX_regwrite", 0 0, v000001bcbc0c5860_0;  alias, 1 drivers
v000001bcbc0b65f0_0 .net "EX_rs2_out", 31 0, v000001bcbc0c5ae0_0;  alias, 1 drivers
v000001bcbc0b6410_0 .var "MEM_ALU_OUT", 31 0;
v000001bcbc0b7450_0 .var "MEM_memread", 0 0;
v000001bcbc0b5e70_0 .var "MEM_memwrite", 0 0;
v000001bcbc0b5f10_0 .var "MEM_opcode", 11 0;
v000001bcbc0b6730_0 .var "MEM_rd_ind", 4 0;
v000001bcbc0b6910_0 .var "MEM_rd_indzero", 0 0;
v000001bcbc0b5fb0_0 .var "MEM_regwrite", 0 0;
v000001bcbc0b6b90_0 .var "MEM_rs2", 31 0;
v000001bcbc0b6050_0 .net "clk", 0 0, L_000001bcbc10e520;  1 drivers
v000001bcbc0b7270_0 .net "rst", 0 0, v000001bcbc0f0490_0;  alias, 1 drivers
E_000001bcbc03e400 .event posedge, v000001bcbc0b7270_0, v000001bcbc0b6050_0;
S_000001bcbbe029c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001bcbbe41500 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bcbbe41538 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bcbbe41570 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bcbbe415a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bcbbe415e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bcbbe41618 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bcbbe41650 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bcbbe41688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bcbbe416c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bcbbe416f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bcbbe41730 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bcbbe41768 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bcbbe417a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bcbbe417d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bcbbe41810 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bcbbe41848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bcbbe41880 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bcbbe418b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bcbbe418f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bcbbe41928 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bcbbe41960 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bcbbe41998 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bcbbe419d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bcbbe41a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bcbbe41a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bcbc10d9c0 .functor XOR 1, L_000001bcbc10d8e0, v000001bcbc0c68a0_0, C4<0>, C4<0>;
L_000001bcbc10e3d0 .functor NOT 1, L_000001bcbc10d9c0, C4<0>, C4<0>, C4<0>;
L_000001bcbc10e440 .functor OR 1, v000001bcbc0f0490_0, L_000001bcbc10e3d0, C4<0>, C4<0>;
L_000001bcbc10e4b0 .functor NOT 1, L_000001bcbc10e440, C4<0>, C4<0>, C4<0>;
v000001bcbc0b8760_0 .net "ALU_OP", 3 0, v000001bcbc0b86c0_0;  1 drivers
v000001bcbc0b89e0_0 .net "BranchDecision", 0 0, L_000001bcbc10d8e0;  1 drivers
v000001bcbc0b7ae0_0 .net "CF", 0 0, v000001bcbc0b8300_0;  1 drivers
v000001bcbc0b98e0_0 .net "EX_opcode", 11 0, v000001bcbc0c6800_0;  alias, 1 drivers
v000001bcbc0b88a0_0 .net "Wrong_prediction", 0 0, L_000001bcbc10e4b0;  alias, 1 drivers
v000001bcbc0b7a40_0 .net "ZF", 0 0, L_000001bcbc10e1a0;  1 drivers
L_000001bcbc110ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bcbc0b9020_0 .net/2u *"_ivl_0", 31 0, L_000001bcbc110ce8;  1 drivers
v000001bcbc0b9660_0 .net *"_ivl_11", 0 0, L_000001bcbc10e440;  1 drivers
v000001bcbc0b84e0_0 .net *"_ivl_2", 31 0, L_000001bcbc0f5850;  1 drivers
v000001bcbc0b9700_0 .net *"_ivl_6", 0 0, L_000001bcbc10d9c0;  1 drivers
v000001bcbc0b7fe0_0 .net *"_ivl_8", 0 0, L_000001bcbc10e3d0;  1 drivers
v000001bcbc0b9a20_0 .net "alu_out", 31 0, L_000001bcbc0f58f0;  alias, 1 drivers
v000001bcbc0b7ea0_0 .net "alu_outw", 31 0, v000001bcbc0b8ee0_0;  1 drivers
v000001bcbc0b9840_0 .net "is_beq", 0 0, v000001bcbc0c64e0_0;  alias, 1 drivers
v000001bcbc0b97a0_0 .net "is_bne", 0 0, v000001bcbc0c5cc0_0;  alias, 1 drivers
v000001bcbc0b81c0_0 .net "is_jal", 0 0, v000001bcbc0c6080_0;  alias, 1 drivers
v000001bcbc0b90c0_0 .net "oper1", 31 0, v000001bcbc0c6e40_0;  alias, 1 drivers
v000001bcbc0b9c00_0 .net "oper2", 31 0, v000001bcbc0c63a0_0;  alias, 1 drivers
v000001bcbc0b9ac0_0 .net "pc", 31 0, v000001bcbc0c6580_0;  alias, 1 drivers
v000001bcbc0b9b60_0 .net "predicted", 0 0, v000001bcbc0c68a0_0;  alias, 1 drivers
v000001bcbc0b83a0_0 .net "rst", 0 0, v000001bcbc0f0490_0;  alias, 1 drivers
L_000001bcbc0f5850 .arith/sum 32, v000001bcbc0c6580_0, L_000001bcbc110ce8;
L_000001bcbc0f58f0 .functor MUXZ 32, v000001bcbc0b8ee0_0, L_000001bcbc0f5850, v000001bcbc0c6080_0, C4<>;
S_000001bcbbe02b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001bcbbe029c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001bcbc10d640 .functor AND 1, v000001bcbc0c64e0_0, L_000001bcbc10d170, C4<1>, C4<1>;
L_000001bcbc10d6b0 .functor NOT 1, L_000001bcbc10d170, C4<0>, C4<0>, C4<0>;
L_000001bcbc10d870 .functor AND 1, v000001bcbc0c5cc0_0, L_000001bcbc10d6b0, C4<1>, C4<1>;
L_000001bcbc10d8e0 .functor OR 1, L_000001bcbc10d640, L_000001bcbc10d870, C4<0>, C4<0>;
v000001bcbc0b8b20_0 .net "BranchDecision", 0 0, L_000001bcbc10d8e0;  alias, 1 drivers
v000001bcbc0b8c60_0 .net *"_ivl_2", 0 0, L_000001bcbc10d6b0;  1 drivers
v000001bcbc0b8f80_0 .net "is_beq", 0 0, v000001bcbc0c64e0_0;  alias, 1 drivers
v000001bcbc0b9520_0 .net "is_beq_taken", 0 0, L_000001bcbc10d640;  1 drivers
v000001bcbc0b8d00_0 .net "is_bne", 0 0, v000001bcbc0c5cc0_0;  alias, 1 drivers
v000001bcbc0b7f40_0 .net "is_bne_taken", 0 0, L_000001bcbc10d870;  1 drivers
v000001bcbc0b8e40_0 .net "is_eq", 0 0, L_000001bcbc10d170;  1 drivers
v000001bcbc0b7cc0_0 .net "oper1", 31 0, v000001bcbc0c6e40_0;  alias, 1 drivers
v000001bcbc0b7e00_0 .net "oper2", 31 0, v000001bcbc0c63a0_0;  alias, 1 drivers
S_000001bcbbe59b60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001bcbbe02b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001bcbc10ce60 .functor XOR 1, L_000001bcbc0f6610, L_000001bcbc0f6110, C4<0>, C4<0>;
L_000001bcbc10d720 .functor XOR 1, L_000001bcbc0f6250, L_000001bcbc0f66b0, C4<0>, C4<0>;
L_000001bcbc10dfe0 .functor XOR 1, L_000001bcbc0f6070, L_000001bcbc0f5fd0, C4<0>, C4<0>;
L_000001bcbc10db80 .functor XOR 1, L_000001bcbc0f61b0, L_000001bcbc0f62f0, C4<0>, C4<0>;
L_000001bcbc10c680 .functor XOR 1, L_000001bcbc0f6390, L_000001bcbc0f6430, C4<0>, C4<0>;
L_000001bcbc10da30 .functor XOR 1, L_000001bcbc0f64d0, L_000001bcbc0f6570, C4<0>, C4<0>;
L_000001bcbc10d3a0 .functor XOR 1, L_000001bcbc164310, L_000001bcbc163690, C4<0>, C4<0>;
L_000001bcbc10d020 .functor XOR 1, L_000001bcbc163f50, L_000001bcbc163230, C4<0>, C4<0>;
L_000001bcbc10d950 .functor XOR 1, L_000001bcbc163730, L_000001bcbc164770, C4<0>, C4<0>;
L_000001bcbc10c6f0 .functor XOR 1, L_000001bcbc162f10, L_000001bcbc163c30, C4<0>, C4<0>;
L_000001bcbc10cb50 .functor XOR 1, L_000001bcbc1630f0, L_000001bcbc164130, C4<0>, C4<0>;
L_000001bcbc10dc60 .functor XOR 1, L_000001bcbc163ff0, L_000001bcbc163eb0, C4<0>, C4<0>;
L_000001bcbc10c7d0 .functor XOR 1, L_000001bcbc164090, L_000001bcbc1637d0, C4<0>, C4<0>;
L_000001bcbc10c760 .functor XOR 1, L_000001bcbc1641d0, L_000001bcbc163cd0, C4<0>, C4<0>;
L_000001bcbc10cfb0 .functor XOR 1, L_000001bcbc163550, L_000001bcbc1644f0, C4<0>, C4<0>;
L_000001bcbc10dd40 .functor XOR 1, L_000001bcbc1639b0, L_000001bcbc162790, C4<0>, C4<0>;
L_000001bcbc10c8b0 .functor XOR 1, L_000001bcbc163870, L_000001bcbc1632d0, C4<0>, C4<0>;
L_000001bcbc10ddb0 .functor XOR 1, L_000001bcbc1643b0, L_000001bcbc163370, C4<0>, C4<0>;
L_000001bcbc10d410 .functor XOR 1, L_000001bcbc164590, L_000001bcbc163190, C4<0>, C4<0>;
L_000001bcbc10c990 .functor XOR 1, L_000001bcbc163d70, L_000001bcbc164bd0, C4<0>, C4<0>;
L_000001bcbc10ca00 .functor XOR 1, L_000001bcbc162e70, L_000001bcbc163410, C4<0>, C4<0>;
L_000001bcbc10d480 .functor XOR 1, L_000001bcbc164c70, L_000001bcbc164270, C4<0>, C4<0>;
L_000001bcbc10d560 .functor XOR 1, L_000001bcbc164450, L_000001bcbc164b30, C4<0>, C4<0>;
L_000001bcbc10d5d0 .functor XOR 1, L_000001bcbc162bf0, L_000001bcbc164d10, C4<0>, C4<0>;
L_000001bcbc10cbc0 .functor XOR 1, L_000001bcbc162ab0, L_000001bcbc163e10, C4<0>, C4<0>;
L_000001bcbc10cd80 .functor XOR 1, L_000001bcbc164630, L_000001bcbc162b50, C4<0>, C4<0>;
L_000001bcbc10cc30 .functor XOR 1, L_000001bcbc164a90, L_000001bcbc163b90, C4<0>, C4<0>;
L_000001bcbc10cd10 .functor XOR 1, L_000001bcbc162c90, L_000001bcbc1646d0, C4<0>, C4<0>;
L_000001bcbc10ced0 .functor XOR 1, L_000001bcbc164950, L_000001bcbc164810, C4<0>, C4<0>;
L_000001bcbc10cf40 .functor XOR 1, L_000001bcbc1648b0, L_000001bcbc1634b0, C4<0>, C4<0>;
L_000001bcbc10d800 .functor XOR 1, L_000001bcbc162fb0, L_000001bcbc163050, C4<0>, C4<0>;
L_000001bcbc10d100 .functor XOR 1, L_000001bcbc163a50, L_000001bcbc163910, C4<0>, C4<0>;
L_000001bcbc10d170/0/0 .functor OR 1, L_000001bcbc162d30, L_000001bcbc163af0, L_000001bcbc164db0, L_000001bcbc164e50;
L_000001bcbc10d170/0/4 .functor OR 1, L_000001bcbc164ef0, L_000001bcbc162830, L_000001bcbc1628d0, L_000001bcbc1649f0;
L_000001bcbc10d170/0/8 .functor OR 1, L_000001bcbc162970, L_000001bcbc162a10, L_000001bcbc162dd0, L_000001bcbc165350;
L_000001bcbc10d170/0/12 .functor OR 1, L_000001bcbc165a30, L_000001bcbc165f30, L_000001bcbc165990, L_000001bcbc165530;
L_000001bcbc10d170/0/16 .functor OR 1, L_000001bcbc1671f0, L_000001bcbc166390, L_000001bcbc166b10, L_000001bcbc1652b0;
L_000001bcbc10d170/0/20 .functor OR 1, L_000001bcbc167330, L_000001bcbc166890, L_000001bcbc166750, L_000001bcbc165170;
L_000001bcbc10d170/0/24 .functor OR 1, L_000001bcbc1653f0, L_000001bcbc165710, L_000001bcbc165e90, L_000001bcbc166e30;
L_000001bcbc10d170/0/28 .functor OR 1, L_000001bcbc166610, L_000001bcbc166110, L_000001bcbc1676f0, L_000001bcbc1664d0;
L_000001bcbc10d170/1/0 .functor OR 1, L_000001bcbc10d170/0/0, L_000001bcbc10d170/0/4, L_000001bcbc10d170/0/8, L_000001bcbc10d170/0/12;
L_000001bcbc10d170/1/4 .functor OR 1, L_000001bcbc10d170/0/16, L_000001bcbc10d170/0/20, L_000001bcbc10d170/0/24, L_000001bcbc10d170/0/28;
L_000001bcbc10d170 .functor NOR 1, L_000001bcbc10d170/1/0, L_000001bcbc10d170/1/4, C4<0>, C4<0>;
v000001bcbc0b60f0_0 .net *"_ivl_0", 0 0, L_000001bcbc10ce60;  1 drivers
v000001bcbc0b6190_0 .net *"_ivl_101", 0 0, L_000001bcbc1632d0;  1 drivers
v000001bcbc0b6230_0 .net *"_ivl_102", 0 0, L_000001bcbc10ddb0;  1 drivers
v000001bcbc0b6c30_0 .net *"_ivl_105", 0 0, L_000001bcbc1643b0;  1 drivers
v000001bcbc0b6870_0 .net *"_ivl_107", 0 0, L_000001bcbc163370;  1 drivers
v000001bcbc0b62d0_0 .net *"_ivl_108", 0 0, L_000001bcbc10d410;  1 drivers
v000001bcbc0b74f0_0 .net *"_ivl_11", 0 0, L_000001bcbc0f66b0;  1 drivers
v000001bcbc0b6370_0 .net *"_ivl_111", 0 0, L_000001bcbc164590;  1 drivers
v000001bcbc0b64b0_0 .net *"_ivl_113", 0 0, L_000001bcbc163190;  1 drivers
v000001bcbc0b6cd0_0 .net *"_ivl_114", 0 0, L_000001bcbc10c990;  1 drivers
v000001bcbc0b6af0_0 .net *"_ivl_117", 0 0, L_000001bcbc163d70;  1 drivers
v000001bcbc0b69b0_0 .net *"_ivl_119", 0 0, L_000001bcbc164bd0;  1 drivers
v000001bcbc0b7310_0 .net *"_ivl_12", 0 0, L_000001bcbc10dfe0;  1 drivers
v000001bcbc0b6550_0 .net *"_ivl_120", 0 0, L_000001bcbc10ca00;  1 drivers
v000001bcbc0b6d70_0 .net *"_ivl_123", 0 0, L_000001bcbc162e70;  1 drivers
v000001bcbc0b6e10_0 .net *"_ivl_125", 0 0, L_000001bcbc163410;  1 drivers
v000001bcbc0b6eb0_0 .net *"_ivl_126", 0 0, L_000001bcbc10d480;  1 drivers
v000001bcbc0b6f50_0 .net *"_ivl_129", 0 0, L_000001bcbc164c70;  1 drivers
v000001bcbc0b6ff0_0 .net *"_ivl_131", 0 0, L_000001bcbc164270;  1 drivers
v000001bcbc0b7090_0 .net *"_ivl_132", 0 0, L_000001bcbc10d560;  1 drivers
v000001bcbc0b7130_0 .net *"_ivl_135", 0 0, L_000001bcbc164450;  1 drivers
v000001bcbc0b71d0_0 .net *"_ivl_137", 0 0, L_000001bcbc164b30;  1 drivers
v000001bcbc0b4070_0 .net *"_ivl_138", 0 0, L_000001bcbc10d5d0;  1 drivers
v000001bcbc0b3a30_0 .net *"_ivl_141", 0 0, L_000001bcbc162bf0;  1 drivers
v000001bcbc0b41b0_0 .net *"_ivl_143", 0 0, L_000001bcbc164d10;  1 drivers
v000001bcbc0b5290_0 .net *"_ivl_144", 0 0, L_000001bcbc10cbc0;  1 drivers
v000001bcbc0b51f0_0 .net *"_ivl_147", 0 0, L_000001bcbc162ab0;  1 drivers
v000001bcbc0b3670_0 .net *"_ivl_149", 0 0, L_000001bcbc163e10;  1 drivers
v000001bcbc0b4f70_0 .net *"_ivl_15", 0 0, L_000001bcbc0f6070;  1 drivers
v000001bcbc0b44d0_0 .net *"_ivl_150", 0 0, L_000001bcbc10cd80;  1 drivers
v000001bcbc0b5470_0 .net *"_ivl_153", 0 0, L_000001bcbc164630;  1 drivers
v000001bcbc0b47f0_0 .net *"_ivl_155", 0 0, L_000001bcbc162b50;  1 drivers
v000001bcbc0b4110_0 .net *"_ivl_156", 0 0, L_000001bcbc10cc30;  1 drivers
v000001bcbc0b37b0_0 .net *"_ivl_159", 0 0, L_000001bcbc164a90;  1 drivers
v000001bcbc0b3c10_0 .net *"_ivl_161", 0 0, L_000001bcbc163b90;  1 drivers
v000001bcbc0b4250_0 .net *"_ivl_162", 0 0, L_000001bcbc10cd10;  1 drivers
v000001bcbc0b5330_0 .net *"_ivl_165", 0 0, L_000001bcbc162c90;  1 drivers
v000001bcbc0b5a10_0 .net *"_ivl_167", 0 0, L_000001bcbc1646d0;  1 drivers
v000001bcbc0b53d0_0 .net *"_ivl_168", 0 0, L_000001bcbc10ced0;  1 drivers
v000001bcbc0b4b10_0 .net *"_ivl_17", 0 0, L_000001bcbc0f5fd0;  1 drivers
v000001bcbc0b4c50_0 .net *"_ivl_171", 0 0, L_000001bcbc164950;  1 drivers
v000001bcbc0b3df0_0 .net *"_ivl_173", 0 0, L_000001bcbc164810;  1 drivers
v000001bcbc0b4570_0 .net *"_ivl_174", 0 0, L_000001bcbc10cf40;  1 drivers
v000001bcbc0b4cf0_0 .net *"_ivl_177", 0 0, L_000001bcbc1648b0;  1 drivers
v000001bcbc0b3f30_0 .net *"_ivl_179", 0 0, L_000001bcbc1634b0;  1 drivers
v000001bcbc0b5b50_0 .net *"_ivl_18", 0 0, L_000001bcbc10db80;  1 drivers
v000001bcbc0b5010_0 .net *"_ivl_180", 0 0, L_000001bcbc10d800;  1 drivers
v000001bcbc0b3ad0_0 .net *"_ivl_183", 0 0, L_000001bcbc162fb0;  1 drivers
v000001bcbc0b3850_0 .net *"_ivl_185", 0 0, L_000001bcbc163050;  1 drivers
v000001bcbc0b42f0_0 .net *"_ivl_186", 0 0, L_000001bcbc10d100;  1 drivers
v000001bcbc0b3fd0_0 .net *"_ivl_190", 0 0, L_000001bcbc163a50;  1 drivers
v000001bcbc0b4610_0 .net *"_ivl_192", 0 0, L_000001bcbc163910;  1 drivers
v000001bcbc0b5ab0_0 .net *"_ivl_194", 0 0, L_000001bcbc162d30;  1 drivers
v000001bcbc0b4e30_0 .net *"_ivl_196", 0 0, L_000001bcbc163af0;  1 drivers
v000001bcbc0b46b0_0 .net *"_ivl_198", 0 0, L_000001bcbc164db0;  1 drivers
v000001bcbc0b4390_0 .net *"_ivl_200", 0 0, L_000001bcbc164e50;  1 drivers
v000001bcbc0b55b0_0 .net *"_ivl_202", 0 0, L_000001bcbc164ef0;  1 drivers
v000001bcbc0b5dd0_0 .net *"_ivl_204", 0 0, L_000001bcbc162830;  1 drivers
v000001bcbc0b38f0_0 .net *"_ivl_206", 0 0, L_000001bcbc1628d0;  1 drivers
v000001bcbc0b3710_0 .net *"_ivl_208", 0 0, L_000001bcbc1649f0;  1 drivers
v000001bcbc0b3990_0 .net *"_ivl_21", 0 0, L_000001bcbc0f61b0;  1 drivers
v000001bcbc0b4d90_0 .net *"_ivl_210", 0 0, L_000001bcbc162970;  1 drivers
v000001bcbc0b4430_0 .net *"_ivl_212", 0 0, L_000001bcbc162a10;  1 drivers
v000001bcbc0b3b70_0 .net *"_ivl_214", 0 0, L_000001bcbc162dd0;  1 drivers
v000001bcbc0b5510_0 .net *"_ivl_216", 0 0, L_000001bcbc165350;  1 drivers
v000001bcbc0b3cb0_0 .net *"_ivl_218", 0 0, L_000001bcbc165a30;  1 drivers
v000001bcbc0b5650_0 .net *"_ivl_220", 0 0, L_000001bcbc165f30;  1 drivers
v000001bcbc0b5c90_0 .net *"_ivl_222", 0 0, L_000001bcbc165990;  1 drivers
v000001bcbc0b3d50_0 .net *"_ivl_224", 0 0, L_000001bcbc165530;  1 drivers
v000001bcbc0b56f0_0 .net *"_ivl_226", 0 0, L_000001bcbc1671f0;  1 drivers
v000001bcbc0b4750_0 .net *"_ivl_228", 0 0, L_000001bcbc166390;  1 drivers
v000001bcbc0b5bf0_0 .net *"_ivl_23", 0 0, L_000001bcbc0f62f0;  1 drivers
v000001bcbc0b3e90_0 .net *"_ivl_230", 0 0, L_000001bcbc166b10;  1 drivers
v000001bcbc0b5970_0 .net *"_ivl_232", 0 0, L_000001bcbc1652b0;  1 drivers
v000001bcbc0b4ed0_0 .net *"_ivl_234", 0 0, L_000001bcbc167330;  1 drivers
v000001bcbc0b50b0_0 .net *"_ivl_236", 0 0, L_000001bcbc166890;  1 drivers
v000001bcbc0b5d30_0 .net *"_ivl_238", 0 0, L_000001bcbc166750;  1 drivers
v000001bcbc0b4890_0 .net *"_ivl_24", 0 0, L_000001bcbc10c680;  1 drivers
v000001bcbc0b4930_0 .net *"_ivl_240", 0 0, L_000001bcbc165170;  1 drivers
v000001bcbc0b49d0_0 .net *"_ivl_242", 0 0, L_000001bcbc1653f0;  1 drivers
v000001bcbc0b4a70_0 .net *"_ivl_244", 0 0, L_000001bcbc165710;  1 drivers
v000001bcbc0b4bb0_0 .net *"_ivl_246", 0 0, L_000001bcbc165e90;  1 drivers
v000001bcbc0b5150_0 .net *"_ivl_248", 0 0, L_000001bcbc166e30;  1 drivers
v000001bcbc0b5790_0 .net *"_ivl_250", 0 0, L_000001bcbc166610;  1 drivers
v000001bcbc0b5830_0 .net *"_ivl_252", 0 0, L_000001bcbc166110;  1 drivers
v000001bcbc0b58d0_0 .net *"_ivl_254", 0 0, L_000001bcbc1676f0;  1 drivers
v000001bcbbfd5810_0 .net *"_ivl_256", 0 0, L_000001bcbc1664d0;  1 drivers
v000001bcbc0bb460_0 .net *"_ivl_27", 0 0, L_000001bcbc0f6390;  1 drivers
v000001bcbc0ba560_0 .net *"_ivl_29", 0 0, L_000001bcbc0f6430;  1 drivers
v000001bcbc0ba6a0_0 .net *"_ivl_3", 0 0, L_000001bcbc0f6610;  1 drivers
v000001bcbc0ba880_0 .net *"_ivl_30", 0 0, L_000001bcbc10da30;  1 drivers
v000001bcbc0ba1a0_0 .net *"_ivl_33", 0 0, L_000001bcbc0f64d0;  1 drivers
v000001bcbc0bb500_0 .net *"_ivl_35", 0 0, L_000001bcbc0f6570;  1 drivers
v000001bcbc0ba060_0 .net *"_ivl_36", 0 0, L_000001bcbc10d3a0;  1 drivers
v000001bcbc0b9e80_0 .net *"_ivl_39", 0 0, L_000001bcbc164310;  1 drivers
v000001bcbc0ba600_0 .net *"_ivl_41", 0 0, L_000001bcbc163690;  1 drivers
v000001bcbc0ba920_0 .net *"_ivl_42", 0 0, L_000001bcbc10d020;  1 drivers
v000001bcbc0ba420_0 .net *"_ivl_45", 0 0, L_000001bcbc163f50;  1 drivers
v000001bcbc0bb140_0 .net *"_ivl_47", 0 0, L_000001bcbc163230;  1 drivers
v000001bcbc0bac40_0 .net *"_ivl_48", 0 0, L_000001bcbc10d950;  1 drivers
v000001bcbc0ba740_0 .net *"_ivl_5", 0 0, L_000001bcbc0f6110;  1 drivers
v000001bcbc0ba9c0_0 .net *"_ivl_51", 0 0, L_000001bcbc163730;  1 drivers
v000001bcbc0ba240_0 .net *"_ivl_53", 0 0, L_000001bcbc164770;  1 drivers
v000001bcbc0bb320_0 .net *"_ivl_54", 0 0, L_000001bcbc10c6f0;  1 drivers
v000001bcbc0baa60_0 .net *"_ivl_57", 0 0, L_000001bcbc162f10;  1 drivers
v000001bcbc0ba100_0 .net *"_ivl_59", 0 0, L_000001bcbc163c30;  1 drivers
v000001bcbc0ba380_0 .net *"_ivl_6", 0 0, L_000001bcbc10d720;  1 drivers
v000001bcbc0bab00_0 .net *"_ivl_60", 0 0, L_000001bcbc10cb50;  1 drivers
v000001bcbc0bace0_0 .net *"_ivl_63", 0 0, L_000001bcbc1630f0;  1 drivers
v000001bcbc0bad80_0 .net *"_ivl_65", 0 0, L_000001bcbc164130;  1 drivers
v000001bcbc0ba4c0_0 .net *"_ivl_66", 0 0, L_000001bcbc10dc60;  1 drivers
v000001bcbc0baba0_0 .net *"_ivl_69", 0 0, L_000001bcbc163ff0;  1 drivers
v000001bcbc0bae20_0 .net *"_ivl_71", 0 0, L_000001bcbc163eb0;  1 drivers
v000001bcbc0bb1e0_0 .net *"_ivl_72", 0 0, L_000001bcbc10c7d0;  1 drivers
v000001bcbc0ba7e0_0 .net *"_ivl_75", 0 0, L_000001bcbc164090;  1 drivers
v000001bcbc0baec0_0 .net *"_ivl_77", 0 0, L_000001bcbc1637d0;  1 drivers
v000001bcbc0baf60_0 .net *"_ivl_78", 0 0, L_000001bcbc10c760;  1 drivers
v000001bcbc0ba2e0_0 .net *"_ivl_81", 0 0, L_000001bcbc1641d0;  1 drivers
v000001bcbc0bb000_0 .net *"_ivl_83", 0 0, L_000001bcbc163cd0;  1 drivers
v000001bcbc0bb0a0_0 .net *"_ivl_84", 0 0, L_000001bcbc10cfb0;  1 drivers
v000001bcbc0bb280_0 .net *"_ivl_87", 0 0, L_000001bcbc163550;  1 drivers
v000001bcbc0b9f20_0 .net *"_ivl_89", 0 0, L_000001bcbc1644f0;  1 drivers
v000001bcbc0bb3c0_0 .net *"_ivl_9", 0 0, L_000001bcbc0f6250;  1 drivers
v000001bcbc0b9fc0_0 .net *"_ivl_90", 0 0, L_000001bcbc10dd40;  1 drivers
v000001bcbc0b9480_0 .net *"_ivl_93", 0 0, L_000001bcbc1639b0;  1 drivers
v000001bcbc0b8800_0 .net *"_ivl_95", 0 0, L_000001bcbc162790;  1 drivers
v000001bcbc0b8120_0 .net *"_ivl_96", 0 0, L_000001bcbc10c8b0;  1 drivers
v000001bcbc0b77c0_0 .net *"_ivl_99", 0 0, L_000001bcbc163870;  1 drivers
v000001bcbc0b7c20_0 .net "a", 31 0, v000001bcbc0c6e40_0;  alias, 1 drivers
v000001bcbc0b8260_0 .net "b", 31 0, v000001bcbc0c63a0_0;  alias, 1 drivers
v000001bcbc0b9200_0 .net "out", 0 0, L_000001bcbc10d170;  alias, 1 drivers
v000001bcbc0b79a0_0 .net "temp", 31 0, L_000001bcbc1635f0;  1 drivers
L_000001bcbc0f6610 .part v000001bcbc0c6e40_0, 0, 1;
L_000001bcbc0f6110 .part v000001bcbc0c63a0_0, 0, 1;
L_000001bcbc0f6250 .part v000001bcbc0c6e40_0, 1, 1;
L_000001bcbc0f66b0 .part v000001bcbc0c63a0_0, 1, 1;
L_000001bcbc0f6070 .part v000001bcbc0c6e40_0, 2, 1;
L_000001bcbc0f5fd0 .part v000001bcbc0c63a0_0, 2, 1;
L_000001bcbc0f61b0 .part v000001bcbc0c6e40_0, 3, 1;
L_000001bcbc0f62f0 .part v000001bcbc0c63a0_0, 3, 1;
L_000001bcbc0f6390 .part v000001bcbc0c6e40_0, 4, 1;
L_000001bcbc0f6430 .part v000001bcbc0c63a0_0, 4, 1;
L_000001bcbc0f64d0 .part v000001bcbc0c6e40_0, 5, 1;
L_000001bcbc0f6570 .part v000001bcbc0c63a0_0, 5, 1;
L_000001bcbc164310 .part v000001bcbc0c6e40_0, 6, 1;
L_000001bcbc163690 .part v000001bcbc0c63a0_0, 6, 1;
L_000001bcbc163f50 .part v000001bcbc0c6e40_0, 7, 1;
L_000001bcbc163230 .part v000001bcbc0c63a0_0, 7, 1;
L_000001bcbc163730 .part v000001bcbc0c6e40_0, 8, 1;
L_000001bcbc164770 .part v000001bcbc0c63a0_0, 8, 1;
L_000001bcbc162f10 .part v000001bcbc0c6e40_0, 9, 1;
L_000001bcbc163c30 .part v000001bcbc0c63a0_0, 9, 1;
L_000001bcbc1630f0 .part v000001bcbc0c6e40_0, 10, 1;
L_000001bcbc164130 .part v000001bcbc0c63a0_0, 10, 1;
L_000001bcbc163ff0 .part v000001bcbc0c6e40_0, 11, 1;
L_000001bcbc163eb0 .part v000001bcbc0c63a0_0, 11, 1;
L_000001bcbc164090 .part v000001bcbc0c6e40_0, 12, 1;
L_000001bcbc1637d0 .part v000001bcbc0c63a0_0, 12, 1;
L_000001bcbc1641d0 .part v000001bcbc0c6e40_0, 13, 1;
L_000001bcbc163cd0 .part v000001bcbc0c63a0_0, 13, 1;
L_000001bcbc163550 .part v000001bcbc0c6e40_0, 14, 1;
L_000001bcbc1644f0 .part v000001bcbc0c63a0_0, 14, 1;
L_000001bcbc1639b0 .part v000001bcbc0c6e40_0, 15, 1;
L_000001bcbc162790 .part v000001bcbc0c63a0_0, 15, 1;
L_000001bcbc163870 .part v000001bcbc0c6e40_0, 16, 1;
L_000001bcbc1632d0 .part v000001bcbc0c63a0_0, 16, 1;
L_000001bcbc1643b0 .part v000001bcbc0c6e40_0, 17, 1;
L_000001bcbc163370 .part v000001bcbc0c63a0_0, 17, 1;
L_000001bcbc164590 .part v000001bcbc0c6e40_0, 18, 1;
L_000001bcbc163190 .part v000001bcbc0c63a0_0, 18, 1;
L_000001bcbc163d70 .part v000001bcbc0c6e40_0, 19, 1;
L_000001bcbc164bd0 .part v000001bcbc0c63a0_0, 19, 1;
L_000001bcbc162e70 .part v000001bcbc0c6e40_0, 20, 1;
L_000001bcbc163410 .part v000001bcbc0c63a0_0, 20, 1;
L_000001bcbc164c70 .part v000001bcbc0c6e40_0, 21, 1;
L_000001bcbc164270 .part v000001bcbc0c63a0_0, 21, 1;
L_000001bcbc164450 .part v000001bcbc0c6e40_0, 22, 1;
L_000001bcbc164b30 .part v000001bcbc0c63a0_0, 22, 1;
L_000001bcbc162bf0 .part v000001bcbc0c6e40_0, 23, 1;
L_000001bcbc164d10 .part v000001bcbc0c63a0_0, 23, 1;
L_000001bcbc162ab0 .part v000001bcbc0c6e40_0, 24, 1;
L_000001bcbc163e10 .part v000001bcbc0c63a0_0, 24, 1;
L_000001bcbc164630 .part v000001bcbc0c6e40_0, 25, 1;
L_000001bcbc162b50 .part v000001bcbc0c63a0_0, 25, 1;
L_000001bcbc164a90 .part v000001bcbc0c6e40_0, 26, 1;
L_000001bcbc163b90 .part v000001bcbc0c63a0_0, 26, 1;
L_000001bcbc162c90 .part v000001bcbc0c6e40_0, 27, 1;
L_000001bcbc1646d0 .part v000001bcbc0c63a0_0, 27, 1;
L_000001bcbc164950 .part v000001bcbc0c6e40_0, 28, 1;
L_000001bcbc164810 .part v000001bcbc0c63a0_0, 28, 1;
L_000001bcbc1648b0 .part v000001bcbc0c6e40_0, 29, 1;
L_000001bcbc1634b0 .part v000001bcbc0c63a0_0, 29, 1;
L_000001bcbc162fb0 .part v000001bcbc0c6e40_0, 30, 1;
L_000001bcbc163050 .part v000001bcbc0c63a0_0, 30, 1;
LS_000001bcbc1635f0_0_0 .concat8 [ 1 1 1 1], L_000001bcbc10ce60, L_000001bcbc10d720, L_000001bcbc10dfe0, L_000001bcbc10db80;
LS_000001bcbc1635f0_0_4 .concat8 [ 1 1 1 1], L_000001bcbc10c680, L_000001bcbc10da30, L_000001bcbc10d3a0, L_000001bcbc10d020;
LS_000001bcbc1635f0_0_8 .concat8 [ 1 1 1 1], L_000001bcbc10d950, L_000001bcbc10c6f0, L_000001bcbc10cb50, L_000001bcbc10dc60;
LS_000001bcbc1635f0_0_12 .concat8 [ 1 1 1 1], L_000001bcbc10c7d0, L_000001bcbc10c760, L_000001bcbc10cfb0, L_000001bcbc10dd40;
LS_000001bcbc1635f0_0_16 .concat8 [ 1 1 1 1], L_000001bcbc10c8b0, L_000001bcbc10ddb0, L_000001bcbc10d410, L_000001bcbc10c990;
LS_000001bcbc1635f0_0_20 .concat8 [ 1 1 1 1], L_000001bcbc10ca00, L_000001bcbc10d480, L_000001bcbc10d560, L_000001bcbc10d5d0;
LS_000001bcbc1635f0_0_24 .concat8 [ 1 1 1 1], L_000001bcbc10cbc0, L_000001bcbc10cd80, L_000001bcbc10cc30, L_000001bcbc10cd10;
LS_000001bcbc1635f0_0_28 .concat8 [ 1 1 1 1], L_000001bcbc10ced0, L_000001bcbc10cf40, L_000001bcbc10d800, L_000001bcbc10d100;
LS_000001bcbc1635f0_1_0 .concat8 [ 4 4 4 4], LS_000001bcbc1635f0_0_0, LS_000001bcbc1635f0_0_4, LS_000001bcbc1635f0_0_8, LS_000001bcbc1635f0_0_12;
LS_000001bcbc1635f0_1_4 .concat8 [ 4 4 4 4], LS_000001bcbc1635f0_0_16, LS_000001bcbc1635f0_0_20, LS_000001bcbc1635f0_0_24, LS_000001bcbc1635f0_0_28;
L_000001bcbc1635f0 .concat8 [ 16 16 0 0], LS_000001bcbc1635f0_1_0, LS_000001bcbc1635f0_1_4;
L_000001bcbc163a50 .part v000001bcbc0c6e40_0, 31, 1;
L_000001bcbc163910 .part v000001bcbc0c63a0_0, 31, 1;
L_000001bcbc162d30 .part L_000001bcbc1635f0, 0, 1;
L_000001bcbc163af0 .part L_000001bcbc1635f0, 1, 1;
L_000001bcbc164db0 .part L_000001bcbc1635f0, 2, 1;
L_000001bcbc164e50 .part L_000001bcbc1635f0, 3, 1;
L_000001bcbc164ef0 .part L_000001bcbc1635f0, 4, 1;
L_000001bcbc162830 .part L_000001bcbc1635f0, 5, 1;
L_000001bcbc1628d0 .part L_000001bcbc1635f0, 6, 1;
L_000001bcbc1649f0 .part L_000001bcbc1635f0, 7, 1;
L_000001bcbc162970 .part L_000001bcbc1635f0, 8, 1;
L_000001bcbc162a10 .part L_000001bcbc1635f0, 9, 1;
L_000001bcbc162dd0 .part L_000001bcbc1635f0, 10, 1;
L_000001bcbc165350 .part L_000001bcbc1635f0, 11, 1;
L_000001bcbc165a30 .part L_000001bcbc1635f0, 12, 1;
L_000001bcbc165f30 .part L_000001bcbc1635f0, 13, 1;
L_000001bcbc165990 .part L_000001bcbc1635f0, 14, 1;
L_000001bcbc165530 .part L_000001bcbc1635f0, 15, 1;
L_000001bcbc1671f0 .part L_000001bcbc1635f0, 16, 1;
L_000001bcbc166390 .part L_000001bcbc1635f0, 17, 1;
L_000001bcbc166b10 .part L_000001bcbc1635f0, 18, 1;
L_000001bcbc1652b0 .part L_000001bcbc1635f0, 19, 1;
L_000001bcbc167330 .part L_000001bcbc1635f0, 20, 1;
L_000001bcbc166890 .part L_000001bcbc1635f0, 21, 1;
L_000001bcbc166750 .part L_000001bcbc1635f0, 22, 1;
L_000001bcbc165170 .part L_000001bcbc1635f0, 23, 1;
L_000001bcbc1653f0 .part L_000001bcbc1635f0, 24, 1;
L_000001bcbc165710 .part L_000001bcbc1635f0, 25, 1;
L_000001bcbc165e90 .part L_000001bcbc1635f0, 26, 1;
L_000001bcbc166e30 .part L_000001bcbc1635f0, 27, 1;
L_000001bcbc166610 .part L_000001bcbc1635f0, 28, 1;
L_000001bcbc166110 .part L_000001bcbc1635f0, 29, 1;
L_000001bcbc1676f0 .part L_000001bcbc1635f0, 30, 1;
L_000001bcbc1664d0 .part L_000001bcbc1635f0, 31, 1;
S_000001bcbc0bbe40 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001bcbbe029c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001bcbc03e140 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001bcbc10e1a0 .functor NOT 1, L_000001bcbc0f3ff0, C4<0>, C4<0>, C4<0>;
v000001bcbc0b8940_0 .net "A", 31 0, v000001bcbc0c6e40_0;  alias, 1 drivers
v000001bcbc0b9980_0 .net "ALUOP", 3 0, v000001bcbc0b86c0_0;  alias, 1 drivers
v000001bcbc0b95c0_0 .net "B", 31 0, v000001bcbc0c63a0_0;  alias, 1 drivers
v000001bcbc0b8300_0 .var "CF", 0 0;
v000001bcbc0b7860_0 .net "ZF", 0 0, L_000001bcbc10e1a0;  alias, 1 drivers
v000001bcbc0b9de0_0 .net *"_ivl_1", 0 0, L_000001bcbc0f3ff0;  1 drivers
v000001bcbc0b8ee0_0 .var "res", 31 0;
E_000001bcbc03e940 .event anyedge, v000001bcbc0b9980_0, v000001bcbc0b7c20_0, v000001bcbc0b8260_0, v000001bcbc0b8300_0;
L_000001bcbc0f3ff0 .reduce/or v000001bcbc0b8ee0_0;
S_000001bcbbe59cf0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001bcbbe029c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001bcbc06e3b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bcbc06e3e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bcbc06e420 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bcbc06e458 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bcbc06e490 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bcbc06e4c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bcbc06e500 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bcbc06e538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bcbc06e570 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bcbc06e5a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bcbc06e5e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bcbc06e618 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bcbc06e650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bcbc06e688 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bcbc06e6c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bcbc06e6f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bcbc06e730 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bcbc06e768 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bcbc06e7a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bcbc06e7d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bcbc06e810 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bcbc06e848 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bcbc06e880 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bcbc06e8b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bcbc06e8f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bcbc0b86c0_0 .var "ALU_OP", 3 0;
v000001bcbc0b8a80_0 .net "opcode", 11 0, v000001bcbc0c6800_0;  alias, 1 drivers
E_000001bcbc03de80 .event anyedge, v000001bcbbfbfd30_0;
S_000001bcbc06e930 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001bcbc0c3060_0 .net "EX1_forward_to_B", 31 0, v000001bcbc0c43c0_0;  alias, 1 drivers
v000001bcbc0c4a00_0 .net "EX_PFC", 31 0, v000001bcbc0c3f60_0;  alias, 1 drivers
v000001bcbc0c48c0_0 .net "EX_PFC_to_IF", 31 0, L_000001bcbc0f4f90;  alias, 1 drivers
v000001bcbc0c4640_0 .net "alu_selA", 1 0, L_000001bcbc0ef630;  alias, 1 drivers
v000001bcbc0c39c0_0 .net "alu_selB", 1 0, L_000001bcbc0f2510;  alias, 1 drivers
v000001bcbc0c3100_0 .net "ex_haz", 31 0, v000001bcbc0b6410_0;  alias, 1 drivers
v000001bcbc0c4dc0_0 .net "id_haz", 31 0, L_000001bcbc0f58f0;  alias, 1 drivers
v000001bcbc0c3ba0_0 .net "is_jr", 0 0, v000001bcbc0c3380_0;  alias, 1 drivers
v000001bcbc0c37e0_0 .net "mem_haz", 31 0, L_000001bcbc1783a0;  alias, 1 drivers
v000001bcbc0c4500_0 .net "oper1", 31 0, L_000001bcbc0f8600;  alias, 1 drivers
v000001bcbc0c3740_0 .net "oper2", 31 0, L_000001bcbc10df70;  alias, 1 drivers
v000001bcbc0c3ce0_0 .net "pc", 31 0, v000001bcbc0c3240_0;  alias, 1 drivers
v000001bcbc0c4000_0 .net "rs1", 31 0, v000001bcbc0c34c0_0;  alias, 1 drivers
v000001bcbc0c3600_0 .net "rs2_in", 31 0, v000001bcbc0c46e0_0;  alias, 1 drivers
v000001bcbc0c4d20_0 .net "rs2_out", 31 0, L_000001bcbc10c920;  alias, 1 drivers
v000001bcbc0c31a0_0 .net "store_rs2_forward", 1 0, L_000001bcbc0f1c50;  alias, 1 drivers
L_000001bcbc0f4f90 .functor MUXZ 32, v000001bcbc0c3f60_0, L_000001bcbc0f8600, v000001bcbc0c3380_0, C4<>;
S_000001bcbbea0200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001bcbc06e930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bcbc03e900 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bcbc0f7560 .functor NOT 1, L_000001bcbc0f4270, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f6990 .functor NOT 1, L_000001bcbc0f3d70, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f6d10 .functor NOT 1, L_000001bcbc0f4590, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f6d80 .functor NOT 1, L_000001bcbc0f43b0, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f6df0 .functor AND 32, L_000001bcbc0f7f70, v000001bcbc0c34c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc0f7410 .functor AND 32, L_000001bcbc0f6b50, L_000001bcbc1783a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc0f7790 .functor OR 32, L_000001bcbc0f6df0, L_000001bcbc0f7410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bcbc0f7480 .functor AND 32, L_000001bcbc0f71e0, v000001bcbc0b6410_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc0f83d0 .functor OR 32, L_000001bcbc0f7790, L_000001bcbc0f7480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bcbc0f8590 .functor AND 32, L_000001bcbc0f6e60, L_000001bcbc0f58f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc0f8600 .functor OR 32, L_000001bcbc0f83d0, L_000001bcbc0f8590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bcbc0b92a0_0 .net *"_ivl_1", 0 0, L_000001bcbc0f4270;  1 drivers
v000001bcbc0b7900_0 .net *"_ivl_13", 0 0, L_000001bcbc0f4590;  1 drivers
v000001bcbc0b9340_0 .net *"_ivl_14", 0 0, L_000001bcbc0f6d10;  1 drivers
v000001bcbc0b7680_0 .net *"_ivl_19", 0 0, L_000001bcbc0f3b90;  1 drivers
v000001bcbc0b93e0_0 .net *"_ivl_2", 0 0, L_000001bcbc0f7560;  1 drivers
v000001bcbc0bd220_0 .net *"_ivl_23", 0 0, L_000001bcbc0f5a30;  1 drivers
v000001bcbc0bf200_0 .net *"_ivl_27", 0 0, L_000001bcbc0f43b0;  1 drivers
v000001bcbc0be620_0 .net *"_ivl_28", 0 0, L_000001bcbc0f6d80;  1 drivers
v000001bcbc0bea80_0 .net *"_ivl_33", 0 0, L_000001bcbc0f4810;  1 drivers
v000001bcbc0bda40_0 .net *"_ivl_37", 0 0, L_000001bcbc0f5670;  1 drivers
v000001bcbc0bd400_0 .net *"_ivl_40", 31 0, L_000001bcbc0f6df0;  1 drivers
v000001bcbc0bdb80_0 .net *"_ivl_42", 31 0, L_000001bcbc0f7410;  1 drivers
v000001bcbc0bec60_0 .net *"_ivl_44", 31 0, L_000001bcbc0f7790;  1 drivers
v000001bcbc0bebc0_0 .net *"_ivl_46", 31 0, L_000001bcbc0f7480;  1 drivers
v000001bcbc0bd040_0 .net *"_ivl_48", 31 0, L_000001bcbc0f83d0;  1 drivers
v000001bcbc0be940_0 .net *"_ivl_50", 31 0, L_000001bcbc0f8590;  1 drivers
v000001bcbc0bdea0_0 .net *"_ivl_7", 0 0, L_000001bcbc0f3d70;  1 drivers
v000001bcbc0bf520_0 .net *"_ivl_8", 0 0, L_000001bcbc0f6990;  1 drivers
v000001bcbc0bd4a0_0 .net "ina", 31 0, v000001bcbc0c34c0_0;  alias, 1 drivers
v000001bcbc0be4e0_0 .net "inb", 31 0, L_000001bcbc1783a0;  alias, 1 drivers
v000001bcbc0bdae0_0 .net "inc", 31 0, v000001bcbc0b6410_0;  alias, 1 drivers
v000001bcbc0bd5e0_0 .net "ind", 31 0, L_000001bcbc0f58f0;  alias, 1 drivers
v000001bcbc0be440_0 .net "out", 31 0, L_000001bcbc0f8600;  alias, 1 drivers
v000001bcbc0bde00_0 .net "s0", 31 0, L_000001bcbc0f7f70;  1 drivers
v000001bcbc0bdc20_0 .net "s1", 31 0, L_000001bcbc0f6b50;  1 drivers
v000001bcbc0be9e0_0 .net "s2", 31 0, L_000001bcbc0f71e0;  1 drivers
v000001bcbc0be8a0_0 .net "s3", 31 0, L_000001bcbc0f6e60;  1 drivers
v000001bcbc0bd540_0 .net "sel", 1 0, L_000001bcbc0ef630;  alias, 1 drivers
L_000001bcbc0f4270 .part L_000001bcbc0ef630, 1, 1;
LS_000001bcbc0f4310_0_0 .concat [ 1 1 1 1], L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560;
LS_000001bcbc0f4310_0_4 .concat [ 1 1 1 1], L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560;
LS_000001bcbc0f4310_0_8 .concat [ 1 1 1 1], L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560;
LS_000001bcbc0f4310_0_12 .concat [ 1 1 1 1], L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560;
LS_000001bcbc0f4310_0_16 .concat [ 1 1 1 1], L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560;
LS_000001bcbc0f4310_0_20 .concat [ 1 1 1 1], L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560;
LS_000001bcbc0f4310_0_24 .concat [ 1 1 1 1], L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560;
LS_000001bcbc0f4310_0_28 .concat [ 1 1 1 1], L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560, L_000001bcbc0f7560;
LS_000001bcbc0f4310_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f4310_0_0, LS_000001bcbc0f4310_0_4, LS_000001bcbc0f4310_0_8, LS_000001bcbc0f4310_0_12;
LS_000001bcbc0f4310_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f4310_0_16, LS_000001bcbc0f4310_0_20, LS_000001bcbc0f4310_0_24, LS_000001bcbc0f4310_0_28;
L_000001bcbc0f4310 .concat [ 16 16 0 0], LS_000001bcbc0f4310_1_0, LS_000001bcbc0f4310_1_4;
L_000001bcbc0f3d70 .part L_000001bcbc0ef630, 0, 1;
LS_000001bcbc0f5490_0_0 .concat [ 1 1 1 1], L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990;
LS_000001bcbc0f5490_0_4 .concat [ 1 1 1 1], L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990;
LS_000001bcbc0f5490_0_8 .concat [ 1 1 1 1], L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990;
LS_000001bcbc0f5490_0_12 .concat [ 1 1 1 1], L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990;
LS_000001bcbc0f5490_0_16 .concat [ 1 1 1 1], L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990;
LS_000001bcbc0f5490_0_20 .concat [ 1 1 1 1], L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990;
LS_000001bcbc0f5490_0_24 .concat [ 1 1 1 1], L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990;
LS_000001bcbc0f5490_0_28 .concat [ 1 1 1 1], L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990, L_000001bcbc0f6990;
LS_000001bcbc0f5490_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f5490_0_0, LS_000001bcbc0f5490_0_4, LS_000001bcbc0f5490_0_8, LS_000001bcbc0f5490_0_12;
LS_000001bcbc0f5490_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f5490_0_16, LS_000001bcbc0f5490_0_20, LS_000001bcbc0f5490_0_24, LS_000001bcbc0f5490_0_28;
L_000001bcbc0f5490 .concat [ 16 16 0 0], LS_000001bcbc0f5490_1_0, LS_000001bcbc0f5490_1_4;
L_000001bcbc0f4590 .part L_000001bcbc0ef630, 1, 1;
LS_000001bcbc0f4630_0_0 .concat [ 1 1 1 1], L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10;
LS_000001bcbc0f4630_0_4 .concat [ 1 1 1 1], L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10;
LS_000001bcbc0f4630_0_8 .concat [ 1 1 1 1], L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10;
LS_000001bcbc0f4630_0_12 .concat [ 1 1 1 1], L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10;
LS_000001bcbc0f4630_0_16 .concat [ 1 1 1 1], L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10;
LS_000001bcbc0f4630_0_20 .concat [ 1 1 1 1], L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10;
LS_000001bcbc0f4630_0_24 .concat [ 1 1 1 1], L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10;
LS_000001bcbc0f4630_0_28 .concat [ 1 1 1 1], L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10, L_000001bcbc0f6d10;
LS_000001bcbc0f4630_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f4630_0_0, LS_000001bcbc0f4630_0_4, LS_000001bcbc0f4630_0_8, LS_000001bcbc0f4630_0_12;
LS_000001bcbc0f4630_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f4630_0_16, LS_000001bcbc0f4630_0_20, LS_000001bcbc0f4630_0_24, LS_000001bcbc0f4630_0_28;
L_000001bcbc0f4630 .concat [ 16 16 0 0], LS_000001bcbc0f4630_1_0, LS_000001bcbc0f4630_1_4;
L_000001bcbc0f3b90 .part L_000001bcbc0ef630, 0, 1;
LS_000001bcbc0f4c70_0_0 .concat [ 1 1 1 1], L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90;
LS_000001bcbc0f4c70_0_4 .concat [ 1 1 1 1], L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90;
LS_000001bcbc0f4c70_0_8 .concat [ 1 1 1 1], L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90;
LS_000001bcbc0f4c70_0_12 .concat [ 1 1 1 1], L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90;
LS_000001bcbc0f4c70_0_16 .concat [ 1 1 1 1], L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90;
LS_000001bcbc0f4c70_0_20 .concat [ 1 1 1 1], L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90;
LS_000001bcbc0f4c70_0_24 .concat [ 1 1 1 1], L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90;
LS_000001bcbc0f4c70_0_28 .concat [ 1 1 1 1], L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90, L_000001bcbc0f3b90;
LS_000001bcbc0f4c70_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f4c70_0_0, LS_000001bcbc0f4c70_0_4, LS_000001bcbc0f4c70_0_8, LS_000001bcbc0f4c70_0_12;
LS_000001bcbc0f4c70_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f4c70_0_16, LS_000001bcbc0f4c70_0_20, LS_000001bcbc0f4c70_0_24, LS_000001bcbc0f4c70_0_28;
L_000001bcbc0f4c70 .concat [ 16 16 0 0], LS_000001bcbc0f4c70_1_0, LS_000001bcbc0f4c70_1_4;
L_000001bcbc0f5a30 .part L_000001bcbc0ef630, 1, 1;
LS_000001bcbc0f3eb0_0_0 .concat [ 1 1 1 1], L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30;
LS_000001bcbc0f3eb0_0_4 .concat [ 1 1 1 1], L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30;
LS_000001bcbc0f3eb0_0_8 .concat [ 1 1 1 1], L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30;
LS_000001bcbc0f3eb0_0_12 .concat [ 1 1 1 1], L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30;
LS_000001bcbc0f3eb0_0_16 .concat [ 1 1 1 1], L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30;
LS_000001bcbc0f3eb0_0_20 .concat [ 1 1 1 1], L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30;
LS_000001bcbc0f3eb0_0_24 .concat [ 1 1 1 1], L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30;
LS_000001bcbc0f3eb0_0_28 .concat [ 1 1 1 1], L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30, L_000001bcbc0f5a30;
LS_000001bcbc0f3eb0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f3eb0_0_0, LS_000001bcbc0f3eb0_0_4, LS_000001bcbc0f3eb0_0_8, LS_000001bcbc0f3eb0_0_12;
LS_000001bcbc0f3eb0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f3eb0_0_16, LS_000001bcbc0f3eb0_0_20, LS_000001bcbc0f3eb0_0_24, LS_000001bcbc0f3eb0_0_28;
L_000001bcbc0f3eb0 .concat [ 16 16 0 0], LS_000001bcbc0f3eb0_1_0, LS_000001bcbc0f3eb0_1_4;
L_000001bcbc0f43b0 .part L_000001bcbc0ef630, 0, 1;
LS_000001bcbc0f5ad0_0_0 .concat [ 1 1 1 1], L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80;
LS_000001bcbc0f5ad0_0_4 .concat [ 1 1 1 1], L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80;
LS_000001bcbc0f5ad0_0_8 .concat [ 1 1 1 1], L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80;
LS_000001bcbc0f5ad0_0_12 .concat [ 1 1 1 1], L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80;
LS_000001bcbc0f5ad0_0_16 .concat [ 1 1 1 1], L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80;
LS_000001bcbc0f5ad0_0_20 .concat [ 1 1 1 1], L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80;
LS_000001bcbc0f5ad0_0_24 .concat [ 1 1 1 1], L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80;
LS_000001bcbc0f5ad0_0_28 .concat [ 1 1 1 1], L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80, L_000001bcbc0f6d80;
LS_000001bcbc0f5ad0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f5ad0_0_0, LS_000001bcbc0f5ad0_0_4, LS_000001bcbc0f5ad0_0_8, LS_000001bcbc0f5ad0_0_12;
LS_000001bcbc0f5ad0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f5ad0_0_16, LS_000001bcbc0f5ad0_0_20, LS_000001bcbc0f5ad0_0_24, LS_000001bcbc0f5ad0_0_28;
L_000001bcbc0f5ad0 .concat [ 16 16 0 0], LS_000001bcbc0f5ad0_1_0, LS_000001bcbc0f5ad0_1_4;
L_000001bcbc0f4810 .part L_000001bcbc0ef630, 1, 1;
LS_000001bcbc0f4db0_0_0 .concat [ 1 1 1 1], L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810;
LS_000001bcbc0f4db0_0_4 .concat [ 1 1 1 1], L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810;
LS_000001bcbc0f4db0_0_8 .concat [ 1 1 1 1], L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810;
LS_000001bcbc0f4db0_0_12 .concat [ 1 1 1 1], L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810;
LS_000001bcbc0f4db0_0_16 .concat [ 1 1 1 1], L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810;
LS_000001bcbc0f4db0_0_20 .concat [ 1 1 1 1], L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810;
LS_000001bcbc0f4db0_0_24 .concat [ 1 1 1 1], L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810;
LS_000001bcbc0f4db0_0_28 .concat [ 1 1 1 1], L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810, L_000001bcbc0f4810;
LS_000001bcbc0f4db0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f4db0_0_0, LS_000001bcbc0f4db0_0_4, LS_000001bcbc0f4db0_0_8, LS_000001bcbc0f4db0_0_12;
LS_000001bcbc0f4db0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f4db0_0_16, LS_000001bcbc0f4db0_0_20, LS_000001bcbc0f4db0_0_24, LS_000001bcbc0f4db0_0_28;
L_000001bcbc0f4db0 .concat [ 16 16 0 0], LS_000001bcbc0f4db0_1_0, LS_000001bcbc0f4db0_1_4;
L_000001bcbc0f5670 .part L_000001bcbc0ef630, 0, 1;
LS_000001bcbc0f5cb0_0_0 .concat [ 1 1 1 1], L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670;
LS_000001bcbc0f5cb0_0_4 .concat [ 1 1 1 1], L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670;
LS_000001bcbc0f5cb0_0_8 .concat [ 1 1 1 1], L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670;
LS_000001bcbc0f5cb0_0_12 .concat [ 1 1 1 1], L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670;
LS_000001bcbc0f5cb0_0_16 .concat [ 1 1 1 1], L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670;
LS_000001bcbc0f5cb0_0_20 .concat [ 1 1 1 1], L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670;
LS_000001bcbc0f5cb0_0_24 .concat [ 1 1 1 1], L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670;
LS_000001bcbc0f5cb0_0_28 .concat [ 1 1 1 1], L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670, L_000001bcbc0f5670;
LS_000001bcbc0f5cb0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f5cb0_0_0, LS_000001bcbc0f5cb0_0_4, LS_000001bcbc0f5cb0_0_8, LS_000001bcbc0f5cb0_0_12;
LS_000001bcbc0f5cb0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f5cb0_0_16, LS_000001bcbc0f5cb0_0_20, LS_000001bcbc0f5cb0_0_24, LS_000001bcbc0f5cb0_0_28;
L_000001bcbc0f5cb0 .concat [ 16 16 0 0], LS_000001bcbc0f5cb0_1_0, LS_000001bcbc0f5cb0_1_4;
S_000001bcbbea0390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bcbbea0200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bcbc0f7f70 .functor AND 32, L_000001bcbc0f4310, L_000001bcbc0f5490, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bcbc0b9ca0_0 .net "in1", 31 0, L_000001bcbc0f4310;  1 drivers
v000001bcbc0b8440_0 .net "in2", 31 0, L_000001bcbc0f5490;  1 drivers
v000001bcbc0b8580_0 .net "out", 31 0, L_000001bcbc0f7f70;  alias, 1 drivers
S_000001bcbbe9d960 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bcbbea0200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bcbc0f6b50 .functor AND 32, L_000001bcbc0f4630, L_000001bcbc0f4c70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bcbc0b7b80_0 .net "in1", 31 0, L_000001bcbc0f4630;  1 drivers
v000001bcbc0b8620_0 .net "in2", 31 0, L_000001bcbc0f4c70;  1 drivers
v000001bcbc0b8da0_0 .net "out", 31 0, L_000001bcbc0f6b50;  alias, 1 drivers
S_000001bcbbe9daf0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bcbbea0200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bcbc0f71e0 .functor AND 32, L_000001bcbc0f3eb0, L_000001bcbc0f5ad0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bcbc0b7d60_0 .net "in1", 31 0, L_000001bcbc0f3eb0;  1 drivers
v000001bcbc0b8080_0 .net "in2", 31 0, L_000001bcbc0f5ad0;  1 drivers
v000001bcbc0b9d40_0 .net "out", 31 0, L_000001bcbc0f71e0;  alias, 1 drivers
S_000001bcbc0bc660 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bcbbea0200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bcbc0f6e60 .functor AND 32, L_000001bcbc0f4db0, L_000001bcbc0f5cb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bcbc0b8bc0_0 .net "in1", 31 0, L_000001bcbc0f4db0;  1 drivers
v000001bcbc0b9160_0 .net "in2", 31 0, L_000001bcbc0f5cb0;  1 drivers
v000001bcbc0b7720_0 .net "out", 31 0, L_000001bcbc0f6e60;  alias, 1 drivers
S_000001bcbc0bc7f0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001bcbc06e930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bcbc03e3c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bcbc0f8670 .functor NOT 1, L_000001bcbc0f5170, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f86e0 .functor NOT 1, L_000001bcbc0f48b0, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f84b0 .functor NOT 1, L_000001bcbc0f44f0, C4<0>, C4<0>, C4<0>;
L_000001bcbc10d330 .functor NOT 1, L_000001bcbc0f4b30, C4<0>, C4<0>, C4<0>;
L_000001bcbc10e0c0 .functor AND 32, L_000001bcbc0f8520, v000001bcbc0c43c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc10d090 .functor AND 32, L_000001bcbc0f8440, L_000001bcbc1783a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc10e050 .functor OR 32, L_000001bcbc10e0c0, L_000001bcbc10d090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bcbc10d4f0 .functor AND 32, L_000001bcbc032aa0, v000001bcbc0b6410_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc10df00 .functor OR 32, L_000001bcbc10e050, L_000001bcbc10d4f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bcbc10db10 .functor AND 32, L_000001bcbc10dcd0, L_000001bcbc0f58f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc10df70 .functor OR 32, L_000001bcbc10df00, L_000001bcbc10db10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bcbc0bd680_0 .net *"_ivl_1", 0 0, L_000001bcbc0f5170;  1 drivers
v000001bcbc0be120_0 .net *"_ivl_13", 0 0, L_000001bcbc0f44f0;  1 drivers
v000001bcbc0bd720_0 .net *"_ivl_14", 0 0, L_000001bcbc0f84b0;  1 drivers
v000001bcbc0bf5c0_0 .net *"_ivl_19", 0 0, L_000001bcbc0f4090;  1 drivers
v000001bcbc0bdd60_0 .net *"_ivl_2", 0 0, L_000001bcbc0f8670;  1 drivers
v000001bcbc0be580_0 .net *"_ivl_23", 0 0, L_000001bcbc0f5b70;  1 drivers
v000001bcbc0bdf40_0 .net *"_ivl_27", 0 0, L_000001bcbc0f4b30;  1 drivers
v000001bcbc0bdfe0_0 .net *"_ivl_28", 0 0, L_000001bcbc10d330;  1 drivers
v000001bcbc0bd7c0_0 .net *"_ivl_33", 0 0, L_000001bcbc0f5e90;  1 drivers
v000001bcbc0be6c0_0 .net *"_ivl_37", 0 0, L_000001bcbc0f46d0;  1 drivers
v000001bcbc0bf3e0_0 .net *"_ivl_40", 31 0, L_000001bcbc10e0c0;  1 drivers
v000001bcbc0bf7a0_0 .net *"_ivl_42", 31 0, L_000001bcbc10d090;  1 drivers
v000001bcbc0bd2c0_0 .net *"_ivl_44", 31 0, L_000001bcbc10e050;  1 drivers
v000001bcbc0bf480_0 .net *"_ivl_46", 31 0, L_000001bcbc10d4f0;  1 drivers
v000001bcbc0beb20_0 .net *"_ivl_48", 31 0, L_000001bcbc10df00;  1 drivers
v000001bcbc0be080_0 .net *"_ivl_50", 31 0, L_000001bcbc10db10;  1 drivers
v000001bcbc0bf660_0 .net *"_ivl_7", 0 0, L_000001bcbc0f48b0;  1 drivers
v000001bcbc0bd900_0 .net *"_ivl_8", 0 0, L_000001bcbc0f86e0;  1 drivers
v000001bcbc0bf700_0 .net "ina", 31 0, v000001bcbc0c43c0_0;  alias, 1 drivers
v000001bcbc0be260_0 .net "inb", 31 0, L_000001bcbc1783a0;  alias, 1 drivers
v000001bcbc0bd9a0_0 .net "inc", 31 0, v000001bcbc0b6410_0;  alias, 1 drivers
v000001bcbc0be300_0 .net "ind", 31 0, L_000001bcbc0f58f0;  alias, 1 drivers
v000001bcbc0beee0_0 .net "out", 31 0, L_000001bcbc10df70;  alias, 1 drivers
v000001bcbc0bee40_0 .net "s0", 31 0, L_000001bcbc0f8520;  1 drivers
v000001bcbc0bf020_0 .net "s1", 31 0, L_000001bcbc0f8440;  1 drivers
v000001bcbc0be800_0 .net "s2", 31 0, L_000001bcbc032aa0;  1 drivers
v000001bcbc0bef80_0 .net "s3", 31 0, L_000001bcbc10dcd0;  1 drivers
v000001bcbc0bf0c0_0 .net "sel", 1 0, L_000001bcbc0f2510;  alias, 1 drivers
L_000001bcbc0f5170 .part L_000001bcbc0f2510, 1, 1;
LS_000001bcbc0f50d0_0_0 .concat [ 1 1 1 1], L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670;
LS_000001bcbc0f50d0_0_4 .concat [ 1 1 1 1], L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670;
LS_000001bcbc0f50d0_0_8 .concat [ 1 1 1 1], L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670;
LS_000001bcbc0f50d0_0_12 .concat [ 1 1 1 1], L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670;
LS_000001bcbc0f50d0_0_16 .concat [ 1 1 1 1], L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670;
LS_000001bcbc0f50d0_0_20 .concat [ 1 1 1 1], L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670;
LS_000001bcbc0f50d0_0_24 .concat [ 1 1 1 1], L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670;
LS_000001bcbc0f50d0_0_28 .concat [ 1 1 1 1], L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670, L_000001bcbc0f8670;
LS_000001bcbc0f50d0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f50d0_0_0, LS_000001bcbc0f50d0_0_4, LS_000001bcbc0f50d0_0_8, LS_000001bcbc0f50d0_0_12;
LS_000001bcbc0f50d0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f50d0_0_16, LS_000001bcbc0f50d0_0_20, LS_000001bcbc0f50d0_0_24, LS_000001bcbc0f50d0_0_28;
L_000001bcbc0f50d0 .concat [ 16 16 0 0], LS_000001bcbc0f50d0_1_0, LS_000001bcbc0f50d0_1_4;
L_000001bcbc0f48b0 .part L_000001bcbc0f2510, 0, 1;
LS_000001bcbc0f5d50_0_0 .concat [ 1 1 1 1], L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0;
LS_000001bcbc0f5d50_0_4 .concat [ 1 1 1 1], L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0;
LS_000001bcbc0f5d50_0_8 .concat [ 1 1 1 1], L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0;
LS_000001bcbc0f5d50_0_12 .concat [ 1 1 1 1], L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0;
LS_000001bcbc0f5d50_0_16 .concat [ 1 1 1 1], L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0;
LS_000001bcbc0f5d50_0_20 .concat [ 1 1 1 1], L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0;
LS_000001bcbc0f5d50_0_24 .concat [ 1 1 1 1], L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0;
LS_000001bcbc0f5d50_0_28 .concat [ 1 1 1 1], L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0, L_000001bcbc0f86e0;
LS_000001bcbc0f5d50_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f5d50_0_0, LS_000001bcbc0f5d50_0_4, LS_000001bcbc0f5d50_0_8, LS_000001bcbc0f5d50_0_12;
LS_000001bcbc0f5d50_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f5d50_0_16, LS_000001bcbc0f5d50_0_20, LS_000001bcbc0f5d50_0_24, LS_000001bcbc0f5d50_0_28;
L_000001bcbc0f5d50 .concat [ 16 16 0 0], LS_000001bcbc0f5d50_1_0, LS_000001bcbc0f5d50_1_4;
L_000001bcbc0f44f0 .part L_000001bcbc0f2510, 1, 1;
LS_000001bcbc0f3a50_0_0 .concat [ 1 1 1 1], L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0;
LS_000001bcbc0f3a50_0_4 .concat [ 1 1 1 1], L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0;
LS_000001bcbc0f3a50_0_8 .concat [ 1 1 1 1], L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0;
LS_000001bcbc0f3a50_0_12 .concat [ 1 1 1 1], L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0;
LS_000001bcbc0f3a50_0_16 .concat [ 1 1 1 1], L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0;
LS_000001bcbc0f3a50_0_20 .concat [ 1 1 1 1], L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0;
LS_000001bcbc0f3a50_0_24 .concat [ 1 1 1 1], L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0;
LS_000001bcbc0f3a50_0_28 .concat [ 1 1 1 1], L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0, L_000001bcbc0f84b0;
LS_000001bcbc0f3a50_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f3a50_0_0, LS_000001bcbc0f3a50_0_4, LS_000001bcbc0f3a50_0_8, LS_000001bcbc0f3a50_0_12;
LS_000001bcbc0f3a50_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f3a50_0_16, LS_000001bcbc0f3a50_0_20, LS_000001bcbc0f3a50_0_24, LS_000001bcbc0f3a50_0_28;
L_000001bcbc0f3a50 .concat [ 16 16 0 0], LS_000001bcbc0f3a50_1_0, LS_000001bcbc0f3a50_1_4;
L_000001bcbc0f4090 .part L_000001bcbc0f2510, 0, 1;
LS_000001bcbc0f5df0_0_0 .concat [ 1 1 1 1], L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090;
LS_000001bcbc0f5df0_0_4 .concat [ 1 1 1 1], L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090;
LS_000001bcbc0f5df0_0_8 .concat [ 1 1 1 1], L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090;
LS_000001bcbc0f5df0_0_12 .concat [ 1 1 1 1], L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090;
LS_000001bcbc0f5df0_0_16 .concat [ 1 1 1 1], L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090;
LS_000001bcbc0f5df0_0_20 .concat [ 1 1 1 1], L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090;
LS_000001bcbc0f5df0_0_24 .concat [ 1 1 1 1], L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090;
LS_000001bcbc0f5df0_0_28 .concat [ 1 1 1 1], L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090, L_000001bcbc0f4090;
LS_000001bcbc0f5df0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f5df0_0_0, LS_000001bcbc0f5df0_0_4, LS_000001bcbc0f5df0_0_8, LS_000001bcbc0f5df0_0_12;
LS_000001bcbc0f5df0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f5df0_0_16, LS_000001bcbc0f5df0_0_20, LS_000001bcbc0f5df0_0_24, LS_000001bcbc0f5df0_0_28;
L_000001bcbc0f5df0 .concat [ 16 16 0 0], LS_000001bcbc0f5df0_1_0, LS_000001bcbc0f5df0_1_4;
L_000001bcbc0f5b70 .part L_000001bcbc0f2510, 1, 1;
LS_000001bcbc0f49f0_0_0 .concat [ 1 1 1 1], L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70;
LS_000001bcbc0f49f0_0_4 .concat [ 1 1 1 1], L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70;
LS_000001bcbc0f49f0_0_8 .concat [ 1 1 1 1], L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70;
LS_000001bcbc0f49f0_0_12 .concat [ 1 1 1 1], L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70;
LS_000001bcbc0f49f0_0_16 .concat [ 1 1 1 1], L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70;
LS_000001bcbc0f49f0_0_20 .concat [ 1 1 1 1], L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70;
LS_000001bcbc0f49f0_0_24 .concat [ 1 1 1 1], L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70;
LS_000001bcbc0f49f0_0_28 .concat [ 1 1 1 1], L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70, L_000001bcbc0f5b70;
LS_000001bcbc0f49f0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f49f0_0_0, LS_000001bcbc0f49f0_0_4, LS_000001bcbc0f49f0_0_8, LS_000001bcbc0f49f0_0_12;
LS_000001bcbc0f49f0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f49f0_0_16, LS_000001bcbc0f49f0_0_20, LS_000001bcbc0f49f0_0_24, LS_000001bcbc0f49f0_0_28;
L_000001bcbc0f49f0 .concat [ 16 16 0 0], LS_000001bcbc0f49f0_1_0, LS_000001bcbc0f49f0_1_4;
L_000001bcbc0f4b30 .part L_000001bcbc0f2510, 0, 1;
LS_000001bcbc0f3c30_0_0 .concat [ 1 1 1 1], L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330;
LS_000001bcbc0f3c30_0_4 .concat [ 1 1 1 1], L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330;
LS_000001bcbc0f3c30_0_8 .concat [ 1 1 1 1], L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330;
LS_000001bcbc0f3c30_0_12 .concat [ 1 1 1 1], L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330;
LS_000001bcbc0f3c30_0_16 .concat [ 1 1 1 1], L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330;
LS_000001bcbc0f3c30_0_20 .concat [ 1 1 1 1], L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330;
LS_000001bcbc0f3c30_0_24 .concat [ 1 1 1 1], L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330;
LS_000001bcbc0f3c30_0_28 .concat [ 1 1 1 1], L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330, L_000001bcbc10d330;
LS_000001bcbc0f3c30_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f3c30_0_0, LS_000001bcbc0f3c30_0_4, LS_000001bcbc0f3c30_0_8, LS_000001bcbc0f3c30_0_12;
LS_000001bcbc0f3c30_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f3c30_0_16, LS_000001bcbc0f3c30_0_20, LS_000001bcbc0f3c30_0_24, LS_000001bcbc0f3c30_0_28;
L_000001bcbc0f3c30 .concat [ 16 16 0 0], LS_000001bcbc0f3c30_1_0, LS_000001bcbc0f3c30_1_4;
L_000001bcbc0f5e90 .part L_000001bcbc0f2510, 1, 1;
LS_000001bcbc0f5530_0_0 .concat [ 1 1 1 1], L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90;
LS_000001bcbc0f5530_0_4 .concat [ 1 1 1 1], L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90;
LS_000001bcbc0f5530_0_8 .concat [ 1 1 1 1], L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90;
LS_000001bcbc0f5530_0_12 .concat [ 1 1 1 1], L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90;
LS_000001bcbc0f5530_0_16 .concat [ 1 1 1 1], L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90;
LS_000001bcbc0f5530_0_20 .concat [ 1 1 1 1], L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90;
LS_000001bcbc0f5530_0_24 .concat [ 1 1 1 1], L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90;
LS_000001bcbc0f5530_0_28 .concat [ 1 1 1 1], L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90, L_000001bcbc0f5e90;
LS_000001bcbc0f5530_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f5530_0_0, LS_000001bcbc0f5530_0_4, LS_000001bcbc0f5530_0_8, LS_000001bcbc0f5530_0_12;
LS_000001bcbc0f5530_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f5530_0_16, LS_000001bcbc0f5530_0_20, LS_000001bcbc0f5530_0_24, LS_000001bcbc0f5530_0_28;
L_000001bcbc0f5530 .concat [ 16 16 0 0], LS_000001bcbc0f5530_1_0, LS_000001bcbc0f5530_1_4;
L_000001bcbc0f46d0 .part L_000001bcbc0f2510, 0, 1;
LS_000001bcbc0f3cd0_0_0 .concat [ 1 1 1 1], L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0;
LS_000001bcbc0f3cd0_0_4 .concat [ 1 1 1 1], L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0;
LS_000001bcbc0f3cd0_0_8 .concat [ 1 1 1 1], L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0;
LS_000001bcbc0f3cd0_0_12 .concat [ 1 1 1 1], L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0;
LS_000001bcbc0f3cd0_0_16 .concat [ 1 1 1 1], L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0;
LS_000001bcbc0f3cd0_0_20 .concat [ 1 1 1 1], L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0;
LS_000001bcbc0f3cd0_0_24 .concat [ 1 1 1 1], L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0;
LS_000001bcbc0f3cd0_0_28 .concat [ 1 1 1 1], L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0, L_000001bcbc0f46d0;
LS_000001bcbc0f3cd0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f3cd0_0_0, LS_000001bcbc0f3cd0_0_4, LS_000001bcbc0f3cd0_0_8, LS_000001bcbc0f3cd0_0_12;
LS_000001bcbc0f3cd0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f3cd0_0_16, LS_000001bcbc0f3cd0_0_20, LS_000001bcbc0f3cd0_0_24, LS_000001bcbc0f3cd0_0_28;
L_000001bcbc0f3cd0 .concat [ 16 16 0 0], LS_000001bcbc0f3cd0_1_0, LS_000001bcbc0f3cd0_1_4;
S_000001bcbc0bc340 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bcbc0bc7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bcbc0f8520 .functor AND 32, L_000001bcbc0f50d0, L_000001bcbc0f5d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bcbc0bd860_0 .net "in1", 31 0, L_000001bcbc0f50d0;  1 drivers
v000001bcbc0bf2a0_0 .net "in2", 31 0, L_000001bcbc0f5d50;  1 drivers
v000001bcbc0bd360_0 .net "out", 31 0, L_000001bcbc0f8520;  alias, 1 drivers
S_000001bcbc0bc4d0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bcbc0bc7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bcbc0f8440 .functor AND 32, L_000001bcbc0f3a50, L_000001bcbc0f5df0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bcbc0be3a0_0 .net "in1", 31 0, L_000001bcbc0f3a50;  1 drivers
v000001bcbc0bd0e0_0 .net "in2", 31 0, L_000001bcbc0f5df0;  1 drivers
v000001bcbc0bd180_0 .net "out", 31 0, L_000001bcbc0f8440;  alias, 1 drivers
S_000001bcbc0bc020 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bcbc0bc7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bcbc032aa0 .functor AND 32, L_000001bcbc0f49f0, L_000001bcbc0f3c30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bcbc0be1c0_0 .net "in1", 31 0, L_000001bcbc0f49f0;  1 drivers
v000001bcbc0bf340_0 .net "in2", 31 0, L_000001bcbc0f3c30;  1 drivers
v000001bcbc0bdcc0_0 .net "out", 31 0, L_000001bcbc032aa0;  alias, 1 drivers
S_000001bcbc0bc980 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bcbc0bc7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bcbc10dcd0 .functor AND 32, L_000001bcbc0f5530, L_000001bcbc0f3cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bcbc0bed00_0 .net "in1", 31 0, L_000001bcbc0f5530;  1 drivers
v000001bcbc0be760_0 .net "in2", 31 0, L_000001bcbc0f3cd0;  1 drivers
v000001bcbc0beda0_0 .net "out", 31 0, L_000001bcbc10dcd0;  alias, 1 drivers
S_000001bcbc0bcca0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001bcbc06e930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bcbc03e540 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bcbc10dbf0 .functor NOT 1, L_000001bcbc0f5210, C4<0>, C4<0>, C4<0>;
L_000001bcbc10d250 .functor NOT 1, L_000001bcbc0f52b0, C4<0>, C4<0>, C4<0>;
L_000001bcbc10cae0 .functor NOT 1, L_000001bcbc0f5f30, C4<0>, C4<0>, C4<0>;
L_000001bcbc10e130 .functor NOT 1, L_000001bcbc0f57b0, C4<0>, C4<0>, C4<0>;
L_000001bcbc10cdf0 .functor AND 32, L_000001bcbc10daa0, v000001bcbc0c46e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc10de20 .functor AND 32, L_000001bcbc10e210, L_000001bcbc1783a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc10de90 .functor OR 32, L_000001bcbc10cdf0, L_000001bcbc10de20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bcbc10ca70 .functor AND 32, L_000001bcbc10d2c0, v000001bcbc0b6410_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc10c840 .functor OR 32, L_000001bcbc10de90, L_000001bcbc10ca70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bcbc10cca0 .functor AND 32, L_000001bcbc10d1e0, L_000001bcbc0f58f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc10c920 .functor OR 32, L_000001bcbc10c840, L_000001bcbc10cca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bcbc0c0ce0_0 .net *"_ivl_1", 0 0, L_000001bcbc0f5210;  1 drivers
v000001bcbc0c07e0_0 .net *"_ivl_13", 0 0, L_000001bcbc0f5f30;  1 drivers
v000001bcbc0bff20_0 .net *"_ivl_14", 0 0, L_000001bcbc10cae0;  1 drivers
v000001bcbc0c0c40_0 .net *"_ivl_19", 0 0, L_000001bcbc0f55d0;  1 drivers
v000001bcbc0bfc00_0 .net *"_ivl_2", 0 0, L_000001bcbc10dbf0;  1 drivers
v000001bcbc0c0240_0 .net *"_ivl_23", 0 0, L_000001bcbc0f3af0;  1 drivers
v000001bcbc0bffc0_0 .net *"_ivl_27", 0 0, L_000001bcbc0f57b0;  1 drivers
v000001bcbc0bf8e0_0 .net *"_ivl_28", 0 0, L_000001bcbc10e130;  1 drivers
v000001bcbc0bfb60_0 .net *"_ivl_33", 0 0, L_000001bcbc0f3f50;  1 drivers
v000001bcbc0c0420_0 .net *"_ivl_37", 0 0, L_000001bcbc0f4e50;  1 drivers
v000001bcbc0c0060_0 .net *"_ivl_40", 31 0, L_000001bcbc10cdf0;  1 drivers
v000001bcbc0c0100_0 .net *"_ivl_42", 31 0, L_000001bcbc10de20;  1 drivers
v000001bcbc0c06a0_0 .net *"_ivl_44", 31 0, L_000001bcbc10de90;  1 drivers
v000001bcbc0c0920_0 .net *"_ivl_46", 31 0, L_000001bcbc10ca70;  1 drivers
v000001bcbc0bfca0_0 .net *"_ivl_48", 31 0, L_000001bcbc10c840;  1 drivers
v000001bcbc0c0b00_0 .net *"_ivl_50", 31 0, L_000001bcbc10cca0;  1 drivers
v000001bcbc0c0d80_0 .net *"_ivl_7", 0 0, L_000001bcbc0f52b0;  1 drivers
v000001bcbc0c02e0_0 .net *"_ivl_8", 0 0, L_000001bcbc10d250;  1 drivers
v000001bcbc0c0e20_0 .net "ina", 31 0, v000001bcbc0c46e0_0;  alias, 1 drivers
v000001bcbc0c0ec0_0 .net "inb", 31 0, L_000001bcbc1783a0;  alias, 1 drivers
v000001bcbc0c01a0_0 .net "inc", 31 0, v000001bcbc0b6410_0;  alias, 1 drivers
v000001bcbc0c04c0_0 .net "ind", 31 0, L_000001bcbc0f58f0;  alias, 1 drivers
v000001bcbc0bfd40_0 .net "out", 31 0, L_000001bcbc10c920;  alias, 1 drivers
v000001bcbc0bf840_0 .net "s0", 31 0, L_000001bcbc10daa0;  1 drivers
v000001bcbc0bf980_0 .net "s1", 31 0, L_000001bcbc10e210;  1 drivers
v000001bcbc0bfa20_0 .net "s2", 31 0, L_000001bcbc10d2c0;  1 drivers
v000001bcbc0c57c0_0 .net "s3", 31 0, L_000001bcbc10d1e0;  1 drivers
v000001bcbc0c3920_0 .net "sel", 1 0, L_000001bcbc0f1c50;  alias, 1 drivers
L_000001bcbc0f5210 .part L_000001bcbc0f1c50, 1, 1;
LS_000001bcbc0f4130_0_0 .concat [ 1 1 1 1], L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0;
LS_000001bcbc0f4130_0_4 .concat [ 1 1 1 1], L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0;
LS_000001bcbc0f4130_0_8 .concat [ 1 1 1 1], L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0;
LS_000001bcbc0f4130_0_12 .concat [ 1 1 1 1], L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0;
LS_000001bcbc0f4130_0_16 .concat [ 1 1 1 1], L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0;
LS_000001bcbc0f4130_0_20 .concat [ 1 1 1 1], L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0;
LS_000001bcbc0f4130_0_24 .concat [ 1 1 1 1], L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0;
LS_000001bcbc0f4130_0_28 .concat [ 1 1 1 1], L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0, L_000001bcbc10dbf0;
LS_000001bcbc0f4130_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f4130_0_0, LS_000001bcbc0f4130_0_4, LS_000001bcbc0f4130_0_8, LS_000001bcbc0f4130_0_12;
LS_000001bcbc0f4130_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f4130_0_16, LS_000001bcbc0f4130_0_20, LS_000001bcbc0f4130_0_24, LS_000001bcbc0f4130_0_28;
L_000001bcbc0f4130 .concat [ 16 16 0 0], LS_000001bcbc0f4130_1_0, LS_000001bcbc0f4130_1_4;
L_000001bcbc0f52b0 .part L_000001bcbc0f1c50, 0, 1;
LS_000001bcbc0f4a90_0_0 .concat [ 1 1 1 1], L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250;
LS_000001bcbc0f4a90_0_4 .concat [ 1 1 1 1], L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250;
LS_000001bcbc0f4a90_0_8 .concat [ 1 1 1 1], L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250;
LS_000001bcbc0f4a90_0_12 .concat [ 1 1 1 1], L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250;
LS_000001bcbc0f4a90_0_16 .concat [ 1 1 1 1], L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250;
LS_000001bcbc0f4a90_0_20 .concat [ 1 1 1 1], L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250;
LS_000001bcbc0f4a90_0_24 .concat [ 1 1 1 1], L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250;
LS_000001bcbc0f4a90_0_28 .concat [ 1 1 1 1], L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250, L_000001bcbc10d250;
LS_000001bcbc0f4a90_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f4a90_0_0, LS_000001bcbc0f4a90_0_4, LS_000001bcbc0f4a90_0_8, LS_000001bcbc0f4a90_0_12;
LS_000001bcbc0f4a90_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f4a90_0_16, LS_000001bcbc0f4a90_0_20, LS_000001bcbc0f4a90_0_24, LS_000001bcbc0f4a90_0_28;
L_000001bcbc0f4a90 .concat [ 16 16 0 0], LS_000001bcbc0f4a90_1_0, LS_000001bcbc0f4a90_1_4;
L_000001bcbc0f5f30 .part L_000001bcbc0f1c50, 1, 1;
LS_000001bcbc0f4770_0_0 .concat [ 1 1 1 1], L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0;
LS_000001bcbc0f4770_0_4 .concat [ 1 1 1 1], L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0;
LS_000001bcbc0f4770_0_8 .concat [ 1 1 1 1], L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0;
LS_000001bcbc0f4770_0_12 .concat [ 1 1 1 1], L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0;
LS_000001bcbc0f4770_0_16 .concat [ 1 1 1 1], L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0;
LS_000001bcbc0f4770_0_20 .concat [ 1 1 1 1], L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0;
LS_000001bcbc0f4770_0_24 .concat [ 1 1 1 1], L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0;
LS_000001bcbc0f4770_0_28 .concat [ 1 1 1 1], L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0, L_000001bcbc10cae0;
LS_000001bcbc0f4770_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f4770_0_0, LS_000001bcbc0f4770_0_4, LS_000001bcbc0f4770_0_8, LS_000001bcbc0f4770_0_12;
LS_000001bcbc0f4770_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f4770_0_16, LS_000001bcbc0f4770_0_20, LS_000001bcbc0f4770_0_24, LS_000001bcbc0f4770_0_28;
L_000001bcbc0f4770 .concat [ 16 16 0 0], LS_000001bcbc0f4770_1_0, LS_000001bcbc0f4770_1_4;
L_000001bcbc0f55d0 .part L_000001bcbc0f1c50, 0, 1;
LS_000001bcbc0f5710_0_0 .concat [ 1 1 1 1], L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0;
LS_000001bcbc0f5710_0_4 .concat [ 1 1 1 1], L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0;
LS_000001bcbc0f5710_0_8 .concat [ 1 1 1 1], L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0;
LS_000001bcbc0f5710_0_12 .concat [ 1 1 1 1], L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0;
LS_000001bcbc0f5710_0_16 .concat [ 1 1 1 1], L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0;
LS_000001bcbc0f5710_0_20 .concat [ 1 1 1 1], L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0;
LS_000001bcbc0f5710_0_24 .concat [ 1 1 1 1], L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0;
LS_000001bcbc0f5710_0_28 .concat [ 1 1 1 1], L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0, L_000001bcbc0f55d0;
LS_000001bcbc0f5710_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f5710_0_0, LS_000001bcbc0f5710_0_4, LS_000001bcbc0f5710_0_8, LS_000001bcbc0f5710_0_12;
LS_000001bcbc0f5710_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f5710_0_16, LS_000001bcbc0f5710_0_20, LS_000001bcbc0f5710_0_24, LS_000001bcbc0f5710_0_28;
L_000001bcbc0f5710 .concat [ 16 16 0 0], LS_000001bcbc0f5710_1_0, LS_000001bcbc0f5710_1_4;
L_000001bcbc0f3af0 .part L_000001bcbc0f1c50, 1, 1;
LS_000001bcbc0f37d0_0_0 .concat [ 1 1 1 1], L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0;
LS_000001bcbc0f37d0_0_4 .concat [ 1 1 1 1], L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0;
LS_000001bcbc0f37d0_0_8 .concat [ 1 1 1 1], L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0;
LS_000001bcbc0f37d0_0_12 .concat [ 1 1 1 1], L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0;
LS_000001bcbc0f37d0_0_16 .concat [ 1 1 1 1], L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0;
LS_000001bcbc0f37d0_0_20 .concat [ 1 1 1 1], L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0;
LS_000001bcbc0f37d0_0_24 .concat [ 1 1 1 1], L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0;
LS_000001bcbc0f37d0_0_28 .concat [ 1 1 1 1], L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0, L_000001bcbc0f3af0;
LS_000001bcbc0f37d0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f37d0_0_0, LS_000001bcbc0f37d0_0_4, LS_000001bcbc0f37d0_0_8, LS_000001bcbc0f37d0_0_12;
LS_000001bcbc0f37d0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f37d0_0_16, LS_000001bcbc0f37d0_0_20, LS_000001bcbc0f37d0_0_24, LS_000001bcbc0f37d0_0_28;
L_000001bcbc0f37d0 .concat [ 16 16 0 0], LS_000001bcbc0f37d0_1_0, LS_000001bcbc0f37d0_1_4;
L_000001bcbc0f57b0 .part L_000001bcbc0f1c50, 0, 1;
LS_000001bcbc0f4bd0_0_0 .concat [ 1 1 1 1], L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130;
LS_000001bcbc0f4bd0_0_4 .concat [ 1 1 1 1], L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130;
LS_000001bcbc0f4bd0_0_8 .concat [ 1 1 1 1], L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130;
LS_000001bcbc0f4bd0_0_12 .concat [ 1 1 1 1], L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130;
LS_000001bcbc0f4bd0_0_16 .concat [ 1 1 1 1], L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130;
LS_000001bcbc0f4bd0_0_20 .concat [ 1 1 1 1], L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130;
LS_000001bcbc0f4bd0_0_24 .concat [ 1 1 1 1], L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130;
LS_000001bcbc0f4bd0_0_28 .concat [ 1 1 1 1], L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130, L_000001bcbc10e130;
LS_000001bcbc0f4bd0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f4bd0_0_0, LS_000001bcbc0f4bd0_0_4, LS_000001bcbc0f4bd0_0_8, LS_000001bcbc0f4bd0_0_12;
LS_000001bcbc0f4bd0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f4bd0_0_16, LS_000001bcbc0f4bd0_0_20, LS_000001bcbc0f4bd0_0_24, LS_000001bcbc0f4bd0_0_28;
L_000001bcbc0f4bd0 .concat [ 16 16 0 0], LS_000001bcbc0f4bd0_1_0, LS_000001bcbc0f4bd0_1_4;
L_000001bcbc0f3f50 .part L_000001bcbc0f1c50, 1, 1;
LS_000001bcbc0f4d10_0_0 .concat [ 1 1 1 1], L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50;
LS_000001bcbc0f4d10_0_4 .concat [ 1 1 1 1], L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50;
LS_000001bcbc0f4d10_0_8 .concat [ 1 1 1 1], L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50;
LS_000001bcbc0f4d10_0_12 .concat [ 1 1 1 1], L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50;
LS_000001bcbc0f4d10_0_16 .concat [ 1 1 1 1], L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50;
LS_000001bcbc0f4d10_0_20 .concat [ 1 1 1 1], L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50;
LS_000001bcbc0f4d10_0_24 .concat [ 1 1 1 1], L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50;
LS_000001bcbc0f4d10_0_28 .concat [ 1 1 1 1], L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50, L_000001bcbc0f3f50;
LS_000001bcbc0f4d10_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f4d10_0_0, LS_000001bcbc0f4d10_0_4, LS_000001bcbc0f4d10_0_8, LS_000001bcbc0f4d10_0_12;
LS_000001bcbc0f4d10_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f4d10_0_16, LS_000001bcbc0f4d10_0_20, LS_000001bcbc0f4d10_0_24, LS_000001bcbc0f4d10_0_28;
L_000001bcbc0f4d10 .concat [ 16 16 0 0], LS_000001bcbc0f4d10_1_0, LS_000001bcbc0f4d10_1_4;
L_000001bcbc0f4e50 .part L_000001bcbc0f1c50, 0, 1;
LS_000001bcbc0f4ef0_0_0 .concat [ 1 1 1 1], L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50;
LS_000001bcbc0f4ef0_0_4 .concat [ 1 1 1 1], L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50;
LS_000001bcbc0f4ef0_0_8 .concat [ 1 1 1 1], L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50;
LS_000001bcbc0f4ef0_0_12 .concat [ 1 1 1 1], L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50;
LS_000001bcbc0f4ef0_0_16 .concat [ 1 1 1 1], L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50;
LS_000001bcbc0f4ef0_0_20 .concat [ 1 1 1 1], L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50;
LS_000001bcbc0f4ef0_0_24 .concat [ 1 1 1 1], L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50;
LS_000001bcbc0f4ef0_0_28 .concat [ 1 1 1 1], L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50, L_000001bcbc0f4e50;
LS_000001bcbc0f4ef0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f4ef0_0_0, LS_000001bcbc0f4ef0_0_4, LS_000001bcbc0f4ef0_0_8, LS_000001bcbc0f4ef0_0_12;
LS_000001bcbc0f4ef0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f4ef0_0_16, LS_000001bcbc0f4ef0_0_20, LS_000001bcbc0f4ef0_0_24, LS_000001bcbc0f4ef0_0_28;
L_000001bcbc0f4ef0 .concat [ 16 16 0 0], LS_000001bcbc0f4ef0_1_0, LS_000001bcbc0f4ef0_1_4;
S_000001bcbc0bc1b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bcbc0bcca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bcbc10daa0 .functor AND 32, L_000001bcbc0f4130, L_000001bcbc0f4a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bcbc0bf160_0 .net "in1", 31 0, L_000001bcbc0f4130;  1 drivers
v000001bcbc0c0380_0 .net "in2", 31 0, L_000001bcbc0f4a90;  1 drivers
v000001bcbc0bfe80_0 .net "out", 31 0, L_000001bcbc10daa0;  alias, 1 drivers
S_000001bcbc0bcb10 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bcbc0bcca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bcbc10e210 .functor AND 32, L_000001bcbc0f4770, L_000001bcbc0f5710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bcbc0c09c0_0 .net "in1", 31 0, L_000001bcbc0f4770;  1 drivers
v000001bcbc0c0ba0_0 .net "in2", 31 0, L_000001bcbc0f5710;  1 drivers
v000001bcbc0bfac0_0 .net "out", 31 0, L_000001bcbc10e210;  alias, 1 drivers
S_000001bcbc0bce30 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bcbc0bcca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bcbc10d2c0 .functor AND 32, L_000001bcbc0f37d0, L_000001bcbc0f4bd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bcbc0c0560_0 .net "in1", 31 0, L_000001bcbc0f37d0;  1 drivers
v000001bcbc0c0880_0 .net "in2", 31 0, L_000001bcbc0f4bd0;  1 drivers
v000001bcbc0c0600_0 .net "out", 31 0, L_000001bcbc10d2c0;  alias, 1 drivers
S_000001bcbc0c1b30 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bcbc0bcca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bcbc10d1e0 .functor AND 32, L_000001bcbc0f4d10, L_000001bcbc0f4ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bcbc0c0a60_0 .net "in1", 31 0, L_000001bcbc0f4d10;  1 drivers
v000001bcbc0c0740_0 .net "in2", 31 0, L_000001bcbc0f4ef0;  1 drivers
v000001bcbc0bfde0_0 .net "out", 31 0, L_000001bcbc10d1e0;  alias, 1 drivers
S_000001bcbc0c2490 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001bcbc0c7010 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bcbc0c7048 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bcbc0c7080 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bcbc0c70b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bcbc0c70f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bcbc0c7128 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bcbc0c7160 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bcbc0c7198 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bcbc0c71d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bcbc0c7208 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bcbc0c7240 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bcbc0c7278 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bcbc0c72b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bcbc0c72e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bcbc0c7320 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bcbc0c7358 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bcbc0c7390 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bcbc0c73c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bcbc0c7400 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bcbc0c7438 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bcbc0c7470 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bcbc0c74a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bcbc0c74e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bcbc0c7518 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bcbc0c7550 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bcbc0c3240_0 .var "EX1_PC", 31 0;
v000001bcbc0c3f60_0 .var "EX1_PFC", 31 0;
v000001bcbc0c43c0_0 .var "EX1_forward_to_B", 31 0;
v000001bcbc0c32e0_0 .var "EX1_is_beq", 0 0;
v000001bcbc0c3d80_0 .var "EX1_is_bne", 0 0;
v000001bcbc0c4aa0_0 .var "EX1_is_jal", 0 0;
v000001bcbc0c3380_0 .var "EX1_is_jr", 0 0;
v000001bcbc0c4960_0 .var "EX1_is_oper2_immed", 0 0;
v000001bcbc0c3a60_0 .var "EX1_memread", 0 0;
v000001bcbc0c4e60_0 .var "EX1_memwrite", 0 0;
v000001bcbc0c3b00_0 .var "EX1_opcode", 11 0;
v000001bcbc0c3420_0 .var "EX1_predicted", 0 0;
v000001bcbc0c5220_0 .var "EX1_rd_ind", 4 0;
v000001bcbc0c45a0_0 .var "EX1_rd_indzero", 0 0;
v000001bcbc0c54a0_0 .var "EX1_regwrite", 0 0;
v000001bcbc0c34c0_0 .var "EX1_rs1", 31 0;
v000001bcbc0c5680_0 .var "EX1_rs1_ind", 4 0;
v000001bcbc0c46e0_0 .var "EX1_rs2", 31 0;
v000001bcbc0c4f00_0 .var "EX1_rs2_ind", 4 0;
v000001bcbc0c4780_0 .net "FLUSH", 0 0, v000001bcbc0ca6c0_0;  alias, 1 drivers
v000001bcbc0c55e0_0 .net "ID_PC", 31 0, v000001bcbc0d1740_0;  alias, 1 drivers
v000001bcbc0c3880_0 .net "ID_PFC_to_EX", 31 0, L_000001bcbc0f2bf0;  alias, 1 drivers
v000001bcbc0c5360_0 .net "ID_forward_to_B", 31 0, L_000001bcbc0f32d0;  alias, 1 drivers
v000001bcbc0c4820_0 .net "ID_is_beq", 0 0, L_000001bcbc0f1110;  alias, 1 drivers
v000001bcbc0c5400_0 .net "ID_is_bne", 0 0, L_000001bcbc0f1250;  alias, 1 drivers
v000001bcbc0c4b40_0 .net "ID_is_jal", 0 0, L_000001bcbc0f5350;  alias, 1 drivers
v000001bcbc0c5540_0 .net "ID_is_jr", 0 0, L_000001bcbc0f14d0;  alias, 1 drivers
v000001bcbc0c4fa0_0 .net "ID_is_oper2_immed", 0 0, L_000001bcbc0f7e20;  alias, 1 drivers
v000001bcbc0c40a0_0 .net "ID_memread", 0 0, L_000001bcbc0f41d0;  alias, 1 drivers
v000001bcbc0c5040_0 .net "ID_memwrite", 0 0, L_000001bcbc0f5030;  alias, 1 drivers
v000001bcbc0c5720_0 .net "ID_opcode", 11 0, v000001bcbc0ebf30_0;  alias, 1 drivers
v000001bcbc0c3560_0 .net "ID_predicted", 0 0, v000001bcbc0cad00_0;  alias, 1 drivers
v000001bcbc0c3ec0_0 .net "ID_rd_ind", 4 0, v000001bcbc0eba30_0;  alias, 1 drivers
v000001bcbc0c41e0_0 .net "ID_rd_indzero", 0 0, L_000001bcbc0f4450;  1 drivers
v000001bcbc0c36a0_0 .net "ID_regwrite", 0 0, L_000001bcbc0f39b0;  alias, 1 drivers
v000001bcbc0c3c40_0 .net "ID_rs1", 31 0, v000001bcbc0cf800_0;  alias, 1 drivers
v000001bcbc0c3e20_0 .net "ID_rs1_ind", 4 0, v000001bcbc0ebe90_0;  alias, 1 drivers
v000001bcbc0c4140_0 .net "ID_rs2", 31 0, v000001bcbc0ceb80_0;  alias, 1 drivers
v000001bcbc0c4280_0 .net "ID_rs2_ind", 4 0, v000001bcbc0ebfd0_0;  alias, 1 drivers
v000001bcbc0c4320_0 .net "clk", 0 0, L_000001bcbc0f6920;  1 drivers
v000001bcbc0c4460_0 .net "rst", 0 0, v000001bcbc0f0490_0;  alias, 1 drivers
E_000001bcbc03e080 .event posedge, v000001bcbc0b7270_0, v000001bcbc0c4320_0;
S_000001bcbc0c1810 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001bcbc0c7590 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bcbc0c75c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bcbc0c7600 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bcbc0c7638 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bcbc0c7670 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bcbc0c76a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bcbc0c76e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bcbc0c7718 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bcbc0c7750 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bcbc0c7788 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bcbc0c77c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bcbc0c77f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bcbc0c7830 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bcbc0c7868 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bcbc0c78a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bcbc0c78d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bcbc0c7910 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bcbc0c7948 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bcbc0c7980 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bcbc0c79b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bcbc0c79f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bcbc0c7a28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bcbc0c7a60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bcbc0c7a98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bcbc0c7ad0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bcbc0c4be0_0 .net "EX1_ALU_OPER1", 31 0, L_000001bcbc0f8600;  alias, 1 drivers
v000001bcbc0c4c80_0 .net "EX1_ALU_OPER2", 31 0, L_000001bcbc10df70;  alias, 1 drivers
v000001bcbc0c50e0_0 .net "EX1_PC", 31 0, v000001bcbc0c3240_0;  alias, 1 drivers
v000001bcbc0c5180_0 .net "EX1_PFC_to_IF", 31 0, L_000001bcbc0f4f90;  alias, 1 drivers
v000001bcbc0c52c0_0 .net "EX1_forward_to_B", 31 0, v000001bcbc0c43c0_0;  alias, 1 drivers
v000001bcbc0c5c20_0 .net "EX1_is_beq", 0 0, v000001bcbc0c32e0_0;  alias, 1 drivers
v000001bcbc0c6da0_0 .net "EX1_is_bne", 0 0, v000001bcbc0c3d80_0;  alias, 1 drivers
v000001bcbc0c6260_0 .net "EX1_is_jal", 0 0, v000001bcbc0c4aa0_0;  alias, 1 drivers
v000001bcbc0c6a80_0 .net "EX1_is_jr", 0 0, v000001bcbc0c3380_0;  alias, 1 drivers
v000001bcbc0c6120_0 .net "EX1_is_oper2_immed", 0 0, v000001bcbc0c4960_0;  alias, 1 drivers
v000001bcbc0c5e00_0 .net "EX1_memread", 0 0, v000001bcbc0c3a60_0;  alias, 1 drivers
v000001bcbc0c5b80_0 .net "EX1_memwrite", 0 0, v000001bcbc0c4e60_0;  alias, 1 drivers
v000001bcbc0c6bc0_0 .net "EX1_opcode", 11 0, v000001bcbc0c3b00_0;  alias, 1 drivers
v000001bcbc0c6940_0 .net "EX1_predicted", 0 0, v000001bcbc0c3420_0;  alias, 1 drivers
v000001bcbc0c5fe0_0 .net "EX1_rd_ind", 4 0, v000001bcbc0c5220_0;  alias, 1 drivers
v000001bcbc0c5ea0_0 .net "EX1_rd_indzero", 0 0, v000001bcbc0c45a0_0;  alias, 1 drivers
v000001bcbc0c69e0_0 .net "EX1_regwrite", 0 0, v000001bcbc0c54a0_0;  alias, 1 drivers
v000001bcbc0c6440_0 .net "EX1_rs1", 31 0, v000001bcbc0c34c0_0;  alias, 1 drivers
v000001bcbc0c61c0_0 .net "EX1_rs1_ind", 4 0, v000001bcbc0c5680_0;  alias, 1 drivers
v000001bcbc0c6b20_0 .net "EX1_rs2_ind", 4 0, v000001bcbc0c4f00_0;  alias, 1 drivers
v000001bcbc0c6300_0 .net "EX1_rs2_out", 31 0, L_000001bcbc10c920;  alias, 1 drivers
v000001bcbc0c6e40_0 .var "EX2_ALU_OPER1", 31 0;
v000001bcbc0c63a0_0 .var "EX2_ALU_OPER2", 31 0;
v000001bcbc0c6580_0 .var "EX2_PC", 31 0;
v000001bcbc0c6620_0 .var "EX2_PFC_to_IF", 31 0;
v000001bcbc0c5f40_0 .var "EX2_forward_to_B", 31 0;
v000001bcbc0c64e0_0 .var "EX2_is_beq", 0 0;
v000001bcbc0c5cc0_0 .var "EX2_is_bne", 0 0;
v000001bcbc0c6080_0 .var "EX2_is_jal", 0 0;
v000001bcbc0c6c60_0 .var "EX2_is_jr", 0 0;
v000001bcbc0c66c0_0 .var "EX2_is_oper2_immed", 0 0;
v000001bcbc0c6d00_0 .var "EX2_memread", 0 0;
v000001bcbc0c6760_0 .var "EX2_memwrite", 0 0;
v000001bcbc0c6800_0 .var "EX2_opcode", 11 0;
v000001bcbc0c68a0_0 .var "EX2_predicted", 0 0;
v000001bcbc0c5d60_0 .var "EX2_rd_ind", 4 0;
v000001bcbc0c6ee0_0 .var "EX2_rd_indzero", 0 0;
v000001bcbc0c5860_0 .var "EX2_regwrite", 0 0;
v000001bcbc0c5900_0 .var "EX2_rs1", 31 0;
v000001bcbc0c59a0_0 .var "EX2_rs1_ind", 4 0;
v000001bcbc0c5a40_0 .var "EX2_rs2_ind", 4 0;
v000001bcbc0c5ae0_0 .var "EX2_rs2_out", 31 0;
v000001bcbc0cb520_0 .net "FLUSH", 0 0, v000001bcbc0ca760_0;  alias, 1 drivers
v000001bcbc0cb8e0_0 .net "clk", 0 0, L_000001bcbc10d790;  1 drivers
v000001bcbc0ca4e0_0 .net "rst", 0 0, v000001bcbc0f0490_0;  alias, 1 drivers
E_000001bcbc03dd00 .event posedge, v000001bcbc0b7270_0, v000001bcbc0cb8e0_0;
S_000001bcbc0c1cc0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001bcbc0d1b30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bcbc0d1b68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bcbc0d1ba0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bcbc0d1bd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bcbc0d1c10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bcbc0d1c48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bcbc0d1c80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bcbc0d1cb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bcbc0d1cf0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bcbc0d1d28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bcbc0d1d60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bcbc0d1d98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bcbc0d1dd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bcbc0d1e08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bcbc0d1e40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bcbc0d1e78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bcbc0d1eb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bcbc0d1ee8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bcbc0d1f20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bcbc0d1f58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bcbc0d1f90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bcbc0d1fc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bcbc0d2000 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bcbc0d2038 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bcbc0d2070 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bcbc0f7cd0 .functor OR 1, L_000001bcbc0f1110, L_000001bcbc0f1250, C4<0>, C4<0>;
L_000001bcbc0f6f40 .functor AND 1, L_000001bcbc0f7cd0, L_000001bcbc0f81a0, C4<1>, C4<1>;
L_000001bcbc0f7bf0 .functor OR 1, L_000001bcbc0f1110, L_000001bcbc0f1250, C4<0>, C4<0>;
L_000001bcbc0f72c0 .functor AND 1, L_000001bcbc0f7bf0, L_000001bcbc0f81a0, C4<1>, C4<1>;
L_000001bcbc0f7aa0 .functor OR 1, L_000001bcbc0f1110, L_000001bcbc0f1250, C4<0>, C4<0>;
L_000001bcbc0f80c0 .functor AND 1, L_000001bcbc0f7aa0, v000001bcbc0cad00_0, C4<1>, C4<1>;
v000001bcbc0cf4e0_0 .net "EX1_memread", 0 0, v000001bcbc0c3a60_0;  alias, 1 drivers
v000001bcbc0cf6c0_0 .net "EX1_opcode", 11 0, v000001bcbc0c3b00_0;  alias, 1 drivers
v000001bcbc0cfd00_0 .net "EX1_rd_ind", 4 0, v000001bcbc0c5220_0;  alias, 1 drivers
v000001bcbc0d0c00_0 .net "EX1_rd_indzero", 0 0, v000001bcbc0c45a0_0;  alias, 1 drivers
v000001bcbc0d0de0_0 .net "EX2_memread", 0 0, v000001bcbc0c6d00_0;  alias, 1 drivers
v000001bcbc0d0ca0_0 .net "EX2_opcode", 11 0, v000001bcbc0c6800_0;  alias, 1 drivers
v000001bcbc0cf760_0 .net "EX2_rd_ind", 4 0, v000001bcbc0c5d60_0;  alias, 1 drivers
v000001bcbc0d05c0_0 .net "EX2_rd_indzero", 0 0, v000001bcbc0c6ee0_0;  alias, 1 drivers
v000001bcbc0d0840_0 .net "ID_EX1_flush", 0 0, v000001bcbc0ca6c0_0;  alias, 1 drivers
v000001bcbc0d0e80_0 .net "ID_EX2_flush", 0 0, v000001bcbc0ca760_0;  alias, 1 drivers
v000001bcbc0cef40_0 .net "ID_is_beq", 0 0, L_000001bcbc0f1110;  alias, 1 drivers
v000001bcbc0d0520_0 .net "ID_is_bne", 0 0, L_000001bcbc0f1250;  alias, 1 drivers
v000001bcbc0cf260_0 .net "ID_is_j", 0 0, L_000001bcbc0f4950;  alias, 1 drivers
v000001bcbc0d07a0_0 .net "ID_is_jal", 0 0, L_000001bcbc0f5350;  alias, 1 drivers
v000001bcbc0d11a0_0 .net "ID_is_jr", 0 0, L_000001bcbc0f14d0;  alias, 1 drivers
v000001bcbc0cfda0_0 .net "ID_opcode", 11 0, v000001bcbc0ebf30_0;  alias, 1 drivers
v000001bcbc0cecc0_0 .net "ID_rs1_ind", 4 0, v000001bcbc0ebe90_0;  alias, 1 drivers
v000001bcbc0d0480_0 .net "ID_rs2_ind", 4 0, v000001bcbc0ebfd0_0;  alias, 1 drivers
v000001bcbc0d0f20_0 .net "IF_ID_flush", 0 0, v000001bcbc0ccc40_0;  alias, 1 drivers
v000001bcbc0cf8a0_0 .net "IF_ID_write", 0 0, v000001bcbc0cd500_0;  alias, 1 drivers
v000001bcbc0d0a20_0 .net "PC_src", 2 0, L_000001bcbc0f1890;  alias, 1 drivers
v000001bcbc0cfe40_0 .net "PFC_to_EX", 31 0, L_000001bcbc0f2bf0;  alias, 1 drivers
v000001bcbc0cf620_0 .net "PFC_to_IF", 31 0, L_000001bcbc0f2b50;  alias, 1 drivers
v000001bcbc0ced60_0 .net "WB_rd_ind", 4 0, v000001bcbc0e7890_0;  alias, 1 drivers
v000001bcbc0cf1c0_0 .net "Wrong_prediction", 0 0, L_000001bcbc10e4b0;  alias, 1 drivers
v000001bcbc0d0fc0_0 .net *"_ivl_11", 0 0, L_000001bcbc0f72c0;  1 drivers
v000001bcbc0cff80_0 .net *"_ivl_13", 10 0, L_000001bcbc0f3190;  1 drivers
v000001bcbc0cf940_0 .net *"_ivl_15", 10 0, L_000001bcbc0f1bb0;  1 drivers
v000001bcbc0cf9e0_0 .net *"_ivl_16", 10 0, L_000001bcbc0f3370;  1 drivers
v000001bcbc0d0660_0 .net *"_ivl_19", 10 0, L_000001bcbc0f26f0;  1 drivers
v000001bcbc0d03e0_0 .net *"_ivl_20", 10 0, L_000001bcbc0f2150;  1 drivers
v000001bcbc0cefe0_0 .net *"_ivl_25", 0 0, L_000001bcbc0f7aa0;  1 drivers
v000001bcbc0cf300_0 .net *"_ivl_27", 0 0, L_000001bcbc0f80c0;  1 drivers
v000001bcbc0cfa80_0 .net *"_ivl_29", 10 0, L_000001bcbc0f21f0;  1 drivers
v000001bcbc0d1240_0 .net *"_ivl_3", 0 0, L_000001bcbc0f7cd0;  1 drivers
L_000001bcbc1101f0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001bcbc0d1060_0 .net/2u *"_ivl_30", 10 0, L_000001bcbc1101f0;  1 drivers
v000001bcbc0d12e0_0 .net *"_ivl_32", 10 0, L_000001bcbc0f3410;  1 drivers
v000001bcbc0cf440_0 .net *"_ivl_35", 10 0, L_000001bcbc0f23d0;  1 drivers
v000001bcbc0cf580_0 .net *"_ivl_37", 10 0, L_000001bcbc0f2790;  1 drivers
v000001bcbc0cfb20_0 .net *"_ivl_38", 10 0, L_000001bcbc0f2ab0;  1 drivers
v000001bcbc0cfbc0_0 .net *"_ivl_40", 10 0, L_000001bcbc0f2f10;  1 drivers
L_000001bcbc110238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cfee0_0 .net/2s *"_ivl_45", 20 0, L_000001bcbc110238;  1 drivers
L_000001bcbc110280 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0d0020_0 .net/2s *"_ivl_50", 20 0, L_000001bcbc110280;  1 drivers
v000001bcbc0d00c0_0 .net *"_ivl_9", 0 0, L_000001bcbc0f7bf0;  1 drivers
v000001bcbc0cee00_0 .net "clk", 0 0, L_000001bcbc032330;  alias, 1 drivers
v000001bcbc0d0160_0 .net "forward_to_B", 31 0, L_000001bcbc0f32d0;  alias, 1 drivers
v000001bcbc0d0200_0 .net "imm", 31 0, v000001bcbc0cc420_0;  1 drivers
v000001bcbc0ceea0_0 .net "inst", 31 0, v000001bcbc0d1420_0;  alias, 1 drivers
v000001bcbc0d02a0_0 .net "is_branch_and_taken", 0 0, L_000001bcbc0f6f40;  alias, 1 drivers
v000001bcbc0cf080_0 .net "is_oper2_immed", 0 0, L_000001bcbc0f7e20;  alias, 1 drivers
v000001bcbc0d0340_0 .net "mem_read", 0 0, L_000001bcbc0f41d0;  alias, 1 drivers
v000001bcbc0d0700_0 .net "mem_write", 0 0, L_000001bcbc0f5030;  alias, 1 drivers
v000001bcbc0d17e0_0 .net "pc", 31 0, v000001bcbc0d1740_0;  alias, 1 drivers
v000001bcbc0d14c0_0 .net "pc_write", 0 0, v000001bcbc0ccb00_0;  alias, 1 drivers
v000001bcbc0d1880_0 .net "predicted", 0 0, L_000001bcbc0f81a0;  1 drivers
v000001bcbc0d1560_0 .net "predicted_to_EX", 0 0, v000001bcbc0cad00_0;  alias, 1 drivers
v000001bcbc0d1920_0 .net "reg_write", 0 0, L_000001bcbc0f39b0;  alias, 1 drivers
v000001bcbc0d19c0_0 .net "reg_write_from_wb", 0 0, v000001bcbc0e8010_0;  alias, 1 drivers
v000001bcbc0d1600_0 .net "rs1", 31 0, v000001bcbc0cf800_0;  alias, 1 drivers
v000001bcbc0d1a60_0 .net "rs2", 31 0, v000001bcbc0ceb80_0;  alias, 1 drivers
v000001bcbc0d16a0_0 .net "rst", 0 0, v000001bcbc0f0490_0;  alias, 1 drivers
v000001bcbc0d1380_0 .net "wr_reg_data", 31 0, L_000001bcbc1783a0;  alias, 1 drivers
L_000001bcbc0f32d0 .functor MUXZ 32, v000001bcbc0ceb80_0, v000001bcbc0cc420_0, L_000001bcbc0f7e20, C4<>;
L_000001bcbc0f3190 .part v000001bcbc0d1740_0, 0, 11;
L_000001bcbc0f1bb0 .part v000001bcbc0d1420_0, 0, 11;
L_000001bcbc0f3370 .arith/sum 11, L_000001bcbc0f3190, L_000001bcbc0f1bb0;
L_000001bcbc0f26f0 .part v000001bcbc0d1420_0, 0, 11;
L_000001bcbc0f2150 .functor MUXZ 11, L_000001bcbc0f26f0, L_000001bcbc0f3370, L_000001bcbc0f72c0, C4<>;
L_000001bcbc0f21f0 .part v000001bcbc0d1740_0, 0, 11;
L_000001bcbc0f3410 .arith/sum 11, L_000001bcbc0f21f0, L_000001bcbc1101f0;
L_000001bcbc0f23d0 .part v000001bcbc0d1740_0, 0, 11;
L_000001bcbc0f2790 .part v000001bcbc0d1420_0, 0, 11;
L_000001bcbc0f2ab0 .arith/sum 11, L_000001bcbc0f23d0, L_000001bcbc0f2790;
L_000001bcbc0f2f10 .functor MUXZ 11, L_000001bcbc0f2ab0, L_000001bcbc0f3410, L_000001bcbc0f80c0, C4<>;
L_000001bcbc0f2b50 .concat8 [ 11 21 0 0], L_000001bcbc0f2150, L_000001bcbc110238;
L_000001bcbc0f2bf0 .concat8 [ 11 21 0 0], L_000001bcbc0f2f10, L_000001bcbc110280;
S_000001bcbc0c1e50 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001bcbc0c1cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001bcbc0d20b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bcbc0d20e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bcbc0d2120 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bcbc0d2158 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bcbc0d2190 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bcbc0d21c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bcbc0d2200 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bcbc0d2238 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bcbc0d2270 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bcbc0d22a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bcbc0d22e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bcbc0d2318 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bcbc0d2350 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bcbc0d2388 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bcbc0d23c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bcbc0d23f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bcbc0d2430 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bcbc0d2468 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bcbc0d24a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bcbc0d24d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bcbc0d2510 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bcbc0d2548 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bcbc0d2580 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bcbc0d25b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bcbc0d25f0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bcbc0f7a30 .functor OR 1, L_000001bcbc0f81a0, L_000001bcbc0f2dd0, C4<0>, C4<0>;
L_000001bcbc0f6ae0 .functor OR 1, L_000001bcbc0f7a30, L_000001bcbc0f3730, C4<0>, C4<0>;
v000001bcbc0ca260_0 .net "EX1_opcode", 11 0, v000001bcbc0c3b00_0;  alias, 1 drivers
v000001bcbc0cbac0_0 .net "EX2_opcode", 11 0, v000001bcbc0c6800_0;  alias, 1 drivers
v000001bcbc0ca580_0 .net "ID_opcode", 11 0, v000001bcbc0ebf30_0;  alias, 1 drivers
v000001bcbc0cb160_0 .net "PC_src", 2 0, L_000001bcbc0f1890;  alias, 1 drivers
v000001bcbc0caf80_0 .net "Wrong_prediction", 0 0, L_000001bcbc10e4b0;  alias, 1 drivers
L_000001bcbc1103e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cb3e0_0 .net/2u *"_ivl_0", 2 0, L_000001bcbc1103e8;  1 drivers
v000001bcbc0c9fe0_0 .net *"_ivl_10", 0 0, L_000001bcbc0f1f70;  1 drivers
L_000001bcbc110508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cb480_0 .net/2u *"_ivl_12", 2 0, L_000001bcbc110508;  1 drivers
L_000001bcbc110550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cc060_0 .net/2u *"_ivl_14", 11 0, L_000001bcbc110550;  1 drivers
v000001bcbc0cabc0_0 .net *"_ivl_16", 0 0, L_000001bcbc0f2dd0;  1 drivers
v000001bcbc0cbc00_0 .net *"_ivl_19", 0 0, L_000001bcbc0f7a30;  1 drivers
L_000001bcbc110430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cc100_0 .net/2u *"_ivl_2", 11 0, L_000001bcbc110430;  1 drivers
L_000001bcbc110598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0c9e00_0 .net/2u *"_ivl_20", 11 0, L_000001bcbc110598;  1 drivers
v000001bcbc0ca1c0_0 .net *"_ivl_22", 0 0, L_000001bcbc0f3730;  1 drivers
v000001bcbc0c9ea0_0 .net *"_ivl_25", 0 0, L_000001bcbc0f6ae0;  1 drivers
L_000001bcbc1105e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001bcbc0ca300_0 .net/2u *"_ivl_26", 2 0, L_000001bcbc1105e0;  1 drivers
L_000001bcbc110628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cc2e0_0 .net/2u *"_ivl_28", 2 0, L_000001bcbc110628;  1 drivers
v000001bcbc0c9f40_0 .net *"_ivl_30", 2 0, L_000001bcbc0f16b0;  1 drivers
v000001bcbc0ca3a0_0 .net *"_ivl_32", 2 0, L_000001bcbc0f1430;  1 drivers
v000001bcbc0ca800_0 .net *"_ivl_34", 2 0, L_000001bcbc0f2d30;  1 drivers
v000001bcbc0ca8a0_0 .net *"_ivl_4", 0 0, L_000001bcbc0f1610;  1 drivers
L_000001bcbc110478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001bcbc0ca440_0 .net/2u *"_ivl_6", 2 0, L_000001bcbc110478;  1 drivers
L_000001bcbc1104c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cbca0_0 .net/2u *"_ivl_8", 11 0, L_000001bcbc1104c0;  1 drivers
v000001bcbc0cb2a0_0 .net "clk", 0 0, L_000001bcbc032330;  alias, 1 drivers
v000001bcbc0cac60_0 .net "predicted", 0 0, L_000001bcbc0f81a0;  alias, 1 drivers
v000001bcbc0cc1a0_0 .net "predicted_to_EX", 0 0, v000001bcbc0cad00_0;  alias, 1 drivers
v000001bcbc0caee0_0 .net "rst", 0 0, v000001bcbc0f0490_0;  alias, 1 drivers
v000001bcbc0cbfc0_0 .net "state", 1 0, v000001bcbc0cbd40_0;  1 drivers
L_000001bcbc0f1610 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110430;
L_000001bcbc0f1f70 .cmp/eq 12, v000001bcbc0c3b00_0, L_000001bcbc1104c0;
L_000001bcbc0f2dd0 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110550;
L_000001bcbc0f3730 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110598;
L_000001bcbc0f16b0 .functor MUXZ 3, L_000001bcbc110628, L_000001bcbc1105e0, L_000001bcbc0f6ae0, C4<>;
L_000001bcbc0f1430 .functor MUXZ 3, L_000001bcbc0f16b0, L_000001bcbc110508, L_000001bcbc0f1f70, C4<>;
L_000001bcbc0f2d30 .functor MUXZ 3, L_000001bcbc0f1430, L_000001bcbc110478, L_000001bcbc0f1610, C4<>;
L_000001bcbc0f1890 .functor MUXZ 3, L_000001bcbc0f2d30, L_000001bcbc1103e8, L_000001bcbc10e4b0, C4<>;
S_000001bcbc0c2300 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001bcbc0c1e50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001bcbc0d2630 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bcbc0d2668 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bcbc0d26a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bcbc0d26d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bcbc0d2710 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bcbc0d2748 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bcbc0d2780 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bcbc0d27b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bcbc0d27f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bcbc0d2828 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bcbc0d2860 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bcbc0d2898 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bcbc0d28d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bcbc0d2908 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bcbc0d2940 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bcbc0d2978 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bcbc0d29b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bcbc0d29e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bcbc0d2a20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bcbc0d2a58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bcbc0d2a90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bcbc0d2ac8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bcbc0d2b00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bcbc0d2b38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bcbc0d2b70 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bcbc0f7090 .functor OR 1, L_000001bcbc0f3550, L_000001bcbc0f12f0, C4<0>, C4<0>;
L_000001bcbc0f8360 .functor OR 1, L_000001bcbc0f1390, L_000001bcbc0f1570, C4<0>, C4<0>;
L_000001bcbc0f8130 .functor AND 1, L_000001bcbc0f7090, L_000001bcbc0f8360, C4<1>, C4<1>;
L_000001bcbc0f73a0 .functor NOT 1, L_000001bcbc0f8130, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f7c60 .functor OR 1, v000001bcbc0f0490_0, L_000001bcbc0f73a0, C4<0>, C4<0>;
L_000001bcbc0f81a0 .functor NOT 1, L_000001bcbc0f7c60, C4<0>, C4<0>, C4<0>;
v000001bcbc0cbe80_0 .net "EX_opcode", 11 0, v000001bcbc0c6800_0;  alias, 1 drivers
v000001bcbc0cb5c0_0 .net "ID_opcode", 11 0, v000001bcbc0ebf30_0;  alias, 1 drivers
v000001bcbc0cb7a0_0 .net "Wrong_prediction", 0 0, L_000001bcbc10e4b0;  alias, 1 drivers
L_000001bcbc1102c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cb700_0 .net/2u *"_ivl_0", 11 0, L_000001bcbc1102c8;  1 drivers
L_000001bcbc110358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001bcbc0c9b80_0 .net/2u *"_ivl_10", 1 0, L_000001bcbc110358;  1 drivers
v000001bcbc0cae40_0 .net *"_ivl_12", 0 0, L_000001bcbc0f1390;  1 drivers
L_000001bcbc1103a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001bcbc0ca9e0_0 .net/2u *"_ivl_14", 1 0, L_000001bcbc1103a0;  1 drivers
v000001bcbc0cb980_0 .net *"_ivl_16", 0 0, L_000001bcbc0f1570;  1 drivers
v000001bcbc0cb340_0 .net *"_ivl_19", 0 0, L_000001bcbc0f8360;  1 drivers
v000001bcbc0cbb60_0 .net *"_ivl_2", 0 0, L_000001bcbc0f3550;  1 drivers
v000001bcbc0cb020_0 .net *"_ivl_21", 0 0, L_000001bcbc0f8130;  1 drivers
v000001bcbc0c9d60_0 .net *"_ivl_22", 0 0, L_000001bcbc0f73a0;  1 drivers
v000001bcbc0ca120_0 .net *"_ivl_25", 0 0, L_000001bcbc0f7c60;  1 drivers
L_000001bcbc110310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cbde0_0 .net/2u *"_ivl_4", 11 0, L_000001bcbc110310;  1 drivers
v000001bcbc0cba20_0 .net *"_ivl_6", 0 0, L_000001bcbc0f12f0;  1 drivers
v000001bcbc0ca940_0 .net *"_ivl_9", 0 0, L_000001bcbc0f7090;  1 drivers
v000001bcbc0cbf20_0 .net "clk", 0 0, L_000001bcbc032330;  alias, 1 drivers
v000001bcbc0cb840_0 .net "predicted", 0 0, L_000001bcbc0f81a0;  alias, 1 drivers
v000001bcbc0cad00_0 .var "predicted_to_EX", 0 0;
v000001bcbc0c9c20_0 .net "rst", 0 0, v000001bcbc0f0490_0;  alias, 1 drivers
v000001bcbc0cbd40_0 .var "state", 1 0;
E_000001bcbc03e640 .event posedge, v000001bcbc0cbf20_0, v000001bcbc0b7270_0;
L_000001bcbc0f3550 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc1102c8;
L_000001bcbc0f12f0 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110310;
L_000001bcbc0f1390 .cmp/eq 2, v000001bcbc0cbd40_0, L_000001bcbc110358;
L_000001bcbc0f1570 .cmp/eq 2, v000001bcbc0cbd40_0, L_000001bcbc1103a0;
S_000001bcbc0c2620 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001bcbc0c1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001bcbc0dabc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bcbc0dabf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bcbc0dac30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bcbc0dac68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bcbc0daca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bcbc0dacd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bcbc0dad10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bcbc0dad48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bcbc0dad80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bcbc0dadb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bcbc0dadf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bcbc0dae28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bcbc0dae60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bcbc0dae98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bcbc0daed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bcbc0daf08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bcbc0daf40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bcbc0daf78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bcbc0dafb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bcbc0dafe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bcbc0db020 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bcbc0db058 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bcbc0db090 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bcbc0db0c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bcbc0db100 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bcbc0cb0c0_0 .net "EX1_memread", 0 0, v000001bcbc0c3a60_0;  alias, 1 drivers
v000001bcbc0cb200_0 .net "EX1_rd_ind", 4 0, v000001bcbc0c5220_0;  alias, 1 drivers
v000001bcbc0cb660_0 .net "EX1_rd_indzero", 0 0, v000001bcbc0c45a0_0;  alias, 1 drivers
v000001bcbc0cc240_0 .net "EX2_memread", 0 0, v000001bcbc0c6d00_0;  alias, 1 drivers
v000001bcbc0ca080_0 .net "EX2_rd_ind", 4 0, v000001bcbc0c5d60_0;  alias, 1 drivers
v000001bcbc0ca620_0 .net "EX2_rd_indzero", 0 0, v000001bcbc0c6ee0_0;  alias, 1 drivers
v000001bcbc0ca6c0_0 .var "ID_EX1_flush", 0 0;
v000001bcbc0ca760_0 .var "ID_EX2_flush", 0 0;
v000001bcbc0caa80_0 .net "ID_opcode", 11 0, v000001bcbc0ebf30_0;  alias, 1 drivers
v000001bcbc0cab20_0 .net "ID_rs1_ind", 4 0, v000001bcbc0ebe90_0;  alias, 1 drivers
v000001bcbc0cada0_0 .net "ID_rs2_ind", 4 0, v000001bcbc0ebfd0_0;  alias, 1 drivers
v000001bcbc0cd500_0 .var "IF_ID_Write", 0 0;
v000001bcbc0ccc40_0 .var "IF_ID_flush", 0 0;
v000001bcbc0ccb00_0 .var "PC_Write", 0 0;
v000001bcbc0cd5a0_0 .net "Wrong_prediction", 0 0, L_000001bcbc10e4b0;  alias, 1 drivers
E_000001bcbc03e680/0 .event anyedge, v000001bcbc0b88a0_0, v000001bcbc0c3a60_0, v000001bcbc0c45a0_0, v000001bcbc0c3e20_0;
E_000001bcbc03e680/1 .event anyedge, v000001bcbc0c5220_0, v000001bcbc0c4280_0, v000001bcbbfd5ef0_0, v000001bcbc0c6ee0_0;
E_000001bcbc03e680/2 .event anyedge, v000001bcbc0b73b0_0, v000001bcbc0c5720_0;
E_000001bcbc03e680 .event/or E_000001bcbc03e680/0, E_000001bcbc03e680/1, E_000001bcbc03e680/2;
S_000001bcbc0c27b0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001bcbc0c1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001bcbc0db140 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bcbc0db178 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bcbc0db1b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bcbc0db1e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bcbc0db220 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bcbc0db258 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bcbc0db290 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bcbc0db2c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bcbc0db300 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bcbc0db338 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bcbc0db370 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bcbc0db3a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bcbc0db3e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bcbc0db418 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bcbc0db450 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bcbc0db488 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bcbc0db4c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bcbc0db4f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bcbc0db530 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bcbc0db568 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bcbc0db5a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bcbc0db5d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bcbc0db610 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bcbc0db648 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bcbc0db680 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bcbc0f8210 .functor OR 1, L_000001bcbc0f2fb0, L_000001bcbc0f2e70, C4<0>, C4<0>;
L_000001bcbc0f7100 .functor OR 1, L_000001bcbc0f8210, L_000001bcbc0f34b0, C4<0>, C4<0>;
L_000001bcbc0f7250 .functor OR 1, L_000001bcbc0f7100, L_000001bcbc0f30f0, C4<0>, C4<0>;
L_000001bcbc0f7b10 .functor OR 1, L_000001bcbc0f7250, L_000001bcbc0f1070, C4<0>, C4<0>;
L_000001bcbc0f6840 .functor OR 1, L_000001bcbc0f7b10, L_000001bcbc0f3050, C4<0>, C4<0>;
L_000001bcbc0f7b80 .functor OR 1, L_000001bcbc0f6840, L_000001bcbc0f35f0, C4<0>, C4<0>;
L_000001bcbc0f7db0 .functor OR 1, L_000001bcbc0f7b80, L_000001bcbc0f3690, C4<0>, C4<0>;
L_000001bcbc0f7e20 .functor OR 1, L_000001bcbc0f7db0, L_000001bcbc0f11b0, C4<0>, C4<0>;
L_000001bcbc0f7720 .functor OR 1, L_000001bcbc0f5990, L_000001bcbc0f5c10, C4<0>, C4<0>;
L_000001bcbc0f68b0 .functor OR 1, L_000001bcbc0f7720, L_000001bcbc0f53f0, C4<0>, C4<0>;
L_000001bcbc0f7e90 .functor OR 1, L_000001bcbc0f68b0, L_000001bcbc0f3910, C4<0>, C4<0>;
L_000001bcbc0f82f0 .functor OR 1, L_000001bcbc0f7e90, L_000001bcbc0f3e10, C4<0>, C4<0>;
v000001bcbc0cd640_0 .net "ID_opcode", 11 0, v000001bcbc0ebf30_0;  alias, 1 drivers
L_000001bcbc110670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0ce0e0_0 .net/2u *"_ivl_0", 11 0, L_000001bcbc110670;  1 drivers
L_000001bcbc110700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0ccce0_0 .net/2u *"_ivl_10", 11 0, L_000001bcbc110700;  1 drivers
L_000001bcbc110bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cc740_0 .net/2u *"_ivl_102", 11 0, L_000001bcbc110bc8;  1 drivers
L_000001bcbc110c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0ccba0_0 .net/2u *"_ivl_106", 11 0, L_000001bcbc110c10;  1 drivers
v000001bcbc0cd1e0_0 .net *"_ivl_12", 0 0, L_000001bcbc0f34b0;  1 drivers
v000001bcbc0cdb40_0 .net *"_ivl_15", 0 0, L_000001bcbc0f7100;  1 drivers
L_000001bcbc110748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0ce360_0 .net/2u *"_ivl_16", 11 0, L_000001bcbc110748;  1 drivers
v000001bcbc0ccd80_0 .net *"_ivl_18", 0 0, L_000001bcbc0f30f0;  1 drivers
v000001bcbc0cdc80_0 .net *"_ivl_2", 0 0, L_000001bcbc0f2fb0;  1 drivers
v000001bcbc0cd460_0 .net *"_ivl_21", 0 0, L_000001bcbc0f7250;  1 drivers
L_000001bcbc110790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cd140_0 .net/2u *"_ivl_22", 11 0, L_000001bcbc110790;  1 drivers
v000001bcbc0ce4a0_0 .net *"_ivl_24", 0 0, L_000001bcbc0f1070;  1 drivers
v000001bcbc0cd960_0 .net *"_ivl_27", 0 0, L_000001bcbc0f7b10;  1 drivers
L_000001bcbc1107d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cde60_0 .net/2u *"_ivl_28", 11 0, L_000001bcbc1107d8;  1 drivers
v000001bcbc0ce040_0 .net *"_ivl_30", 0 0, L_000001bcbc0f3050;  1 drivers
v000001bcbc0cce20_0 .net *"_ivl_33", 0 0, L_000001bcbc0f6840;  1 drivers
L_000001bcbc110820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cc7e0_0 .net/2u *"_ivl_34", 11 0, L_000001bcbc110820;  1 drivers
v000001bcbc0ccec0_0 .net *"_ivl_36", 0 0, L_000001bcbc0f35f0;  1 drivers
v000001bcbc0ce7c0_0 .net *"_ivl_39", 0 0, L_000001bcbc0f7b80;  1 drivers
L_000001bcbc1106b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0ceae0_0 .net/2u *"_ivl_4", 11 0, L_000001bcbc1106b8;  1 drivers
L_000001bcbc110868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cd6e0_0 .net/2u *"_ivl_40", 11 0, L_000001bcbc110868;  1 drivers
v000001bcbc0cd000_0 .net *"_ivl_42", 0 0, L_000001bcbc0f3690;  1 drivers
v000001bcbc0cdd20_0 .net *"_ivl_45", 0 0, L_000001bcbc0f7db0;  1 drivers
L_000001bcbc1108b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0ce5e0_0 .net/2u *"_ivl_46", 11 0, L_000001bcbc1108b0;  1 drivers
v000001bcbc0cca60_0 .net *"_ivl_48", 0 0, L_000001bcbc0f11b0;  1 drivers
L_000001bcbc1108f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0ce860_0 .net/2u *"_ivl_52", 11 0, L_000001bcbc1108f8;  1 drivers
L_000001bcbc110940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cc880_0 .net/2u *"_ivl_56", 11 0, L_000001bcbc110940;  1 drivers
v000001bcbc0cd820_0 .net *"_ivl_6", 0 0, L_000001bcbc0f2e70;  1 drivers
L_000001bcbc110988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cc4c0_0 .net/2u *"_ivl_60", 11 0, L_000001bcbc110988;  1 drivers
L_000001bcbc1109d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cc920_0 .net/2u *"_ivl_64", 11 0, L_000001bcbc1109d0;  1 drivers
L_000001bcbc110a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0ccf60_0 .net/2u *"_ivl_68", 11 0, L_000001bcbc110a18;  1 drivers
L_000001bcbc110a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cdf00_0 .net/2u *"_ivl_72", 11 0, L_000001bcbc110a60;  1 drivers
v000001bcbc0ce720_0 .net *"_ivl_74", 0 0, L_000001bcbc0f5990;  1 drivers
L_000001bcbc110aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cd780_0 .net/2u *"_ivl_76", 11 0, L_000001bcbc110aa8;  1 drivers
v000001bcbc0ce180_0 .net *"_ivl_78", 0 0, L_000001bcbc0f5c10;  1 drivers
v000001bcbc0cdbe0_0 .net *"_ivl_81", 0 0, L_000001bcbc0f7720;  1 drivers
L_000001bcbc110af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cda00_0 .net/2u *"_ivl_82", 11 0, L_000001bcbc110af0;  1 drivers
v000001bcbc0cd0a0_0 .net *"_ivl_84", 0 0, L_000001bcbc0f53f0;  1 drivers
v000001bcbc0cd280_0 .net *"_ivl_87", 0 0, L_000001bcbc0f68b0;  1 drivers
L_000001bcbc110b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0ce220_0 .net/2u *"_ivl_88", 11 0, L_000001bcbc110b38;  1 drivers
v000001bcbc0ce900_0 .net *"_ivl_9", 0 0, L_000001bcbc0f8210;  1 drivers
v000001bcbc0cd320_0 .net *"_ivl_90", 0 0, L_000001bcbc0f3910;  1 drivers
v000001bcbc0cddc0_0 .net *"_ivl_93", 0 0, L_000001bcbc0f7e90;  1 drivers
L_000001bcbc110b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0cc9c0_0 .net/2u *"_ivl_94", 11 0, L_000001bcbc110b80;  1 drivers
v000001bcbc0cd3c0_0 .net *"_ivl_96", 0 0, L_000001bcbc0f3e10;  1 drivers
v000001bcbc0cd8c0_0 .net *"_ivl_99", 0 0, L_000001bcbc0f82f0;  1 drivers
v000001bcbc0cdaa0_0 .net "is_beq", 0 0, L_000001bcbc0f1110;  alias, 1 drivers
v000001bcbc0cdfa0_0 .net "is_bne", 0 0, L_000001bcbc0f1250;  alias, 1 drivers
v000001bcbc0ce2c0_0 .net "is_j", 0 0, L_000001bcbc0f4950;  alias, 1 drivers
v000001bcbc0ce680_0 .net "is_jal", 0 0, L_000001bcbc0f5350;  alias, 1 drivers
v000001bcbc0ce400_0 .net "is_jr", 0 0, L_000001bcbc0f14d0;  alias, 1 drivers
v000001bcbc0ce540_0 .net "is_oper2_immed", 0 0, L_000001bcbc0f7e20;  alias, 1 drivers
v000001bcbc0ce9a0_0 .net "memread", 0 0, L_000001bcbc0f41d0;  alias, 1 drivers
v000001bcbc0cea40_0 .net "memwrite", 0 0, L_000001bcbc0f5030;  alias, 1 drivers
v000001bcbc0cc380_0 .net "regwrite", 0 0, L_000001bcbc0f39b0;  alias, 1 drivers
L_000001bcbc0f2fb0 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110670;
L_000001bcbc0f2e70 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc1106b8;
L_000001bcbc0f34b0 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110700;
L_000001bcbc0f30f0 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110748;
L_000001bcbc0f1070 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110790;
L_000001bcbc0f3050 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc1107d8;
L_000001bcbc0f35f0 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110820;
L_000001bcbc0f3690 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110868;
L_000001bcbc0f11b0 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc1108b0;
L_000001bcbc0f1110 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc1108f8;
L_000001bcbc0f1250 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110940;
L_000001bcbc0f14d0 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110988;
L_000001bcbc0f5350 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc1109d0;
L_000001bcbc0f4950 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110a18;
L_000001bcbc0f5990 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110a60;
L_000001bcbc0f5c10 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110aa8;
L_000001bcbc0f53f0 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110af0;
L_000001bcbc0f3910 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110b38;
L_000001bcbc0f3e10 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110b80;
L_000001bcbc0f39b0 .reduce/nor L_000001bcbc0f82f0;
L_000001bcbc0f41d0 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110bc8;
L_000001bcbc0f5030 .cmp/eq 12, v000001bcbc0ebf30_0, L_000001bcbc110c10;
S_000001bcbc0c1680 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001bcbc0c1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001bcbc0db6c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bcbc0db6f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bcbc0db730 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bcbc0db768 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bcbc0db7a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bcbc0db7d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bcbc0db810 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bcbc0db848 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bcbc0db880 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bcbc0db8b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bcbc0db8f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bcbc0db928 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bcbc0db960 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bcbc0db998 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bcbc0db9d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bcbc0dba08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bcbc0dba40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bcbc0dba78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bcbc0dbab0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bcbc0dbae8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bcbc0dbb20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bcbc0dbb58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bcbc0dbb90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bcbc0dbbc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bcbc0dbc00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bcbc0cc420_0 .var "Immed", 31 0;
v000001bcbc0cc560_0 .net "Inst", 31 0, v000001bcbc0d1420_0;  alias, 1 drivers
v000001bcbc0cc600_0 .net "opcode", 11 0, v000001bcbc0ebf30_0;  alias, 1 drivers
E_000001bcbc03e180 .event anyedge, v000001bcbc0c5720_0, v000001bcbc0cc560_0;
S_000001bcbc0c1040 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001bcbc0c1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001bcbc0cf800_0 .var "Read_data1", 31 0;
v000001bcbc0ceb80_0 .var "Read_data2", 31 0;
v000001bcbc0d0ac0_0 .net "Read_reg1", 4 0, v000001bcbc0ebe90_0;  alias, 1 drivers
v000001bcbc0d0980_0 .net "Read_reg2", 4 0, v000001bcbc0ebfd0_0;  alias, 1 drivers
v000001bcbc0d1100_0 .net "Write_data", 31 0, L_000001bcbc1783a0;  alias, 1 drivers
v000001bcbc0d0d40_0 .net "Write_en", 0 0, v000001bcbc0e8010_0;  alias, 1 drivers
v000001bcbc0d08e0_0 .net "Write_reg", 4 0, v000001bcbc0e7890_0;  alias, 1 drivers
v000001bcbc0cf120_0 .net "clk", 0 0, L_000001bcbc032330;  alias, 1 drivers
v000001bcbc0cfc60_0 .var/i "i", 31 0;
v000001bcbc0d0b60 .array "reg_file", 0 31, 31 0;
v000001bcbc0cf3a0_0 .net "rst", 0 0, v000001bcbc0f0490_0;  alias, 1 drivers
E_000001bcbc03dac0 .event posedge, v000001bcbc0cbf20_0;
S_000001bcbc0c1360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001bcbc0c1040;
 .timescale 0 0;
v000001bcbc0cec20_0 .var/i "i", 31 0;
S_000001bcbc0c2940 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001bcbc0dbc40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bcbc0dbc78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bcbc0dbcb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bcbc0dbce8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bcbc0dbd20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bcbc0dbd58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bcbc0dbd90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bcbc0dbdc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bcbc0dbe00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bcbc0dbe38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bcbc0dbe70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bcbc0dbea8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bcbc0dbee0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bcbc0dbf18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bcbc0dbf50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bcbc0dbf88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bcbc0dbfc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bcbc0dbff8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bcbc0dc030 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bcbc0dc068 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bcbc0dc0a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bcbc0dc0d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bcbc0dc110 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bcbc0dc148 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bcbc0dc180 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bcbc0d1420_0 .var "ID_INST", 31 0;
v000001bcbc0d1740_0 .var "ID_PC", 31 0;
v000001bcbc0ebf30_0 .var "ID_opcode", 11 0;
v000001bcbc0eba30_0 .var "ID_rd_ind", 4 0;
v000001bcbc0ebe90_0 .var "ID_rs1_ind", 4 0;
v000001bcbc0ebfd0_0 .var "ID_rs2_ind", 4 0;
v000001bcbc0ebad0_0 .net "IF_FLUSH", 0 0, v000001bcbc0ccc40_0;  alias, 1 drivers
v000001bcbc0ec070_0 .net "IF_INST", 31 0, L_000001bcbc0f6fb0;  alias, 1 drivers
v000001bcbc0ebb70_0 .net "IF_PC", 31 0, v000001bcbc0e65d0_0;  alias, 1 drivers
v000001bcbc0ebc10_0 .net "clk", 0 0, L_000001bcbc0f74f0;  1 drivers
v000001bcbc0ebcb0_0 .net "if_id_Write", 0 0, v000001bcbc0cd500_0;  alias, 1 drivers
v000001bcbc0ebd50_0 .net "rst", 0 0, v000001bcbc0f0490_0;  alias, 1 drivers
E_000001bcbc03e1c0 .event posedge, v000001bcbc0b7270_0, v000001bcbc0ebc10_0;
S_000001bcbc0c11d0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001bcbc0e81f0_0 .net "EX1_PFC", 31 0, L_000001bcbc0f4f90;  alias, 1 drivers
v000001bcbc0e74d0_0 .net "EX2_PFC", 31 0, v000001bcbc0c6620_0;  alias, 1 drivers
v000001bcbc0e86f0_0 .net "ID_PFC", 31 0, L_000001bcbc0f2b50;  alias, 1 drivers
v000001bcbc0e8790_0 .net "PC_src", 2 0, L_000001bcbc0f1890;  alias, 1 drivers
v000001bcbc0e7390_0 .net "PC_write", 0 0, v000001bcbc0ccb00_0;  alias, 1 drivers
L_000001bcbc110088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bcbc0e8a10_0 .net/2u *"_ivl_0", 31 0, L_000001bcbc110088;  1 drivers
v000001bcbc0e8c90_0 .net "clk", 0 0, L_000001bcbc032330;  alias, 1 drivers
v000001bcbc0e7bb0_0 .net "inst", 31 0, L_000001bcbc0f6fb0;  alias, 1 drivers
v000001bcbc0e7610_0 .net "inst_mem_in", 31 0, v000001bcbc0e65d0_0;  alias, 1 drivers
v000001bcbc0e8d30_0 .net "pc_reg_in", 31 0, L_000001bcbc0f7f00;  1 drivers
v000001bcbc0e7cf0_0 .net "rst", 0 0, v000001bcbc0f0490_0;  alias, 1 drivers
L_000001bcbc0f2650 .arith/sum 32, v000001bcbc0e65d0_0, L_000001bcbc110088;
S_000001bcbc0c1fe0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001bcbc0c11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001bcbc0f6fb0 .functor BUFZ 32, L_000001bcbc0f1750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bcbc0ebdf0_0 .net "Data_Out", 31 0, L_000001bcbc0f6fb0;  alias, 1 drivers
v000001bcbc0e67b0 .array "InstMem", 2047 0, 31 0;
v000001bcbc0e6030_0 .net *"_ivl_0", 31 0, L_000001bcbc0f1750;  1 drivers
v000001bcbc0e6490_0 .net *"_ivl_3", 10 0, L_000001bcbc0f25b0;  1 drivers
v000001bcbc0e63f0_0 .net *"_ivl_4", 12 0, L_000001bcbc0f3230;  1 drivers
L_000001bcbc1101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bcbc0e6530_0 .net *"_ivl_7", 1 0, L_000001bcbc1101a8;  1 drivers
v000001bcbc0e5310_0 .net "addr", 31 0, v000001bcbc0e65d0_0;  alias, 1 drivers
v000001bcbc0e45f0_0 .net "clk", 0 0, L_000001bcbc032330;  alias, 1 drivers
v000001bcbc0e5a90_0 .var/i "i", 31 0;
L_000001bcbc0f1750 .array/port v000001bcbc0e67b0, L_000001bcbc0f3230;
L_000001bcbc0f25b0 .part v000001bcbc0e65d0_0, 0, 11;
L_000001bcbc0f3230 .concat [ 11 2 0 0], L_000001bcbc0f25b0, L_000001bcbc1101a8;
S_000001bcbc0c19a0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001bcbc0c11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001bcbc03e880 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001bcbc0e53b0_0 .net "DataIn", 31 0, L_000001bcbc0f7f00;  alias, 1 drivers
v000001bcbc0e65d0_0 .var "DataOut", 31 0;
v000001bcbc0e4d70_0 .net "PC_Write", 0 0, v000001bcbc0ccb00_0;  alias, 1 drivers
v000001bcbc0e4a50_0 .net "clk", 0 0, L_000001bcbc032330;  alias, 1 drivers
v000001bcbc0e5ef0_0 .net "rst", 0 0, v000001bcbc0f0490_0;  alias, 1 drivers
S_000001bcbc0c2170 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001bcbc0c11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001bcbc03dcc0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001bcbc0337c0 .functor NOT 1, L_000001bcbc0f2a10, C4<0>, C4<0>, C4<0>;
L_000001bcbc033670 .functor NOT 1, L_000001bcbc0f2c90, C4<0>, C4<0>, C4<0>;
L_000001bcbc0336e0 .functor AND 1, L_000001bcbc0337c0, L_000001bcbc033670, C4<1>, C4<1>;
L_000001bcbbfcd810 .functor NOT 1, L_000001bcbc0f2830, C4<0>, C4<0>, C4<0>;
L_000001bcbbfcd3b0 .functor AND 1, L_000001bcbc0336e0, L_000001bcbbfcd810, C4<1>, C4<1>;
L_000001bcbbfcd880 .functor AND 32, L_000001bcbc0f28d0, L_000001bcbc0f2650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbbfcd8f0 .functor NOT 1, L_000001bcbc0f17f0, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f7fe0 .functor NOT 1, L_000001bcbc0f1b10, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f67d0 .functor AND 1, L_000001bcbbfcd8f0, L_000001bcbc0f7fe0, C4<1>, C4<1>;
L_000001bcbc0f75d0 .functor AND 1, L_000001bcbc0f67d0, L_000001bcbc0f1e30, C4<1>, C4<1>;
L_000001bcbc0f7d40 .functor AND 32, L_000001bcbc0f20b0, L_000001bcbc0f2b50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc0f6a00 .functor OR 32, L_000001bcbbfcd880, L_000001bcbc0f7d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bcbc0f78e0 .functor NOT 1, L_000001bcbc0f2010, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f6bc0 .functor AND 1, L_000001bcbc0f78e0, L_000001bcbc0f0fd0, C4<1>, C4<1>;
L_000001bcbc0f7640 .functor NOT 1, L_000001bcbc0f1cf0, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f7800 .functor AND 1, L_000001bcbc0f6bc0, L_000001bcbc0f7640, C4<1>, C4<1>;
L_000001bcbc0f6c30 .functor AND 32, L_000001bcbc0f2290, v000001bcbc0e65d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc0f6ca0 .functor OR 32, L_000001bcbc0f6a00, L_000001bcbc0f6c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bcbc0f7870 .functor NOT 1, L_000001bcbc0f19d0, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f7950 .functor AND 1, L_000001bcbc0f7870, L_000001bcbc0f1930, C4<1>, C4<1>;
L_000001bcbc0f6a70 .functor AND 1, L_000001bcbc0f7950, L_000001bcbc0f2970, C4<1>, C4<1>;
L_000001bcbc0f76b0 .functor AND 32, L_000001bcbc0f1a70, L_000001bcbc0f4f90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc0f8280 .functor OR 32, L_000001bcbc0f6ca0, L_000001bcbc0f76b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bcbc0f7020 .functor NOT 1, L_000001bcbc0f2330, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f79c0 .functor AND 1, L_000001bcbc0f1d90, L_000001bcbc0f7020, C4<1>, C4<1>;
L_000001bcbc0f6ed0 .functor NOT 1, L_000001bcbc0f2470, C4<0>, C4<0>, C4<0>;
L_000001bcbc0f8050 .functor AND 1, L_000001bcbc0f79c0, L_000001bcbc0f6ed0, C4<1>, C4<1>;
L_000001bcbc0f7330 .functor AND 32, L_000001bcbc0f1ed0, v000001bcbc0c6620_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc0f7f00 .functor OR 32, L_000001bcbc0f8280, L_000001bcbc0f7330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bcbc0e4e10_0 .net *"_ivl_1", 0 0, L_000001bcbc0f2a10;  1 drivers
v000001bcbc0e5770_0 .net *"_ivl_11", 0 0, L_000001bcbc0f2830;  1 drivers
v000001bcbc0e5270_0 .net *"_ivl_12", 0 0, L_000001bcbbfcd810;  1 drivers
v000001bcbc0e6990_0 .net *"_ivl_14", 0 0, L_000001bcbbfcd3b0;  1 drivers
v000001bcbc0e4550_0 .net *"_ivl_16", 31 0, L_000001bcbc0f28d0;  1 drivers
v000001bcbc0e47d0_0 .net *"_ivl_18", 31 0, L_000001bcbbfcd880;  1 drivers
v000001bcbc0e4eb0_0 .net *"_ivl_2", 0 0, L_000001bcbc0337c0;  1 drivers
v000001bcbc0e4f50_0 .net *"_ivl_21", 0 0, L_000001bcbc0f17f0;  1 drivers
v000001bcbc0e5630_0 .net *"_ivl_22", 0 0, L_000001bcbbfcd8f0;  1 drivers
v000001bcbc0e5c70_0 .net *"_ivl_25", 0 0, L_000001bcbc0f1b10;  1 drivers
v000001bcbc0e5450_0 .net *"_ivl_26", 0 0, L_000001bcbc0f7fe0;  1 drivers
v000001bcbc0e6670_0 .net *"_ivl_28", 0 0, L_000001bcbc0f67d0;  1 drivers
v000001bcbc0e6710_0 .net *"_ivl_31", 0 0, L_000001bcbc0f1e30;  1 drivers
v000001bcbc0e4ff0_0 .net *"_ivl_32", 0 0, L_000001bcbc0f75d0;  1 drivers
v000001bcbc0e4af0_0 .net *"_ivl_34", 31 0, L_000001bcbc0f20b0;  1 drivers
v000001bcbc0e49b0_0 .net *"_ivl_36", 31 0, L_000001bcbc0f7d40;  1 drivers
v000001bcbc0e5b30_0 .net *"_ivl_38", 31 0, L_000001bcbc0f6a00;  1 drivers
v000001bcbc0e5090_0 .net *"_ivl_41", 0 0, L_000001bcbc0f2010;  1 drivers
v000001bcbc0e4410_0 .net *"_ivl_42", 0 0, L_000001bcbc0f78e0;  1 drivers
v000001bcbc0e60d0_0 .net *"_ivl_45", 0 0, L_000001bcbc0f0fd0;  1 drivers
v000001bcbc0e5130_0 .net *"_ivl_46", 0 0, L_000001bcbc0f6bc0;  1 drivers
v000001bcbc0e54f0_0 .net *"_ivl_49", 0 0, L_000001bcbc0f1cf0;  1 drivers
v000001bcbc0e6210_0 .net *"_ivl_5", 0 0, L_000001bcbc0f2c90;  1 drivers
v000001bcbc0e62b0_0 .net *"_ivl_50", 0 0, L_000001bcbc0f7640;  1 drivers
v000001bcbc0e5d10_0 .net *"_ivl_52", 0 0, L_000001bcbc0f7800;  1 drivers
v000001bcbc0e5f90_0 .net *"_ivl_54", 31 0, L_000001bcbc0f2290;  1 drivers
v000001bcbc0e6850_0 .net *"_ivl_56", 31 0, L_000001bcbc0f6c30;  1 drivers
v000001bcbc0e68f0_0 .net *"_ivl_58", 31 0, L_000001bcbc0f6ca0;  1 drivers
v000001bcbc0e4910_0 .net *"_ivl_6", 0 0, L_000001bcbc033670;  1 drivers
v000001bcbc0e4230_0 .net *"_ivl_61", 0 0, L_000001bcbc0f19d0;  1 drivers
v000001bcbc0e5590_0 .net *"_ivl_62", 0 0, L_000001bcbc0f7870;  1 drivers
v000001bcbc0e51d0_0 .net *"_ivl_65", 0 0, L_000001bcbc0f1930;  1 drivers
v000001bcbc0e56d0_0 .net *"_ivl_66", 0 0, L_000001bcbc0f7950;  1 drivers
v000001bcbc0e5810_0 .net *"_ivl_69", 0 0, L_000001bcbc0f2970;  1 drivers
v000001bcbc0e42d0_0 .net *"_ivl_70", 0 0, L_000001bcbc0f6a70;  1 drivers
v000001bcbc0e4690_0 .net *"_ivl_72", 31 0, L_000001bcbc0f1a70;  1 drivers
v000001bcbc0e58b0_0 .net *"_ivl_74", 31 0, L_000001bcbc0f76b0;  1 drivers
v000001bcbc0e4c30_0 .net *"_ivl_76", 31 0, L_000001bcbc0f8280;  1 drivers
v000001bcbc0e4870_0 .net *"_ivl_79", 0 0, L_000001bcbc0f1d90;  1 drivers
v000001bcbc0e5950_0 .net *"_ivl_8", 0 0, L_000001bcbc0336e0;  1 drivers
v000001bcbc0e59f0_0 .net *"_ivl_81", 0 0, L_000001bcbc0f2330;  1 drivers
v000001bcbc0e5bd0_0 .net *"_ivl_82", 0 0, L_000001bcbc0f7020;  1 drivers
v000001bcbc0e5db0_0 .net *"_ivl_84", 0 0, L_000001bcbc0f79c0;  1 drivers
v000001bcbc0e5e50_0 .net *"_ivl_87", 0 0, L_000001bcbc0f2470;  1 drivers
v000001bcbc0e4730_0 .net *"_ivl_88", 0 0, L_000001bcbc0f6ed0;  1 drivers
v000001bcbc0e6170_0 .net *"_ivl_90", 0 0, L_000001bcbc0f8050;  1 drivers
v000001bcbc0e6350_0 .net *"_ivl_92", 31 0, L_000001bcbc0f1ed0;  1 drivers
v000001bcbc0e4370_0 .net *"_ivl_94", 31 0, L_000001bcbc0f7330;  1 drivers
v000001bcbc0e44b0_0 .net "ina", 31 0, L_000001bcbc0f2650;  1 drivers
v000001bcbc0e4b90_0 .net "inb", 31 0, L_000001bcbc0f2b50;  alias, 1 drivers
v000001bcbc0e4cd0_0 .net "inc", 31 0, v000001bcbc0e65d0_0;  alias, 1 drivers
v000001bcbc0e6e90_0 .net "ind", 31 0, L_000001bcbc0f4f90;  alias, 1 drivers
v000001bcbc0e6c10_0 .net "ine", 31 0, v000001bcbc0c6620_0;  alias, 1 drivers
L_000001bcbc1100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0e7570_0 .net "inf", 31 0, L_000001bcbc1100d0;  1 drivers
L_000001bcbc110118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0e72f0_0 .net "ing", 31 0, L_000001bcbc110118;  1 drivers
L_000001bcbc110160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bcbc0e8bf0_0 .net "inh", 31 0, L_000001bcbc110160;  1 drivers
v000001bcbc0e6a30_0 .net "out", 31 0, L_000001bcbc0f7f00;  alias, 1 drivers
v000001bcbc0e8290_0 .net "sel", 2 0, L_000001bcbc0f1890;  alias, 1 drivers
L_000001bcbc0f2a10 .part L_000001bcbc0f1890, 2, 1;
L_000001bcbc0f2c90 .part L_000001bcbc0f1890, 1, 1;
L_000001bcbc0f2830 .part L_000001bcbc0f1890, 0, 1;
LS_000001bcbc0f28d0_0_0 .concat [ 1 1 1 1], L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0;
LS_000001bcbc0f28d0_0_4 .concat [ 1 1 1 1], L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0;
LS_000001bcbc0f28d0_0_8 .concat [ 1 1 1 1], L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0;
LS_000001bcbc0f28d0_0_12 .concat [ 1 1 1 1], L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0;
LS_000001bcbc0f28d0_0_16 .concat [ 1 1 1 1], L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0;
LS_000001bcbc0f28d0_0_20 .concat [ 1 1 1 1], L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0;
LS_000001bcbc0f28d0_0_24 .concat [ 1 1 1 1], L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0;
LS_000001bcbc0f28d0_0_28 .concat [ 1 1 1 1], L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0, L_000001bcbbfcd3b0;
LS_000001bcbc0f28d0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f28d0_0_0, LS_000001bcbc0f28d0_0_4, LS_000001bcbc0f28d0_0_8, LS_000001bcbc0f28d0_0_12;
LS_000001bcbc0f28d0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f28d0_0_16, LS_000001bcbc0f28d0_0_20, LS_000001bcbc0f28d0_0_24, LS_000001bcbc0f28d0_0_28;
L_000001bcbc0f28d0 .concat [ 16 16 0 0], LS_000001bcbc0f28d0_1_0, LS_000001bcbc0f28d0_1_4;
L_000001bcbc0f17f0 .part L_000001bcbc0f1890, 2, 1;
L_000001bcbc0f1b10 .part L_000001bcbc0f1890, 1, 1;
L_000001bcbc0f1e30 .part L_000001bcbc0f1890, 0, 1;
LS_000001bcbc0f20b0_0_0 .concat [ 1 1 1 1], L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0;
LS_000001bcbc0f20b0_0_4 .concat [ 1 1 1 1], L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0;
LS_000001bcbc0f20b0_0_8 .concat [ 1 1 1 1], L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0;
LS_000001bcbc0f20b0_0_12 .concat [ 1 1 1 1], L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0;
LS_000001bcbc0f20b0_0_16 .concat [ 1 1 1 1], L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0;
LS_000001bcbc0f20b0_0_20 .concat [ 1 1 1 1], L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0;
LS_000001bcbc0f20b0_0_24 .concat [ 1 1 1 1], L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0;
LS_000001bcbc0f20b0_0_28 .concat [ 1 1 1 1], L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0, L_000001bcbc0f75d0;
LS_000001bcbc0f20b0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f20b0_0_0, LS_000001bcbc0f20b0_0_4, LS_000001bcbc0f20b0_0_8, LS_000001bcbc0f20b0_0_12;
LS_000001bcbc0f20b0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f20b0_0_16, LS_000001bcbc0f20b0_0_20, LS_000001bcbc0f20b0_0_24, LS_000001bcbc0f20b0_0_28;
L_000001bcbc0f20b0 .concat [ 16 16 0 0], LS_000001bcbc0f20b0_1_0, LS_000001bcbc0f20b0_1_4;
L_000001bcbc0f2010 .part L_000001bcbc0f1890, 2, 1;
L_000001bcbc0f0fd0 .part L_000001bcbc0f1890, 1, 1;
L_000001bcbc0f1cf0 .part L_000001bcbc0f1890, 0, 1;
LS_000001bcbc0f2290_0_0 .concat [ 1 1 1 1], L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800;
LS_000001bcbc0f2290_0_4 .concat [ 1 1 1 1], L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800;
LS_000001bcbc0f2290_0_8 .concat [ 1 1 1 1], L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800;
LS_000001bcbc0f2290_0_12 .concat [ 1 1 1 1], L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800;
LS_000001bcbc0f2290_0_16 .concat [ 1 1 1 1], L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800;
LS_000001bcbc0f2290_0_20 .concat [ 1 1 1 1], L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800;
LS_000001bcbc0f2290_0_24 .concat [ 1 1 1 1], L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800;
LS_000001bcbc0f2290_0_28 .concat [ 1 1 1 1], L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800, L_000001bcbc0f7800;
LS_000001bcbc0f2290_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f2290_0_0, LS_000001bcbc0f2290_0_4, LS_000001bcbc0f2290_0_8, LS_000001bcbc0f2290_0_12;
LS_000001bcbc0f2290_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f2290_0_16, LS_000001bcbc0f2290_0_20, LS_000001bcbc0f2290_0_24, LS_000001bcbc0f2290_0_28;
L_000001bcbc0f2290 .concat [ 16 16 0 0], LS_000001bcbc0f2290_1_0, LS_000001bcbc0f2290_1_4;
L_000001bcbc0f19d0 .part L_000001bcbc0f1890, 2, 1;
L_000001bcbc0f1930 .part L_000001bcbc0f1890, 1, 1;
L_000001bcbc0f2970 .part L_000001bcbc0f1890, 0, 1;
LS_000001bcbc0f1a70_0_0 .concat [ 1 1 1 1], L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70;
LS_000001bcbc0f1a70_0_4 .concat [ 1 1 1 1], L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70;
LS_000001bcbc0f1a70_0_8 .concat [ 1 1 1 1], L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70;
LS_000001bcbc0f1a70_0_12 .concat [ 1 1 1 1], L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70;
LS_000001bcbc0f1a70_0_16 .concat [ 1 1 1 1], L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70;
LS_000001bcbc0f1a70_0_20 .concat [ 1 1 1 1], L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70;
LS_000001bcbc0f1a70_0_24 .concat [ 1 1 1 1], L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70;
LS_000001bcbc0f1a70_0_28 .concat [ 1 1 1 1], L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70, L_000001bcbc0f6a70;
LS_000001bcbc0f1a70_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f1a70_0_0, LS_000001bcbc0f1a70_0_4, LS_000001bcbc0f1a70_0_8, LS_000001bcbc0f1a70_0_12;
LS_000001bcbc0f1a70_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f1a70_0_16, LS_000001bcbc0f1a70_0_20, LS_000001bcbc0f1a70_0_24, LS_000001bcbc0f1a70_0_28;
L_000001bcbc0f1a70 .concat [ 16 16 0 0], LS_000001bcbc0f1a70_1_0, LS_000001bcbc0f1a70_1_4;
L_000001bcbc0f1d90 .part L_000001bcbc0f1890, 2, 1;
L_000001bcbc0f2330 .part L_000001bcbc0f1890, 1, 1;
L_000001bcbc0f2470 .part L_000001bcbc0f1890, 0, 1;
LS_000001bcbc0f1ed0_0_0 .concat [ 1 1 1 1], L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050;
LS_000001bcbc0f1ed0_0_4 .concat [ 1 1 1 1], L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050;
LS_000001bcbc0f1ed0_0_8 .concat [ 1 1 1 1], L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050;
LS_000001bcbc0f1ed0_0_12 .concat [ 1 1 1 1], L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050;
LS_000001bcbc0f1ed0_0_16 .concat [ 1 1 1 1], L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050;
LS_000001bcbc0f1ed0_0_20 .concat [ 1 1 1 1], L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050;
LS_000001bcbc0f1ed0_0_24 .concat [ 1 1 1 1], L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050;
LS_000001bcbc0f1ed0_0_28 .concat [ 1 1 1 1], L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050, L_000001bcbc0f8050;
LS_000001bcbc0f1ed0_1_0 .concat [ 4 4 4 4], LS_000001bcbc0f1ed0_0_0, LS_000001bcbc0f1ed0_0_4, LS_000001bcbc0f1ed0_0_8, LS_000001bcbc0f1ed0_0_12;
LS_000001bcbc0f1ed0_1_4 .concat [ 4 4 4 4], LS_000001bcbc0f1ed0_0_16, LS_000001bcbc0f1ed0_0_20, LS_000001bcbc0f1ed0_0_24, LS_000001bcbc0f1ed0_0_28;
L_000001bcbc0f1ed0 .concat [ 16 16 0 0], LS_000001bcbc0f1ed0_1_0, LS_000001bcbc0f1ed0_1_4;
S_000001bcbc0c14f0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001bcbc0e7430_0 .net "Write_Data", 31 0, v000001bcbc0b6b90_0;  alias, 1 drivers
v000001bcbc0e76b0_0 .net "addr", 31 0, v000001bcbc0b6410_0;  alias, 1 drivers
v000001bcbc0e8830_0 .net "clk", 0 0, L_000001bcbc032330;  alias, 1 drivers
v000001bcbc0e8ab0_0 .net "mem_out", 31 0, v000001bcbc0e7070_0;  alias, 1 drivers
v000001bcbc0e7750_0 .net "mem_read", 0 0, v000001bcbc0b7450_0;  alias, 1 drivers
v000001bcbc0e6ad0_0 .net "mem_write", 0 0, v000001bcbc0b5e70_0;  alias, 1 drivers
S_000001bcbc0c2ad0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001bcbc0c14f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001bcbc0e8150 .array "DataMem", 2047 0, 31 0;
v000001bcbc0e8330_0 .net "Data_In", 31 0, v000001bcbc0b6b90_0;  alias, 1 drivers
v000001bcbc0e7070_0 .var "Data_Out", 31 0;
v000001bcbc0e8fb0_0 .net "Write_en", 0 0, v000001bcbc0b5e70_0;  alias, 1 drivers
v000001bcbc0e83d0_0 .net "addr", 31 0, v000001bcbc0b6410_0;  alias, 1 drivers
v000001bcbc0e7930_0 .net "clk", 0 0, L_000001bcbc032330;  alias, 1 drivers
v000001bcbc0e8dd0_0 .var/i "i", 31 0;
S_000001bcbc0c2df0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001bcbc0ee1f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bcbc0ee228 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bcbc0ee260 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bcbc0ee298 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bcbc0ee2d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bcbc0ee308 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bcbc0ee340 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bcbc0ee378 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bcbc0ee3b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bcbc0ee3e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bcbc0ee420 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bcbc0ee458 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bcbc0ee490 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bcbc0ee4c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bcbc0ee500 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bcbc0ee538 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bcbc0ee570 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bcbc0ee5a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bcbc0ee5e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bcbc0ee618 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bcbc0ee650 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bcbc0ee688 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bcbc0ee6c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bcbc0ee6f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bcbc0ee730 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bcbc0e6f30_0 .net "MEM_ALU_OUT", 31 0, v000001bcbc0b6410_0;  alias, 1 drivers
v000001bcbc0e8e70_0 .net "MEM_Data_mem_out", 31 0, v000001bcbc0e7070_0;  alias, 1 drivers
v000001bcbc0e8f10_0 .net "MEM_memread", 0 0, v000001bcbc0b7450_0;  alias, 1 drivers
v000001bcbc0e77f0_0 .net "MEM_opcode", 11 0, v000001bcbc0b5f10_0;  alias, 1 drivers
v000001bcbc0e6cb0_0 .net "MEM_rd_ind", 4 0, v000001bcbc0b6730_0;  alias, 1 drivers
v000001bcbc0e8650_0 .net "MEM_rd_indzero", 0 0, v000001bcbc0b6910_0;  alias, 1 drivers
v000001bcbc0e6d50_0 .net "MEM_regwrite", 0 0, v000001bcbc0b5fb0_0;  alias, 1 drivers
v000001bcbc0e8470_0 .var "WB_ALU_OUT", 31 0;
v000001bcbc0e8510_0 .var "WB_Data_mem_out", 31 0;
v000001bcbc0e7b10_0 .var "WB_memread", 0 0;
v000001bcbc0e7890_0 .var "WB_rd_ind", 4 0;
v000001bcbc0e8b50_0 .var "WB_rd_indzero", 0 0;
v000001bcbc0e8010_0 .var "WB_regwrite", 0 0;
v000001bcbc0e85b0_0 .net "clk", 0 0, L_000001bcbc10e590;  1 drivers
v000001bcbc0e7250_0 .var "hlt", 0 0;
v000001bcbc0e9050_0 .net "rst", 0 0, v000001bcbc0f0490_0;  alias, 1 drivers
E_000001bcbc03e280 .event posedge, v000001bcbc0b7270_0, v000001bcbc0e85b0_0;
S_000001bcbc0c2c60 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001bcbbe6a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001bcbc10e280 .functor AND 32, v000001bcbc0e8510_0, L_000001bcbc165210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc10e2f0 .functor NOT 1, v000001bcbc0e7b10_0, C4<0>, C4<0>, C4<0>;
L_000001bcbc10e360 .functor AND 32, v000001bcbc0e8470_0, L_000001bcbc166ed0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bcbc1783a0 .functor OR 32, L_000001bcbc10e280, L_000001bcbc10e360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bcbc0e79d0_0 .net "Write_Data_RegFile", 31 0, L_000001bcbc1783a0;  alias, 1 drivers
v000001bcbc0e88d0_0 .net *"_ivl_0", 31 0, L_000001bcbc165210;  1 drivers
v000001bcbc0e6df0_0 .net *"_ivl_2", 31 0, L_000001bcbc10e280;  1 drivers
v000001bcbc0e7a70_0 .net *"_ivl_4", 0 0, L_000001bcbc10e2f0;  1 drivers
v000001bcbc0e90f0_0 .net *"_ivl_6", 31 0, L_000001bcbc166ed0;  1 drivers
v000001bcbc0e7c50_0 .net *"_ivl_8", 31 0, L_000001bcbc10e360;  1 drivers
v000001bcbc0e8970_0 .net "alu_out", 31 0, v000001bcbc0e8470_0;  alias, 1 drivers
v000001bcbc0e9190_0 .net "mem_out", 31 0, v000001bcbc0e8510_0;  alias, 1 drivers
v000001bcbc0e6b70_0 .net "mem_read", 0 0, v000001bcbc0e7b10_0;  alias, 1 drivers
LS_000001bcbc165210_0_0 .concat [ 1 1 1 1], v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0;
LS_000001bcbc165210_0_4 .concat [ 1 1 1 1], v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0;
LS_000001bcbc165210_0_8 .concat [ 1 1 1 1], v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0;
LS_000001bcbc165210_0_12 .concat [ 1 1 1 1], v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0;
LS_000001bcbc165210_0_16 .concat [ 1 1 1 1], v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0;
LS_000001bcbc165210_0_20 .concat [ 1 1 1 1], v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0;
LS_000001bcbc165210_0_24 .concat [ 1 1 1 1], v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0;
LS_000001bcbc165210_0_28 .concat [ 1 1 1 1], v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0, v000001bcbc0e7b10_0;
LS_000001bcbc165210_1_0 .concat [ 4 4 4 4], LS_000001bcbc165210_0_0, LS_000001bcbc165210_0_4, LS_000001bcbc165210_0_8, LS_000001bcbc165210_0_12;
LS_000001bcbc165210_1_4 .concat [ 4 4 4 4], LS_000001bcbc165210_0_16, LS_000001bcbc165210_0_20, LS_000001bcbc165210_0_24, LS_000001bcbc165210_0_28;
L_000001bcbc165210 .concat [ 16 16 0 0], LS_000001bcbc165210_1_0, LS_000001bcbc165210_1_4;
LS_000001bcbc166ed0_0_0 .concat [ 1 1 1 1], L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0;
LS_000001bcbc166ed0_0_4 .concat [ 1 1 1 1], L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0;
LS_000001bcbc166ed0_0_8 .concat [ 1 1 1 1], L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0;
LS_000001bcbc166ed0_0_12 .concat [ 1 1 1 1], L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0;
LS_000001bcbc166ed0_0_16 .concat [ 1 1 1 1], L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0;
LS_000001bcbc166ed0_0_20 .concat [ 1 1 1 1], L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0;
LS_000001bcbc166ed0_0_24 .concat [ 1 1 1 1], L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0;
LS_000001bcbc166ed0_0_28 .concat [ 1 1 1 1], L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0, L_000001bcbc10e2f0;
LS_000001bcbc166ed0_1_0 .concat [ 4 4 4 4], LS_000001bcbc166ed0_0_0, LS_000001bcbc166ed0_0_4, LS_000001bcbc166ed0_0_8, LS_000001bcbc166ed0_0_12;
LS_000001bcbc166ed0_1_4 .concat [ 4 4 4 4], LS_000001bcbc166ed0_0_16, LS_000001bcbc166ed0_0_20, LS_000001bcbc166ed0_0_24, LS_000001bcbc166ed0_0_28;
L_000001bcbc166ed0 .concat [ 16 16 0 0], LS_000001bcbc166ed0_1_0, LS_000001bcbc166ed0_1_4;
    .scope S_000001bcbc0c19a0;
T_0 ;
    %wait E_000001bcbc03e640;
    %load/vec4 v000001bcbc0e5ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bcbc0e65d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bcbc0e4d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bcbc0e53b0_0;
    %assign/vec4 v000001bcbc0e65d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bcbc0c1fe0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bcbc0e5a90_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001bcbc0e5a90_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bcbc0e5a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %load/vec4 v000001bcbc0e5a90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bcbc0e5a90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537985034, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 806486016, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 941096962, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 37787680, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 2390294528, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 201326604, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 2927034368, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 575799297, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 38903842, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 41945130, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 337707001, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 134217747, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e67b0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001bcbc0c2940;
T_2 ;
    %wait E_000001bcbc03e1c0;
    %load/vec4 v000001bcbc0ebd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0d1740_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0d1420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0eba30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0ebfd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0ebe90_0, 0;
    %assign/vec4 v000001bcbc0ebf30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bcbc0ebcb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001bcbc0ebad0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0d1740_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0d1420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0eba30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0ebfd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0ebe90_0, 0;
    %assign/vec4 v000001bcbc0ebf30_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001bcbc0ebcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001bcbc0ec070_0;
    %assign/vec4 v000001bcbc0d1420_0, 0;
    %load/vec4 v000001bcbc0ebb70_0;
    %assign/vec4 v000001bcbc0d1740_0, 0;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bcbc0ebfd0_0, 0;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bcbc0ebf30_0, 4, 5;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bcbc0ebf30_0, 4, 5;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001bcbc0ebe90_0, 0;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001bcbc0eba30_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001bcbc0eba30_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001bcbc0ec070_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bcbc0eba30_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bcbc0c1040;
T_3 ;
    %wait E_000001bcbc03e640;
    %load/vec4 v000001bcbc0cf3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bcbc0cfc60_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001bcbc0cfc60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bcbc0cfc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0d0b60, 0, 4;
    %load/vec4 v000001bcbc0cfc60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bcbc0cfc60_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bcbc0d08e0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001bcbc0d0d40_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001bcbc0d1100_0;
    %load/vec4 v000001bcbc0d08e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0d0b60, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0d0b60, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bcbc0c1040;
T_4 ;
    %wait E_000001bcbc03dac0;
    %load/vec4 v000001bcbc0d08e0_0;
    %load/vec4 v000001bcbc0d0ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001bcbc0d08e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001bcbc0d0d40_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001bcbc0d1100_0;
    %assign/vec4 v000001bcbc0cf800_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bcbc0d0ac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bcbc0d0b60, 4;
    %assign/vec4 v000001bcbc0cf800_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bcbc0c1040;
T_5 ;
    %wait E_000001bcbc03dac0;
    %load/vec4 v000001bcbc0d08e0_0;
    %load/vec4 v000001bcbc0d0980_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001bcbc0d08e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001bcbc0d0d40_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001bcbc0d1100_0;
    %assign/vec4 v000001bcbc0ceb80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bcbc0d0980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bcbc0d0b60, 4;
    %assign/vec4 v000001bcbc0ceb80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bcbc0c1040;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001bcbc0c1360;
    %jmp t_0;
    .scope S_000001bcbc0c1360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bcbc0cec20_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001bcbc0cec20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001bcbc0cec20_0;
    %ix/getv/s 4, v000001bcbc0cec20_0;
    %load/vec4a v000001bcbc0d0b60, 4;
    %ix/getv/s 4, v000001bcbc0cec20_0;
    %load/vec4a v000001bcbc0d0b60, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bcbc0cec20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bcbc0cec20_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001bcbc0c1040;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001bcbc0c1680;
T_7 ;
    %wait E_000001bcbc03e180;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bcbc0cc420_0, 0, 32;
    %load/vec4 v000001bcbc0cc600_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bcbc0cc600_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bcbc0cc560_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bcbc0cc420_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bcbc0cc600_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bcbc0cc600_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bcbc0cc600_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bcbc0cc560_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bcbc0cc420_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001bcbc0cc600_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bcbc0cc600_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bcbc0cc600_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bcbc0cc600_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bcbc0cc600_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bcbc0cc600_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001bcbc0cc560_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001bcbc0cc560_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bcbc0cc420_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001bcbc0c2300;
T_8 ;
    %wait E_000001bcbc03e640;
    %load/vec4 v000001bcbc0c9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bcbc0cbd40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001bcbc0cbe80_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bcbc0cbe80_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001bcbc0cbd40_0;
    %load/vec4 v000001bcbc0cb7a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bcbc0cbd40_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bcbc0cbd40_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bcbc0cbd40_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001bcbc0cbd40_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bcbc0cbd40_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bcbc0cbd40_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bcbc0c2300;
T_9 ;
    %wait E_000001bcbc03e640;
    %load/vec4 v000001bcbc0c9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0cad00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001bcbc0cb840_0;
    %assign/vec4 v000001bcbc0cad00_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001bcbc0c2620;
T_10 ;
    %wait E_000001bcbc03e680;
    %load/vec4 v000001bcbc0cd5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bcbc0ccb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bcbc0cd500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0ccc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bcbc0ca6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bcbc0ca760_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bcbc0cb0c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001bcbc0cb660_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001bcbc0cab20_0;
    %load/vec4 v000001bcbc0cb200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001bcbc0cada0_0;
    %load/vec4 v000001bcbc0cb200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001bcbc0cc240_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001bcbc0ca620_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001bcbc0cab20_0;
    %load/vec4 v000001bcbc0ca080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001bcbc0cada0_0;
    %load/vec4 v000001bcbc0ca080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0ccb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0cd500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0ccc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bcbc0ca6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0ca760_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001bcbc0caa80_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0ccb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bcbc0cd500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bcbc0ccc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0ca6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0ca760_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bcbc0ccb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bcbc0cd500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0ccc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0ca6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0ca760_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001bcbc0c2490;
T_11 ;
    %wait E_000001bcbc03e080;
    %load/vec4 v000001bcbc0c4460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c45a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c43c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c4aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c3380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c3d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c32e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c4960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c3420_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c3f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c4e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c54a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c46e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c34c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c3240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0c5220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0c4f00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0c5680_0, 0;
    %assign/vec4 v000001bcbc0c3b00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001bcbc0c4780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001bcbc0c5720_0;
    %assign/vec4 v000001bcbc0c3b00_0, 0;
    %load/vec4 v000001bcbc0c3e20_0;
    %assign/vec4 v000001bcbc0c5680_0, 0;
    %load/vec4 v000001bcbc0c4280_0;
    %assign/vec4 v000001bcbc0c4f00_0, 0;
    %load/vec4 v000001bcbc0c3ec0_0;
    %assign/vec4 v000001bcbc0c5220_0, 0;
    %load/vec4 v000001bcbc0c55e0_0;
    %assign/vec4 v000001bcbc0c3240_0, 0;
    %load/vec4 v000001bcbc0c3c40_0;
    %assign/vec4 v000001bcbc0c34c0_0, 0;
    %load/vec4 v000001bcbc0c4140_0;
    %assign/vec4 v000001bcbc0c46e0_0, 0;
    %load/vec4 v000001bcbc0c36a0_0;
    %assign/vec4 v000001bcbc0c54a0_0, 0;
    %load/vec4 v000001bcbc0c40a0_0;
    %assign/vec4 v000001bcbc0c3a60_0, 0;
    %load/vec4 v000001bcbc0c5040_0;
    %assign/vec4 v000001bcbc0c4e60_0, 0;
    %load/vec4 v000001bcbc0c3880_0;
    %assign/vec4 v000001bcbc0c3f60_0, 0;
    %load/vec4 v000001bcbc0c3560_0;
    %assign/vec4 v000001bcbc0c3420_0, 0;
    %load/vec4 v000001bcbc0c4fa0_0;
    %assign/vec4 v000001bcbc0c4960_0, 0;
    %load/vec4 v000001bcbc0c4820_0;
    %assign/vec4 v000001bcbc0c32e0_0, 0;
    %load/vec4 v000001bcbc0c5400_0;
    %assign/vec4 v000001bcbc0c3d80_0, 0;
    %load/vec4 v000001bcbc0c5540_0;
    %assign/vec4 v000001bcbc0c3380_0, 0;
    %load/vec4 v000001bcbc0c4b40_0;
    %assign/vec4 v000001bcbc0c4aa0_0, 0;
    %load/vec4 v000001bcbc0c5360_0;
    %assign/vec4 v000001bcbc0c43c0_0, 0;
    %load/vec4 v000001bcbc0c41e0_0;
    %assign/vec4 v000001bcbc0c45a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c45a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c43c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c4aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c3380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c3d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c32e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c4960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c3420_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c3f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c4e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c54a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c46e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c34c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c3240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0c5220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0c4f00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0c5680_0, 0;
    %assign/vec4 v000001bcbc0c3b00_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001bcbc0c1810;
T_12 ;
    %wait E_000001bcbc03dd00;
    %load/vec4 v000001bcbc0ca4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c6ee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c6620_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c5f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c6080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c6c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c5cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c64e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c66c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c68a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c6760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c6d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c5860_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c5ae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c5900_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c6580_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0c5d60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0c5a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0c59a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bcbc0c6800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c63a0_0, 0;
    %assign/vec4 v000001bcbc0c6e40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001bcbc0cb520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001bcbc0c4be0_0;
    %assign/vec4 v000001bcbc0c6e40_0, 0;
    %load/vec4 v000001bcbc0c4c80_0;
    %assign/vec4 v000001bcbc0c63a0_0, 0;
    %load/vec4 v000001bcbc0c6bc0_0;
    %assign/vec4 v000001bcbc0c6800_0, 0;
    %load/vec4 v000001bcbc0c61c0_0;
    %assign/vec4 v000001bcbc0c59a0_0, 0;
    %load/vec4 v000001bcbc0c6b20_0;
    %assign/vec4 v000001bcbc0c5a40_0, 0;
    %load/vec4 v000001bcbc0c5fe0_0;
    %assign/vec4 v000001bcbc0c5d60_0, 0;
    %load/vec4 v000001bcbc0c50e0_0;
    %assign/vec4 v000001bcbc0c6580_0, 0;
    %load/vec4 v000001bcbc0c6440_0;
    %assign/vec4 v000001bcbc0c5900_0, 0;
    %load/vec4 v000001bcbc0c6300_0;
    %assign/vec4 v000001bcbc0c5ae0_0, 0;
    %load/vec4 v000001bcbc0c69e0_0;
    %assign/vec4 v000001bcbc0c5860_0, 0;
    %load/vec4 v000001bcbc0c5e00_0;
    %assign/vec4 v000001bcbc0c6d00_0, 0;
    %load/vec4 v000001bcbc0c5b80_0;
    %assign/vec4 v000001bcbc0c6760_0, 0;
    %load/vec4 v000001bcbc0c6940_0;
    %assign/vec4 v000001bcbc0c68a0_0, 0;
    %load/vec4 v000001bcbc0c6120_0;
    %assign/vec4 v000001bcbc0c66c0_0, 0;
    %load/vec4 v000001bcbc0c5c20_0;
    %assign/vec4 v000001bcbc0c64e0_0, 0;
    %load/vec4 v000001bcbc0c6da0_0;
    %assign/vec4 v000001bcbc0c5cc0_0, 0;
    %load/vec4 v000001bcbc0c6a80_0;
    %assign/vec4 v000001bcbc0c6c60_0, 0;
    %load/vec4 v000001bcbc0c6260_0;
    %assign/vec4 v000001bcbc0c6080_0, 0;
    %load/vec4 v000001bcbc0c52c0_0;
    %assign/vec4 v000001bcbc0c5f40_0, 0;
    %load/vec4 v000001bcbc0c5180_0;
    %assign/vec4 v000001bcbc0c6620_0, 0;
    %load/vec4 v000001bcbc0c5ea0_0;
    %assign/vec4 v000001bcbc0c6ee0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c6ee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c6620_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c5f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c6080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c6c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c5cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c64e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c66c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c68a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c6760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c6d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0c5860_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c5ae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c5900_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c6580_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0c5d60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0c5a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0c59a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bcbc0c6800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0c63a0_0, 0;
    %assign/vec4 v000001bcbc0c6e40_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bcbbe59cf0;
T_13 ;
    %wait E_000001bcbc03de80;
    %load/vec4 v000001bcbc0b8a80_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bcbc0b86c0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001bcbc0bbe40;
T_14 ;
    %wait E_000001bcbc03e940;
    %load/vec4 v000001bcbc0b9980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001bcbc0b8940_0;
    %pad/u 33;
    %load/vec4 v000001bcbc0b95c0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0b8ee0_0, 0;
    %assign/vec4 v000001bcbc0b8300_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001bcbc0b8940_0;
    %pad/u 33;
    %load/vec4 v000001bcbc0b95c0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0b8ee0_0, 0;
    %assign/vec4 v000001bcbc0b8300_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001bcbc0b8940_0;
    %pad/u 33;
    %load/vec4 v000001bcbc0b95c0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0b8ee0_0, 0;
    %assign/vec4 v000001bcbc0b8300_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001bcbc0b8940_0;
    %pad/u 33;
    %load/vec4 v000001bcbc0b95c0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0b8ee0_0, 0;
    %assign/vec4 v000001bcbc0b8300_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001bcbc0b8940_0;
    %pad/u 33;
    %load/vec4 v000001bcbc0b95c0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0b8ee0_0, 0;
    %assign/vec4 v000001bcbc0b8300_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001bcbc0b8940_0;
    %pad/u 33;
    %load/vec4 v000001bcbc0b95c0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0b8ee0_0, 0;
    %assign/vec4 v000001bcbc0b8300_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001bcbc0b95c0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001bcbc0b8300_0;
    %load/vec4 v000001bcbc0b95c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bcbc0b8940_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001bcbc0b95c0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001bcbc0b95c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001bcbc0b8300_0, 0;
    %load/vec4 v000001bcbc0b8940_0;
    %ix/getv 4, v000001bcbc0b95c0_0;
    %shiftl 4;
    %assign/vec4 v000001bcbc0b8ee0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001bcbc0b95c0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001bcbc0b8300_0;
    %load/vec4 v000001bcbc0b95c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bcbc0b8940_0;
    %load/vec4 v000001bcbc0b95c0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001bcbc0b95c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001bcbc0b8300_0, 0;
    %load/vec4 v000001bcbc0b8940_0;
    %ix/getv 4, v000001bcbc0b95c0_0;
    %shiftr 4;
    %assign/vec4 v000001bcbc0b8ee0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0b8300_0, 0;
    %load/vec4 v000001bcbc0b8940_0;
    %load/vec4 v000001bcbc0b95c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001bcbc0b8ee0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bcbc0b8300_0, 0;
    %load/vec4 v000001bcbc0b95c0_0;
    %load/vec4 v000001bcbc0b8940_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001bcbc0b8ee0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001bcbbe361f0;
T_15 ;
    %wait E_000001bcbc03e400;
    %load/vec4 v000001bcbc0b7270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0b6910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0b5fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0b5e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0b7450_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bcbc0b5f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0b6730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0b6b90_0, 0;
    %assign/vec4 v000001bcbc0b6410_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001bcbbfd5db0_0;
    %assign/vec4 v000001bcbc0b6410_0, 0;
    %load/vec4 v000001bcbc0b65f0_0;
    %assign/vec4 v000001bcbc0b6b90_0, 0;
    %load/vec4 v000001bcbc0b73b0_0;
    %assign/vec4 v000001bcbc0b6730_0, 0;
    %load/vec4 v000001bcbbfbfd30_0;
    %assign/vec4 v000001bcbc0b5f10_0, 0;
    %load/vec4 v000001bcbbfd5ef0_0;
    %assign/vec4 v000001bcbc0b7450_0, 0;
    %load/vec4 v000001bcbbfbe7f0_0;
    %assign/vec4 v000001bcbc0b5e70_0, 0;
    %load/vec4 v000001bcbc0b6a50_0;
    %assign/vec4 v000001bcbc0b5fb0_0, 0;
    %load/vec4 v000001bcbc0b6690_0;
    %assign/vec4 v000001bcbc0b6910_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001bcbc0c2ad0;
T_16 ;
    %wait E_000001bcbc03dac0;
    %load/vec4 v000001bcbc0e8fb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001bcbc0e8330_0;
    %load/vec4 v000001bcbc0e83d0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e8150, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001bcbc0c2ad0;
T_17 ;
    %wait E_000001bcbc03dac0;
    %load/vec4 v000001bcbc0e83d0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001bcbc0e8150, 4;
    %assign/vec4 v000001bcbc0e7070_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001bcbc0c2ad0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bcbc0e8dd0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001bcbc0e8dd0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bcbc0e8dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e8150, 0, 4;
    %load/vec4 v000001bcbc0e8dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bcbc0e8dd0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e8150, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e8150, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e8150, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e8150, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e8150, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e8150, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e8150, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e8150, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e8150, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bcbc0e8150, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001bcbc0c2ad0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bcbc0e8dd0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001bcbc0e8dd0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001bcbc0e8dd0_0;
    %load/vec4a v000001bcbc0e8150, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001bcbc0e8dd0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bcbc0e8dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bcbc0e8dd0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001bcbc0c2df0;
T_20 ;
    %wait E_000001bcbc03e280;
    %load/vec4 v000001bcbc0e9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0e8b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0e7250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0e8010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bcbc0e7b10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bcbc0e7890_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bcbc0e8510_0, 0;
    %assign/vec4 v000001bcbc0e8470_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001bcbc0e6f30_0;
    %assign/vec4 v000001bcbc0e8470_0, 0;
    %load/vec4 v000001bcbc0e8e70_0;
    %assign/vec4 v000001bcbc0e8510_0, 0;
    %load/vec4 v000001bcbc0e8f10_0;
    %assign/vec4 v000001bcbc0e7b10_0, 0;
    %load/vec4 v000001bcbc0e6cb0_0;
    %assign/vec4 v000001bcbc0e7890_0, 0;
    %load/vec4 v000001bcbc0e6d50_0;
    %assign/vec4 v000001bcbc0e8010_0, 0;
    %load/vec4 v000001bcbc0e8650_0;
    %assign/vec4 v000001bcbc0e8b50_0, 0;
    %load/vec4 v000001bcbc0e77f0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001bcbc0e7250_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001bcbbe6a010;
T_21 ;
    %wait E_000001bcbc03e440;
    %load/vec4 v000001bcbc0eecd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bcbc0f00d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001bcbc0f00d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bcbc0f00d0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001bcbc05dc70;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bcbc0f0210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bcbc0f0490_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001bcbc05dc70;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001bcbc0f0210_0;
    %inv;
    %assign/vec4 v000001bcbc0f0210_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001bcbc05dc70;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./ScalarMultiplicationUsingAddition/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bcbc0f0490_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bcbc0f0490_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001bcbc0efe50_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
