###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx04.ecn.purdue.edu)
#  Generated on:      Tue Dec  8 04:29:39 2015
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[10] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[10] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.453
- Setup                         0.160
+ Phase Shift                 100.000
= Required Time               100.293
- Arrival Time                  6.451
= Slack Time                   93.842
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^        |         | 0.079 |       |   0.033 |   93.875 | 
     | clk__L1_I0                         | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.027 | 
     | clk__L2_I2                         | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.290 | 
     | SDController/\state_reg[0]         | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   94.944 | 
     | SDController/U142                  | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   95.730 | 
     | SDController/U15                   | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   96.680 | 
     | SDController/U208                  | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   97.409 | 
     | SDController/U209                  | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   97.570 | 
     | SDController/U49                   | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   97.786 | 
     | SDController/U393                  | A ^ -> Y v   | NAND2X1 | 0.740 | 0.473 |   4.417 |   98.260 | 
     | myFIFO/U10                         | A v -> Y ^   | INVX2   | 0.978 | 0.797 |   5.214 |   99.057 | 
     | myFIFO/WriteCnt/U71                | C ^ -> Y v   | AOI21X1 | 0.280 | 0.326 |   5.541 |   99.383 | 
     | myFIFO/WriteCnt/U34                | A v -> Y v   | AND2X2  | 0.082 | 0.249 |   5.789 |   99.632 | 
     | myFIFO/WriteCnt/U29                | A v -> Y ^   | INVX2   | 0.708 | 0.491 |   6.281 |  100.123 | 
     | myFIFO/WriteCnt/U89                | A ^ -> Y v   | OAI22X1 | 0.296 | 0.170 |   6.450 |  100.293 | 
     | myFIFO/WriteCnt/\count_out_reg[10] | D v          | DFFSR   | 0.296 | 0.000 |   6.451 |  100.293 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^      |       | 0.079 |       |   0.033 |  -93.810 | 
     | clk__L1_I0                         | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -93.657 | 
     | clk__L2_I1                         | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -93.412 | 
     | myFIFO/WriteCnt/\count_out_reg[10] | CLK ^      | DFFSR | 0.326 | 0.023 |   0.453 |  -93.389 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.464
- Setup                         0.162
+ Phase Shift                 100.000
= Required Time               100.302
- Arrival Time                  6.459
= Slack Time                   93.842
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.079 |       |   0.033 |   93.875 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.027 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.290 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   94.944 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   95.730 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   96.680 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   97.409 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   97.570 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   97.786 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.740 | 0.473 |   4.417 |   98.260 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.978 | 0.797 |   5.214 |   99.057 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.280 | 0.326 |   5.541 |   99.383 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.082 | 0.249 |   5.789 |   99.632 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.708 | 0.491 |   6.280 |  100.123 | 
     | myFIFO/WriteCnt/U88               | A ^ -> Y v   | OAI22X1 | 0.304 | 0.178 |   6.459 |  100.301 | 
     | myFIFO/WriteCnt/\count_out_reg[5] | D v          | DFFSR   | 0.304 | 0.001 |   6.459 |  100.302 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -93.810 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -93.657 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -93.412 | 
     | myFIFO/WriteCnt/\count_out_reg[5] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.464 |  -93.378 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.468
- Setup                         0.161
+ Phase Shift                 100.000
= Required Time               100.307
- Arrival Time                  6.459
= Slack Time                   93.848
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.079 |       |   0.033 |   93.881 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.033 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.296 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   94.949 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   95.736 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   96.685 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   97.415 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   97.575 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   97.792 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.740 | 0.473 |   4.417 |   98.265 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.978 | 0.797 |   5.214 |   99.062 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.280 | 0.326 |   5.541 |   99.389 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.082 | 0.249 |   5.789 |   99.637 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.708 | 0.491 |   6.281 |  100.128 | 
     | myFIFO/WriteCnt/U80               | A ^ -> Y v   | OAI22X1 | 0.299 | 0.179 |   6.459 |  100.307 | 
     | myFIFO/WriteCnt/\count_out_reg[1] | D v          | DFFSR   | 0.299 | 0.000 |   6.459 |  100.307 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -93.815 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -93.663 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -93.418 | 
     | myFIFO/WriteCnt/\count_out_reg[1] | CLK ^      | DFFSR | 0.327 | 0.038 |   0.468 |  -93.380 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.458
- Setup                         0.159
+ Phase Shift                 100.000
= Required Time               100.299
- Arrival Time                  6.445
= Slack Time                   93.854
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.079 |       |   0.033 |   93.887 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.040 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.302 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   94.956 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   95.742 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   96.692 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   97.421 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   97.582 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   97.798 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.740 | 0.473 |   4.417 |   98.272 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.978 | 0.797 |   5.214 |   99.069 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.280 | 0.326 |   5.541 |   99.395 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.082 | 0.249 |   5.789 |   99.644 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.708 | 0.491 |   6.281 |  100.135 | 
     | myFIFO/WriteCnt/U85               | A ^ -> Y v   | OAI22X1 | 0.293 | 0.164 |   6.444 |  100.299 | 
     | myFIFO/WriteCnt/\count_out_reg[7] | D v          | DFFSR   | 0.293 | 0.000 |   6.445 |  100.299 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -93.822 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -93.669 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -93.424 | 
     | myFIFO/WriteCnt/\count_out_reg[7] | CLK ^      | DFFSR | 0.327 | 0.028 |   0.458 |  -93.397 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[0] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.468
- Setup                         0.159
+ Phase Shift                 100.000
= Required Time               100.309
- Arrival Time                  6.451
= Slack Time                   93.858
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.079 |       |   0.033 |   93.891 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.043 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.306 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   94.959 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   95.746 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   96.696 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   97.425 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   97.586 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   97.802 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.740 | 0.473 |   4.417 |   98.276 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.978 | 0.797 |   5.214 |   99.073 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.280 | 0.326 |   5.541 |   99.399 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.082 | 0.249 |   5.789 |   99.648 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.708 | 0.491 |   6.281 |  100.139 | 
     | myFIFO/WriteCnt/U91               | A ^ -> Y v   | OAI22X1 | 0.293 | 0.170 |   6.451 |  100.309 | 
     | myFIFO/WriteCnt/\count_out_reg[0] | D v          | DFFSR   | 0.293 | 0.000 |   6.451 |  100.309 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -93.826 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -93.673 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -93.428 | 
     | myFIFO/WriteCnt/\count_out_reg[0] | CLK ^      | DFFSR | 0.327 | 0.038 |   0.468 |  -93.390 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[8] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[8] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.467
- Setup                         0.159
+ Phase Shift                 100.000
= Required Time               100.308
- Arrival Time                  6.448
= Slack Time                   93.860
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.079 |       |   0.033 |   93.892 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.045 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.308 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   94.961 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   95.748 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   96.697 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   97.426 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   97.587 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   97.804 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.740 | 0.473 |   4.417 |   98.277 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.978 | 0.797 |   5.214 |   99.074 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.280 | 0.326 |   5.541 |   99.400 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.082 | 0.249 |   5.789 |   99.649 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.708 | 0.491 |   6.281 |  100.140 | 
     | myFIFO/WriteCnt/U84               | A ^ -> Y v   | OAI22X1 | 0.295 | 0.167 |   6.448 |  100.307 | 
     | myFIFO/WriteCnt/\count_out_reg[8] | D v          | DFFSR   | 0.295 | 0.000 |   6.448 |  100.308 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -93.827 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -93.675 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -93.430 | 
     | myFIFO/WriteCnt/\count_out_reg[8] | CLK ^      | DFFSR | 0.327 | 0.037 |   0.467 |  -93.393 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.469
- Setup                         0.160
+ Phase Shift                 100.000
= Required Time               100.309
- Arrival Time                  6.449
= Slack Time                   93.860
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.079 |       |   0.033 |   93.893 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.045 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.308 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   94.962 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   95.748 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   96.698 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   97.427 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   97.588 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   97.804 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.740 | 0.473 |   4.417 |   98.278 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.978 | 0.797 |   5.214 |   99.075 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.280 | 0.326 |   5.541 |   99.401 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.082 | 0.249 |   5.789 |   99.650 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.708 | 0.491 |   6.281 |  100.141 | 
     | myFIFO/WriteCnt/U82               | A ^ -> Y v   | OAI22X1 | 0.295 | 0.168 |   6.448 |  100.309 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | D v          | DFFSR   | 0.295 | 0.000 |   6.449 |  100.309 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -93.828 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -93.675 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -93.430 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | CLK ^      | DFFSR | 0.327 | 0.038 |   0.469 |  -93.392 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[2] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.469
- Setup                         0.157
+ Phase Shift                 100.000
= Required Time               100.311
- Arrival Time                  6.443
= Slack Time                   93.868
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.079 |       |   0.033 |   93.901 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.054 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.317 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   94.970 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   95.756 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   96.706 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   97.435 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   97.596 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   97.813 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.740 | 0.473 |   4.417 |   98.286 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.978 | 0.797 |   5.214 |   99.083 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.280 | 0.326 |   5.541 |   99.409 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.082 | 0.249 |   5.789 |   99.658 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.708 | 0.491 |   6.281 |  100.149 | 
     | myFIFO/WriteCnt/U78               | A ^ -> Y v   | OAI22X1 | 0.289 | 0.162 |   6.443 |  100.311 | 
     | myFIFO/WriteCnt/\count_out_reg[2] | D v          | DFFSR   | 0.289 | 0.000 |   6.443 |  100.311 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -93.836 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -93.683 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -93.438 | 
     | myFIFO/WriteCnt/\count_out_reg[2] | CLK ^      | DFFSR | 0.327 | 0.039 |   0.469 |  -93.400 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.446
- Setup                         0.153
+ Phase Shift                 100.000
= Required Time               100.293
- Arrival Time                  6.387
= Slack Time                   93.906
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.079 |       |   0.033 |   93.939 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.091 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.354 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.008 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   95.794 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   96.744 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   97.473 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   97.634 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   97.850 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.740 | 0.473 |   4.417 |   98.324 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.978 | 0.797 |   5.214 |   99.121 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.280 | 0.326 |   5.541 |   99.447 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.082 | 0.249 |   5.789 |   99.696 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.708 | 0.491 |   6.281 |  100.187 | 
     | myFIFO/WriteCnt/U76               | B ^ -> Y v   | OAI22X1 | 0.274 | 0.107 |   6.387 |  100.293 | 
     | myFIFO/WriteCnt/\count_out_reg[4] | D v          | DFFSR   | 0.274 | 0.000 |   6.387 |  100.293 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -93.874 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -93.721 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -93.476 | 
     | myFIFO/WriteCnt/\count_out_reg[4] | CLK ^      | DFFSR | 0.323 | 0.016 |   0.446 |  -93.460 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.462
- Setup                         0.154
+ Phase Shift                 100.000
= Required Time               100.308
- Arrival Time                  6.394
= Slack Time                   93.913
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.079 |       |   0.033 |   93.946 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.099 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.361 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.015 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   95.801 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   96.751 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   97.480 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   97.641 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   97.857 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.740 | 0.473 |   4.417 |   98.331 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.978 | 0.797 |   5.214 |   99.128 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.280 | 0.326 |   5.541 |   99.454 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.082 | 0.249 |   5.789 |   99.703 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.708 | 0.491 |   6.281 |  100.194 | 
     | myFIFO/WriteCnt/U87               | B ^ -> Y v   | OAI22X1 | 0.280 | 0.114 |   6.394 |  100.307 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | D v          | DFFSR   | 0.280 | 0.000 |   6.394 |  100.308 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -93.881 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -93.728 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -93.483 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | CLK ^      | DFFSR | 0.328 | 0.032 |   0.462 |  -93.451 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[3] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.466
- Setup                         0.154
+ Phase Shift                 100.000
= Required Time               100.312
- Arrival Time                  6.395
= Slack Time                   93.918
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.079 |       |   0.033 |   93.950 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.103 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.366 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.019 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   95.806 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   96.755 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   97.484 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   97.645 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   97.862 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.740 | 0.473 |   4.417 |   98.335 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.978 | 0.797 |   5.214 |   99.132 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.280 | 0.326 |   5.541 |   99.458 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.082 | 0.249 |   5.789 |   99.707 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.708 | 0.491 |   6.281 |  100.198 | 
     | myFIFO/WriteCnt/U74               | B ^ -> Y v   | OAI22X1 | 0.278 | 0.114 |   6.394 |  100.312 | 
     | myFIFO/WriteCnt/\count_out_reg[3] | D v          | DFFSR   | 0.278 | 0.000 |   6.395 |  100.312 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -93.885 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -93.733 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -93.488 | 
     | myFIFO/WriteCnt/\count_out_reg[3] | CLK ^      | DFFSR | 0.327 | 0.036 |   0.466 |  -93.452 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin SDController/LoadFIFO/rollover_flag_reg/CLK 
Endpoint:   SDController/LoadFIFO/rollover_flag_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.463
- Setup                         0.151
+ Phase Shift                 100.000
= Required Time               100.312
- Arrival Time                  6.167
= Slack Time                   94.145
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.079 |       |   0.033 |   94.177 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.330 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.593 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.246 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.032 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   96.982 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   97.711 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   97.872 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.089 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.180 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.330 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   98.696 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.439 |   99.584 | 
     | SDController/LoadFIFO/U135              | A v -> Y ^   | NAND3X1 | 0.401 | 0.611 |   6.051 |  100.195 | 
     | SDController/LoadFIFO/U153              | B ^ -> Y v   | OAI22X1 | 0.261 | 0.116 |   6.167 |  100.312 | 
     | SDController/LoadFIFO/rollover_flag_reg | D v          | DFFSR   | 0.261 | 0.000 |   6.167 |  100.312 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -94.112 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -93.960 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -93.697 | 
     | SDController/LoadFIFO/rollover_flag_reg | CLK ^      | DFFSR | 0.298 | 0.015 |   0.463 |  -93.682 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[0] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.188
+ Phase Shift                 100.000
= Required Time               100.244
- Arrival Time                  5.767
= Slack Time                   94.478
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.079 |       |   0.033 |   94.510 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.663 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.926 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.579 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.365 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.315 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.346 | 0.384 |   3.222 |   97.699 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.157 | 0.134 |   3.356 |   97.834 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.118 | 0.232 |   3.588 |   98.066 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.005 | 0.822 |   4.410 |   98.887 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.319 | 0.453 |   4.863 |   99.340 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.173 | 0.201 |   5.063 |   99.541 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.711 | 0.527 |   5.591 |  100.068 | 
     | myFIFO/ReadCnt/U91               | A ^ -> Y v   | OAI22X1 | 0.371 | 0.176 |   5.766 |  100.244 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | D v          | DFFSR   | 0.371 | 0.001 |   5.767 |  100.244 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -94.445 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.292 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.059 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | CLK ^      | DFFSR | 0.295 | 0.014 |   0.432 |  -94.045 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[10] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[10] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.424
- Setup                         0.183
+ Phase Shift                 100.000
= Required Time               100.241
- Arrival Time                  5.755
= Slack Time                   94.486
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.079 |       |   0.033 |   94.519 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.671 | 
     | clk__L2_I2                        | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.934 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.588 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.374 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.324 | 
     | SDController/U379                 | B v -> Y ^   | NAND3X1 | 0.346 | 0.384 |   3.222 |   97.708 | 
     | SDController/U392                 | A ^ -> Y v   | INVX2   | 0.157 | 0.134 |   3.356 |   97.842 | 
     | U22                               | A v -> Y v   | OR2X2   | 0.118 | 0.232 |   3.588 |   98.075 | 
     | myFIFO/ReadCnt/U48                | A v -> Y v   | OR2X2   | 1.005 | 0.822 |   4.410 |   98.896 | 
     | myFIFO/ReadCnt/U24                | A v -> Y ^   | NAND2X1 | 0.319 | 0.453 |   4.863 |   99.349 | 
     | myFIFO/ReadCnt/U70                | C ^ -> Y v   | AOI21X1 | 0.173 | 0.201 |   5.063 |   99.550 | 
     | myFIFO/ReadCnt/U49                | A v -> Y ^   | INVX2   | 0.711 | 0.527 |   5.591 |  100.077 | 
     | myFIFO/ReadCnt/U89                | A ^ -> Y v   | OAI22X1 | 0.357 | 0.164 |   5.754 |  100.241 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | D v          | DFFSR   | 0.357 | 0.000 |   5.755 |  100.241 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -94.454 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.301 | 
     | clk__L2_I0                        | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.067 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | CLK ^      | DFFSR | 0.289 | 0.005 |   0.424 |  -94.063 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[2] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.447
- Setup                         0.188
+ Phase Shift                 100.000
= Required Time               100.259
- Arrival Time                  5.768
= Slack Time                   94.491
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.079 |       |   0.033 |   94.523 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.676 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.939 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.592 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.379 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.328 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.346 | 0.384 |   3.222 |   97.713 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.157 | 0.134 |   3.356 |   97.847 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.118 | 0.232 |   3.588 |   98.079 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.005 | 0.822 |   4.410 |   98.901 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.319 | 0.453 |   4.863 |   99.353 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.173 | 0.201 |   5.063 |   99.554 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.711 | 0.527 |   5.591 |  100.081 | 
     | myFIFO/ReadCnt/U76               | A ^ -> Y v   | OAI22X1 | 0.371 | 0.177 |   5.767 |  100.258 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | D v          | DFFSR   | 0.371 | 0.001 |   5.768 |  100.259 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -94.458 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.306 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.072 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | CLK ^      | DFFSR | 0.301 | 0.028 |   0.447 |  -94.044 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[3] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.447
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time               100.260
- Arrival Time                  5.766
= Slack Time                   94.493
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.079 |       |   0.033 |   94.526 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.679 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.941 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.595 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.381 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.331 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.346 | 0.384 |   3.222 |   97.715 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.157 | 0.134 |   3.356 |   97.849 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.118 | 0.232 |   3.588 |   98.082 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.005 | 0.822 |   4.410 |   98.903 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.319 | 0.453 |   4.863 |   99.356 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.173 | 0.201 |   5.063 |   99.557 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.711 | 0.527 |   5.591 |  100.084 | 
     | myFIFO/ReadCnt/U72               | A ^ -> Y v   | OAI22X1 | 0.368 | 0.175 |   5.766 |  100.259 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | D v          | DFFSR   | 0.368 | 0.000 |   5.766 |  100.260 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -94.461 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.308 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.075 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | CLK ^      | DFFSR | 0.301 | 0.028 |   0.447 |  -94.046 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.423
- Setup                         0.182
+ Phase Shift                 100.000
= Required Time               100.242
- Arrival Time                  5.747
= Slack Time                   94.494
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.079 |       |   0.033 |   94.527 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.679 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.942 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.596 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.382 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.332 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.346 | 0.384 |   3.222 |   97.716 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.157 | 0.134 |   3.356 |   97.850 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.118 | 0.232 |   3.588 |   98.083 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.005 | 0.822 |   4.410 |   98.904 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.319 | 0.453 |   4.863 |   99.357 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.173 | 0.201 |   5.063 |   99.558 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.711 | 0.527 |   5.591 |  100.085 | 
     | myFIFO/ReadCnt/U78               | A ^ -> Y v   | OAI22X1 | 0.354 | 0.156 |   5.747 |  100.241 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | D v          | DFFSR   | 0.354 | 0.000 |   5.747 |  100.242 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -94.462 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.309 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.076 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | CLK ^      | DFFSR | 0.289 | 0.005 |   0.423 |  -94.071 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.470
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time               100.283
- Arrival Time                  5.776
= Slack Time                   94.508
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.079 |       |   0.033 |   94.540 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.693 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.956 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.609 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.395 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.345 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.346 | 0.384 |   3.222 |   97.729 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.157 | 0.134 |   3.356 |   97.864 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.118 | 0.232 |   3.588 |   98.096 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.005 | 0.822 |   4.410 |   98.918 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.319 | 0.453 |   4.863 |   99.370 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.173 | 0.201 |   5.063 |   99.571 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.711 | 0.527 |   5.591 |  100.098 | 
     | myFIFO/ReadCnt/U74               | A ^ -> Y v   | OAI22X1 | 0.376 | 0.184 |   5.775 |  100.283 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | D v          | DFFSR   | 0.376 | 0.001 |   5.776 |  100.283 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -94.475 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.323 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -94.077 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | CLK ^      | DFFSR | 0.327 | 0.040 |   0.470 |  -94.037 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.469
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time               100.283
- Arrival Time                  5.772
= Slack Time                   94.510
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.079 |       |   0.033 |   94.543 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.696 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.958 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.612 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.398 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.348 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.346 | 0.384 |   3.222 |   97.732 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.157 | 0.134 |   3.356 |   97.866 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.118 | 0.232 |   3.588 |   98.099 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.005 | 0.822 |   4.410 |   98.920 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.319 | 0.453 |   4.862 |   99.373 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.173 | 0.201 |   5.063 |   99.574 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.711 | 0.527 |   5.591 |  100.101 | 
     | myFIFO/ReadCnt/U80               | A ^ -> Y v   | OAI22X1 | 0.375 | 0.181 |   5.772 |  100.282 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | D v          | DFFSR   | 0.375 | 0.001 |   5.772 |  100.283 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -94.478 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.325 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -94.080 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | CLK ^      | DFFSR | 0.327 | 0.039 |   0.469 |  -94.041 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.470
- Setup                         0.185
+ Phase Shift                 100.000
= Required Time               100.285
- Arrival Time                  5.765
= Slack Time                   94.519
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.079 |       |   0.033 |   94.552 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.705 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.967 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.621 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.407 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.357 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.346 | 0.384 |   3.222 |   97.741 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.157 | 0.134 |   3.356 |   97.875 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.118 | 0.232 |   3.588 |   98.108 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.005 | 0.822 |   4.410 |   98.929 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.319 | 0.453 |   4.862 |   99.382 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.173 | 0.201 |   5.063 |   99.583 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.711 | 0.527 |   5.591 |  100.110 | 
     | myFIFO/ReadCnt/U84               | A ^ -> Y v   | OAI22X1 | 0.371 | 0.174 |   5.765 |  100.284 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | D v          | DFFSR   | 0.371 | 0.001 |   5.765 |  100.285 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -94.487 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.334 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -94.089 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | CLK ^      | DFFSR | 0.327 | 0.040 |   0.470 |  -94.049 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[13] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.474
- Setup                         0.217
+ Phase Shift                 100.000
= Required Time               100.257
- Arrival Time                  5.737
= Slack Time                   94.520
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.079 |       |   0.033 |   94.553 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.705 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.968 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.621 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.408 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.357 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.087 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.247 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.464 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.556 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.705 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.071 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.439 |   99.960 | 
     | SDController/LoadFIFO/U102               | C v -> Y ^   | OAI22X1 | 0.457 | 0.296 |   5.736 |  100.256 | 
     | SDController/LoadFIFO/\count_out_reg[13] | D ^          | DFFSR   | 0.457 | 0.001 |   5.737 |  100.257 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.079 |       |   0.033 |  -94.487 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.335 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.072 | 
     | SDController/LoadFIFO/\count_out_reg[13] | CLK ^      | DFFSR | 0.303 | 0.026 |   0.474 |  -94.046 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.466
- Setup                         0.184
+ Phase Shift                 100.000
= Required Time               100.283
- Arrival Time                  5.761
= Slack Time                   94.522
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.079 |       |   0.033 |   94.555 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.707 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.970 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.623 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.410 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.359 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.346 | 0.384 |   3.222 |   97.744 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.157 | 0.134 |   3.356 |   97.878 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.118 | 0.232 |   3.588 |   98.110 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.005 | 0.822 |   4.410 |   98.932 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.319 | 0.453 |   4.863 |   99.385 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.173 | 0.201 |   5.063 |   99.585 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.711 | 0.527 |   5.591 |  100.113 | 
     | myFIFO/ReadCnt/U86               | A ^ -> Y v   | OAI22X1 | 0.367 | 0.169 |   5.760 |  100.282 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | D v          | DFFSR   | 0.367 | 0.001 |   5.761 |  100.283 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -94.490 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.337 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -94.092 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | CLK ^      | DFFSR | 0.327 | 0.036 |   0.466 |  -94.056 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[8] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[8] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.469
- Setup                         0.181
+ Phase Shift                 100.000
= Required Time               100.288
- Arrival Time                  5.757
= Slack Time                   94.531
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.079 |       |   0.033 |   94.564 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.717 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.979 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.633 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.419 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.369 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.346 | 0.384 |   3.222 |   97.753 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.157 | 0.134 |   3.356 |   97.887 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.118 | 0.232 |   3.588 |   98.120 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.005 | 0.822 |   4.410 |   98.941 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.319 | 0.453 |   4.863 |   99.394 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.173 | 0.201 |   5.063 |   99.595 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.711 | 0.527 |   5.591 |  100.122 | 
     | myFIFO/ReadCnt/U83               | A ^ -> Y v   | OAI22X1 | 0.359 | 0.165 |   5.756 |  100.288 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | D v          | DFFSR   | 0.359 | 0.000 |   5.757 |  100.288 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -94.499 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.346 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -94.101 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | CLK ^      | DFFSR | 0.327 | 0.039 |   0.469 |  -94.062 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.470
- Setup                         0.181
+ Phase Shift                 100.000
= Required Time               100.289
- Arrival Time                  5.755
= Slack Time                   94.534
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.079 |       |   0.033 |   94.567 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.719 | 
     | clk__L2_I2                       | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.982 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.635 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.422 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.372 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.346 | 0.384 |   3.222 |   97.756 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.157 | 0.134 |   3.356 |   97.890 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.118 | 0.232 |   3.588 |   98.123 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 1.005 | 0.822 |   4.410 |   98.944 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.319 | 0.453 |   4.863 |   99.397 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.173 | 0.201 |   5.063 |   99.598 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.711 | 0.527 |   5.591 |  100.125 | 
     | myFIFO/ReadCnt/U87               | A ^ -> Y v   | OAI22X1 | 0.357 | 0.164 |   5.755 |  100.289 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | D v          | DFFSR   | 0.357 | 0.000 |   5.755 |  100.289 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -94.502 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.349 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -94.104 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | CLK ^      | DFFSR | 0.327 | 0.040 |   0.470 |  -94.064 | 
     +--------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[14] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.477
- Setup                         0.213
+ Phase Shift                 100.000
= Required Time               100.264
- Arrival Time                  5.723
= Slack Time                   94.541
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.079 |       |   0.033 |   94.574 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.726 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   94.989 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.642 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.429 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.378 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.108 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.268 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.485 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.577 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.726 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.092 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.439 |   99.980 | 
     | SDController/LoadFIFO/U108               | C v -> Y ^   | OAI22X1 | 0.446 | 0.283 |   5.722 |  100.263 | 
     | SDController/LoadFIFO/\count_out_reg[14] | D ^          | DFFSR   | 0.446 | 0.001 |   5.723 |  100.264 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.079 |       |   0.033 |  -94.508 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.356 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.093 | 
     | SDController/LoadFIFO/\count_out_reg[14] | CLK ^      | DFFSR | 0.303 | 0.029 |   0.477 |  -94.064 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[9] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.483
- Setup                         0.210
+ Phase Shift                 100.000
= Required Time               100.273
- Arrival Time                  5.713
= Slack Time                   94.561
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.079 |       |   0.033 |   94.593 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.746 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.009 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.662 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.448 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.398 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.127 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.288 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.505 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.596 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.746 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.112 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.439 |  100.000 | 
     | SDController/LoadFIFO/U116              | C v -> Y ^   | OAI22X1 | 0.435 | 0.272 |   5.712 |  100.272 | 
     | SDController/LoadFIFO/\count_out_reg[9] | D ^          | DFFSR   | 0.435 | 0.001 |   5.713 |  100.273 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -94.528 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.375 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.113 | 
     | SDController/LoadFIFO/\count_out_reg[9] | CLK ^      | DFFSR | 0.303 | 0.035 |   0.483 |  -94.078 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[10] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.482
- Setup                         0.209
+ Phase Shift                 100.000
= Required Time               100.272
- Arrival Time                  5.710
= Slack Time                   94.563
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.079 |       |   0.033 |   94.595 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.748 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.011 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.664 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.450 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.400 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.129 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.290 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.507 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.598 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.748 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.114 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.439 |  100.002 | 
     | SDController/LoadFIFO/U122               | C v -> Y ^   | OAI22X1 | 0.434 | 0.270 |   5.709 |  100.272 | 
     | SDController/LoadFIFO/\count_out_reg[10] | D ^          | DFFSR   | 0.434 | 0.001 |   5.710 |  100.272 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.079 |       |   0.033 |  -94.530 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.377 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.115 | 
     | SDController/LoadFIFO/\count_out_reg[10] | CLK ^      | DFFSR | 0.303 | 0.034 |   0.482 |  -94.081 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[12] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.474
- Setup                         0.208
+ Phase Shift                 100.000
= Required Time               100.266
- Arrival Time                  5.694
= Slack Time                   94.572
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.079 |       |   0.033 |   94.605 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.757 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.020 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.673 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.460 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.410 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.139 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.299 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.516 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.608 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.758 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.123 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.439 |  100.012 | 
     | SDController/LoadFIFO/U103               | C v -> Y ^   | OAI22X1 | 0.430 | 0.254 |   5.694 |  100.266 | 
     | SDController/LoadFIFO/\count_out_reg[12] | D ^          | DFFSR   | 0.430 | 0.001 |   5.694 |  100.266 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.079 |       |   0.033 |  -94.540 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.387 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.124 | 
     | SDController/LoadFIFO/\count_out_reg[12] | CLK ^      | DFFSR | 0.303 | 0.026 |   0.474 |  -94.098 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[11] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.480
- Setup                         0.207
+ Phase Shift                 100.000
= Required Time               100.273
- Arrival Time                  5.699
= Slack Time                   94.574
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.079 |       |   0.033 |   94.607 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.759 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.022 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.675 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.462 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.411 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.141 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.301 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.518 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.610 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.760 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.125 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.439 |  100.014 | 
     | SDController/LoadFIFO/U121               | C v -> Y ^   | OAI22X1 | 0.427 | 0.259 |   5.698 |  100.272 | 
     | SDController/LoadFIFO/\count_out_reg[11] | D ^          | DFFSR   | 0.427 | 0.001 |   5.699 |  100.273 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.079 |       |   0.033 |  -94.542 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.389 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.126 | 
     | SDController/LoadFIFO/\count_out_reg[11] | CLK ^      | DFFSR | 0.303 | 0.032 |   0.480 |  -94.095 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[7] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.480
- Setup                         0.207
+ Phase Shift                 100.000
= Required Time               100.273
- Arrival Time                  5.683
= Slack Time                   94.590
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.079 |       |   0.033 |   94.623 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.776 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.039 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.692 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.478 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.428 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.157 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.318 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.535 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.626 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.776 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.142 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.439 |  100.030 | 
     | SDController/LoadFIFO/U113              | C v -> Y ^   | OAI22X1 | 0.427 | 0.243 |   5.682 |  100.273 | 
     | SDController/LoadFIFO/\count_out_reg[7] | D ^          | DFFSR   | 0.427 | 0.001 |   5.683 |  100.273 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -94.558 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.405 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.142 | 
     | SDController/LoadFIFO/\count_out_reg[7] | CLK ^      | DFFSR | 0.304 | 0.032 |   0.480 |  -94.110 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[6] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.482
- Setup                         0.206
+ Phase Shift                 100.000
= Required Time               100.276
- Arrival Time                  5.683
= Slack Time                   94.593
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.079 |       |   0.033 |   94.625 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.778 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.041 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.694 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.481 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.430 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.160 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.320 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.537 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.629 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.778 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.144 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.439 |  100.032 | 
     | SDController/LoadFIFO/U110              | C v -> Y ^   | OAI22X1 | 0.424 | 0.243 |   5.683 |  100.275 | 
     | SDController/LoadFIFO/\count_out_reg[6] | D ^          | DFFSR   | 0.424 | 0.001 |   5.683 |  100.276 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -94.560 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.408 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.145 | 
     | SDController/LoadFIFO/\count_out_reg[6] | CLK ^      | DFFSR | 0.304 | 0.034 |   0.482 |  -94.111 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[8] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[8] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.483
- Setup                         0.203
+ Phase Shift                 100.000
= Required Time               100.280
- Arrival Time                  5.684
= Slack Time                   94.596
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.079 |       |   0.033 |   94.629 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.781 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.044 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.698 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.484 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.434 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.163 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.324 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.540 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.632 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.782 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.148 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.440 |  100.036 | 
     | SDController/LoadFIFO/U115              | C v -> Y ^   | OAI22X1 | 0.414 | 0.244 |   5.683 |  100.280 | 
     | SDController/LoadFIFO/\count_out_reg[8] | D ^          | DFFSR   | 0.414 | 0.000 |   5.684 |  100.280 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -94.564 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.411 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.148 | 
     | SDController/LoadFIFO/\count_out_reg[8] | CLK ^      | DFFSR | 0.303 | 0.035 |   0.483 |  -94.114 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[2] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.491
- Setup                         0.211
+ Phase Shift                 100.000
= Required Time               100.280
- Arrival Time                  5.682
= Slack Time                   94.598
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.079 |       |   0.033 |   94.631 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.783 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.046 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.699 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.486 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.436 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.165 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.326 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.542 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.634 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.784 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.149 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.439 |  100.038 | 
     | SDController/LoadFIFO/U126              | C v -> Y ^   | OAI22X1 | 0.438 | 0.242 |   5.681 |  100.279 | 
     | SDController/LoadFIFO/\count_out_reg[2] | D ^          | DFFSR   | 0.438 | 0.001 |   5.682 |  100.280 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -94.566 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.413 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.150 | 
     | SDController/LoadFIFO/\count_out_reg[2] | CLK ^      | DFFSR | 0.304 | 0.043 |   0.491 |  -94.108 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[5] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.483
- Setup                         0.207
+ Phase Shift                 100.000
= Required Time               100.276
- Arrival Time                  5.678
= Slack Time                   94.598
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.079 |       |   0.033 |   94.631 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.784 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.046 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.700 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.486 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.436 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.165 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.326 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.542 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.634 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.784 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.150 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.440 |  100.038 | 
     | SDController/LoadFIFO/U105              | C v -> Y ^   | OAI22X1 | 0.427 | 0.238 |   5.678 |  100.276 | 
     | SDController/LoadFIFO/\count_out_reg[5] | D ^          | DFFSR   | 0.427 | 0.000 |   5.678 |  100.276 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -94.566 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.413 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.150 | 
     | SDController/LoadFIFO/\count_out_reg[5] | CLK ^      | DFFSR | 0.304 | 0.035 |   0.483 |  -94.115 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[3] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.484
- Setup                         0.206
+ Phase Shift                 100.000
= Required Time               100.278
- Arrival Time                  5.670
= Slack Time                   94.608
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.079 |       |   0.033 |   94.641 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.793 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.056 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.709 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.496 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.445 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.175 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.335 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.552 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.644 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.793 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.159 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.439 |  100.047 | 
     | SDController/LoadFIFO/U124              | C v -> Y ^   | OAI22X1 | 0.423 | 0.230 |   5.670 |  100.278 | 
     | SDController/LoadFIFO/\count_out_reg[3] | D ^          | DFFSR   | 0.423 | 0.001 |   5.670 |  100.278 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -94.575 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.423 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.160 | 
     | SDController/LoadFIFO/\count_out_reg[3] | CLK ^      | DFFSR | 0.304 | 0.036 |   0.484 |  -94.124 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[0] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.436
- Setup                         0.119
+ Phase Shift                 100.000
= Required Time               100.317
- Arrival Time                  5.698
= Slack Time                   94.619
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.079 |       |   0.033 |   94.652 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.804 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.067 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.720 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.507 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.456 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.103 | 0.422 |   3.260 |   97.879 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.231 | 0.191 |   3.450 |   98.069 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.539 | 0.447 |   3.897 |   98.516 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.260 | 0.293 |   4.190 |   98.809 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.219 | 0.071 |   4.260 |   98.880 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.864 | 0.647 |   4.907 |   99.526 | 
     | ShiftRegister/U20                            | B ^ -> Y v   | AOI22X1 | 0.369 | 0.295 |   5.202 |   99.821 | 
     | ShiftRegister/U11                            | A v -> Y ^   | NAND2X1 | 0.210 | 0.248 |   5.451 |  100.070 | 
     | ShiftRegister/shift_out/U20                  | B ^ -> Y v   | MUX2X1  | 0.152 | 0.122 |   5.573 |  100.192 | 
     | ShiftRegister/shift_out/U17                  | B v -> Y ^   | NAND2X1 | 0.119 | 0.124 |   5.697 |  100.316 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | D ^          | DFFSR   | 0.119 | 0.000 |   5.698 |  100.317 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.079 |       |   0.033 |  -94.587 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.434 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.200 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | CLK ^      | DFFSR | 0.297 | 0.017 |   0.436 |  -94.183 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[1] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.489
- Setup                         0.203
+ Phase Shift                 100.000
= Required Time               100.285
- Arrival Time                  5.651
= Slack Time                   94.635
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.079 |       |   0.033 |   94.667 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.820 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.083 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.736 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.522 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.472 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.760 | 0.729 |   3.567 |   98.201 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.236 | 0.161 |   3.727 |   98.362 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.364 | 0.217 |   3.944 |   98.579 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.177 | 0.092 |   4.036 |   98.670 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.146 | 0.150 |   4.185 |   98.820 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.476 | 0.366 |   4.551 |   99.186 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.999 | 0.888 |   5.440 |  100.074 | 
     | SDController/LoadFIFO/U120              | C v -> Y ^   | OAI22X1 | 0.417 | 0.211 |   5.650 |  100.285 | 
     | SDController/LoadFIFO/\count_out_reg[1] | D ^          | DFFSR   | 0.417 | 0.000 |   5.651 |  100.285 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -94.602 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.449 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.187 | 
     | SDController/LoadFIFO/\count_out_reg[1] | CLK ^      | DFFSR | 0.304 | 0.041 |   0.489 |  -94.146 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[2] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.444
- Setup                         0.135
+ Phase Shift                 100.000
= Required Time               100.309
- Arrival Time                  5.566
= Slack Time                   94.743
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.079 |       |   0.033 |   94.776 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.928 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.191 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.844 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.631 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.580 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.103 | 0.422 |   3.259 |   98.003 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.231 | 0.191 |   3.450 |   98.193 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.539 | 0.447 |   3.897 |   98.640 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.260 | 0.293 |   4.190 |   98.933 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.219 | 0.071 |   4.260 |   99.004 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.864 | 0.647 |   4.907 |   99.650 | 
     | ShiftRegister/U25                            | D ^ -> Y v   | AOI22X1 | 0.303 | 0.188 |   5.095 |   99.838 | 
     | ShiftRegister/U26                            | C v -> Y ^   | OAI21X1 | 0.207 | 0.204 |   5.299 |  100.042 | 
     | ShiftRegister/shift_out/U27                  | A ^ -> Y v   | NAND2X1 | 0.176 | 0.105 |   5.404 |  100.147 | 
     | ShiftRegister/shift_out/U28                  | C v -> Y ^   | NAND3X1 | 0.199 | 0.162 |   5.566 |  100.309 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | D ^          | DFFSR   | 0.199 | 0.001 |   5.566 |  100.309 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.079 |       |   0.033 |  -94.711 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.558 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.324 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | CLK ^      | DFFSR | 0.300 | 0.026 |   0.444 |  -94.299 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[6] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.452
- Setup                         0.133
+ Phase Shift                 100.000
= Required Time               100.319
- Arrival Time                  5.571
= Slack Time                   94.747
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.079 |       |   0.033 |   94.780 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.932 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.195 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.849 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.635 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.585 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.103 | 0.422 |   3.260 |   98.007 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.231 | 0.191 |   3.450 |   98.198 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.539 | 0.447 |   3.897 |   98.644 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.260 | 0.293 |   4.190 |   98.937 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.219 | 0.071 |   4.260 |   99.008 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.864 | 0.647 |   4.907 |   99.655 | 
     | ShiftRegister/U37                            | D ^ -> Y v   | AOI22X1 | 0.336 | 0.246 |   5.153 |   99.901 | 
     | ShiftRegister/U38                            | C v -> Y ^   | OAI21X1 | 0.209 | 0.188 |   5.341 |  100.089 | 
     | ShiftRegister/shift_out/U43                  | A ^ -> Y v   | NAND2X1 | 0.155 | 0.084 |   5.425 |  100.173 | 
     | ShiftRegister/shift_out/U44                  | C v -> Y ^   | NAND3X1 | 0.188 | 0.145 |   5.571 |  100.318 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | D ^          | DFFSR   | 0.188 | 0.001 |   5.571 |  100.319 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.079 |       |   0.033 |  -94.715 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.562 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.328 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | CLK ^      | DFFSR | 0.301 | 0.033 |   0.452 |  -94.296 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[1] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.444
- Setup                         0.135
+ Phase Shift                 100.000
= Required Time               100.308
- Arrival Time                  5.558
= Slack Time                   94.750
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.079 |       |   0.033 |   94.783 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.935 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.198 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.851 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.638 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.588 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.103 | 0.422 |   3.259 |   98.010 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.231 | 0.191 |   3.450 |   98.200 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.539 | 0.447 |   3.897 |   98.647 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.260 | 0.293 |   4.190 |   98.940 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.219 | 0.071 |   4.260 |   99.011 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.864 | 0.647 |   4.907 |   99.657 | 
     | ShiftRegister/U22                            | D ^ -> Y v   | AOI22X1 | 0.271 | 0.161 |   5.068 |   99.819 | 
     | ShiftRegister/U23                            | C v -> Y ^   | OAI21X1 | 0.205 | 0.191 |   5.259 |  100.009 | 
     | ShiftRegister/shift_out/U23                  | B ^ -> Y v   | NAND2X1 | 0.178 | 0.134 |   5.393 |  100.144 | 
     | ShiftRegister/shift_out/U24                  | C v -> Y ^   | NAND3X1 | 0.200 | 0.164 |   5.557 |  100.308 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[1] | D ^          | DFFSR   | 0.200 | 0.001 |   5.558 |  100.308 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.079 |       |   0.033 |  -94.718 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.565 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.331 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[1] | CLK ^      | DFFSR | 0.300 | 0.025 |   0.444 |  -94.307 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[7] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.450
- Setup                         0.130
+ Phase Shift                 100.000
= Required Time               100.320
- Arrival Time                  5.565
= Slack Time                   94.755
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.079 |       |   0.033 |   94.787 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.940 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.203 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.856 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.642 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.592 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.103 | 0.422 |   3.260 |   98.014 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.231 | 0.191 |   3.450 |   98.205 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.539 | 0.447 |   3.897 |   98.652 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.260 | 0.293 |   4.190 |   98.944 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.219 | 0.071 |   4.260 |   99.015 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.864 | 0.647 |   4.907 |   99.662 | 
     | ShiftRegister/U40                            | D ^ -> Y v   | AOI22X1 | 0.364 | 0.192 |   5.099 |   99.854 | 
     | ShiftRegister/U41                            | C v -> Y ^   | OAI21X1 | 0.234 | 0.229 |   5.328 |  100.083 | 
     | ShiftRegister/shift_out/U47                  | A ^ -> Y v   | NAND2X1 | 0.170 | 0.099 |   5.427 |  100.181 | 
     | ShiftRegister/shift_out/U48                  | C v -> Y ^   | NAND3X1 | 0.171 | 0.138 |   5.565 |  100.320 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[7] | D ^          | DFFSR   | 0.171 | 0.000 |   5.565 |  100.320 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.079 |       |   0.033 |  -94.722 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.569 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.336 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[7] | CLK ^      | DFFSR | 0.301 | 0.031 |   0.450 |  -94.305 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[3] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.448
- Setup                         0.133
+ Phase Shift                 100.000
= Required Time               100.315
- Arrival Time                  5.532
= Slack Time                   94.784
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.079 |       |   0.033 |   94.816 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.969 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.232 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.885 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.671 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.621 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.103 | 0.422 |   3.260 |   98.043 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.231 | 0.191 |   3.450 |   98.234 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.539 | 0.447 |   3.897 |   98.681 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.260 | 0.293 |   4.190 |   98.973 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.219 | 0.071 |   4.260 |   99.044 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.864 | 0.647 |   4.907 |   99.691 | 
     | ShiftRegister/U28                            | D ^ -> Y v   | AOI22X1 | 0.297 | 0.181 |   5.089 |   99.872 | 
     | ShiftRegister/U29                            | C v -> Y ^   | OAI21X1 | 0.201 | 0.195 |   5.283 |  100.067 | 
     | ShiftRegister/shift_out/U31                  | A ^ -> Y v   | NAND2X1 | 0.170 | 0.099 |   5.382 |  100.165 | 
     | ShiftRegister/shift_out/U32                  | C v -> Y ^   | NAND3X1 | 0.186 | 0.149 |   5.531 |  100.315 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[3] | D ^          | DFFSR   | 0.186 | 0.001 |   5.532 |  100.315 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.079 |       |   0.033 |  -94.751 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.598 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.365 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[3] | CLK ^      | DFFSR | 0.301 | 0.029 |   0.448 |  -94.336 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[5] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.449
- Setup                         0.129
+ Phase Shift                 100.000
= Required Time               100.319
- Arrival Time                  5.521
= Slack Time                   94.799
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.079 |       |   0.033 |   94.831 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   94.984 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.247 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.900 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.686 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.636 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.103 | 0.422 |   3.260 |   98.058 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.231 | 0.191 |   3.450 |   98.249 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.539 | 0.447 |   3.897 |   98.696 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.260 | 0.293 |   4.190 |   98.988 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.219 | 0.071 |   4.260 |   99.059 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.864 | 0.647 |   4.907 |   99.706 | 
     | ShiftRegister/U34                            | D ^ -> Y v   | AOI22X1 | 0.288 | 0.184 |   5.091 |   99.890 | 
     | ShiftRegister/U35                            | C v -> Y ^   | OAI21X1 | 0.231 | 0.201 |   5.293 |  100.091 | 
     | ShiftRegister/shift_out/U39                  | A ^ -> Y v   | NAND2X1 | 0.164 | 0.092 |   5.385 |  100.183 | 
     | ShiftRegister/shift_out/U40                  | C v -> Y ^   | NAND3X1 | 0.170 | 0.136 |   5.521 |  100.319 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[5] | D ^          | DFFSR   | 0.170 | 0.000 |   5.521 |  100.319 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.079 |       |   0.033 |  -94.766 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.613 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.380 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[5] | CLK ^      | DFFSR | 0.301 | 0.030 |   0.449 |  -94.350 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[4] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.448
- Setup                         0.131
+ Phase Shift                 100.000
= Required Time               100.318
- Arrival Time                  5.503
= Slack Time                   94.815
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.079 |       |   0.033 |   94.847 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   95.000 | 
     | clk__L2_I2                                   | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.263 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.916 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.702 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.652 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.103 | 0.422 |   3.260 |   98.074 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.231 | 0.191 |   3.450 |   98.265 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.539 | 0.447 |   3.897 |   98.712 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.260 | 0.293 |   4.190 |   99.004 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.219 | 0.071 |   4.260 |   99.075 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.864 | 0.647 |   4.907 |   99.722 | 
     | ShiftRegister/U31                            | D ^ -> Y v   | AOI22X1 | 0.274 | 0.168 |   5.075 |   99.890 | 
     | ShiftRegister/U32                            | C v -> Y ^   | OAI21X1 | 0.234 | 0.200 |   5.275 |  100.090 | 
     | ShiftRegister/shift_out/U35                  | A ^ -> Y v   | NAND2X1 | 0.161 | 0.088 |   5.363 |  100.178 | 
     | ShiftRegister/shift_out/U36                  | C v -> Y ^   | NAND3X1 | 0.177 | 0.139 |   5.503 |  100.317 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | D ^          | DFFSR   | 0.177 | 0.000 |   5.503 |  100.318 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.079 |       |   0.033 |  -94.782 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.630 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -94.396 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | CLK ^      | DFFSR | 0.301 | 0.030 |   0.448 |  -94.366 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[15] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.473
- Setup                         0.212
+ Phase Shift                 100.000
= Required Time               100.262
- Arrival Time                  5.376
= Slack Time                   94.886
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.079 |       |   0.033 |   94.918 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   95.071 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.334 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   95.987 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.773 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.723 | 
     | SDController/U60                         | B v -> Y ^   | NAND3X1 | 0.596 | 0.642 |   3.479 |   98.365 | 
     | SDController/U376                        | D ^ -> Y v   | OAI22X1 | 0.267 | 0.223 |   3.702 |   98.587 | 
     | SDController/U126                        | B v -> Y v   | OR2X2   | 0.189 | 0.301 |   4.003 |   98.888 | 
     | SDController/LoadFIFO/U98                | C v -> Y ^   | AOI21X1 | 0.136 | 0.110 |   4.113 |   98.999 | 
     | SDController/LoadFIFO/U32                | B ^ -> Y ^   | AND2X2  | 0.081 | 0.153 |   4.266 |   99.152 | 
     | SDController/LoadFIFO/U21                | A ^ -> Y v   | INVX2   | 1.077 | 0.764 |   5.030 |   99.916 | 
     | SDController/LoadFIFO/U128               | A v -> Y ^   | OAI22X1 | 0.441 | 0.345 |   5.375 |  100.261 | 
     | SDController/LoadFIFO/\count_out_reg[15] | D ^          | DFFSR   | 0.441 | 0.001 |   5.376 |  100.262 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.079 |       |   0.033 |  -94.853 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.700 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.438 | 
     | SDController/LoadFIFO/\count_out_reg[15] | CLK ^      | DFFSR | 0.303 | 0.025 |   0.473 |  -94.412 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[0] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.458
- Setup                         0.208
+ Phase Shift                 100.000
= Required Time               100.251
- Arrival Time                  5.350
= Slack Time                   94.901
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.079 |       |   0.033 |   94.934 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   95.086 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.349 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   96.002 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.789 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.738 | 
     | SDController/U60                        | B v -> Y ^   | NAND3X1 | 0.596 | 0.642 |   3.479 |   98.380 | 
     | SDController/U376                       | D ^ -> Y v   | OAI22X1 | 0.267 | 0.223 |   3.702 |   98.603 | 
     | SDController/U126                       | B v -> Y v   | OR2X2   | 0.189 | 0.301 |   4.003 |   98.904 | 
     | SDController/LoadFIFO/U98               | C v -> Y ^   | AOI21X1 | 0.136 | 0.110 |   4.113 |   99.014 | 
     | SDController/LoadFIFO/U32               | B ^ -> Y ^   | AND2X2  | 0.081 | 0.153 |   4.266 |   99.167 | 
     | SDController/LoadFIFO/U21               | A ^ -> Y v   | INVX2   | 1.077 | 0.764 |   5.030 |   99.931 | 
     | SDController/LoadFIFO/U118              | A v -> Y ^   | OAI22X1 | 0.429 | 0.319 |   5.349 |  100.250 | 
     | SDController/LoadFIFO/\count_out_reg[0] | D ^          | DFFSR   | 0.429 | 0.001 |   5.350 |  100.251 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -94.868 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.716 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.453 | 
     | SDController/LoadFIFO/\count_out_reg[0] | CLK ^      | DFFSR | 0.295 | 0.010 |   0.458 |  -94.443 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[4] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.487
- Setup                         0.203
+ Phase Shift                 100.000
= Required Time               100.284
- Arrival Time                  5.329
= Slack Time                   94.955
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.079 |       |   0.033 |   94.987 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   95.140 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.403 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   96.056 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   96.843 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   97.792 | 
     | SDController/U60                        | B v -> Y ^   | NAND3X1 | 0.596 | 0.642 |   3.479 |   98.434 | 
     | SDController/U376                       | D ^ -> Y v   | OAI22X1 | 0.267 | 0.223 |   3.702 |   98.657 | 
     | SDController/U126                       | B v -> Y v   | OR2X2   | 0.189 | 0.301 |   4.003 |   98.958 | 
     | SDController/LoadFIFO/U98               | C v -> Y ^   | AOI21X1 | 0.136 | 0.110 |   4.113 |   99.068 | 
     | SDController/LoadFIFO/U32               | B ^ -> Y ^   | AND2X2  | 0.081 | 0.153 |   4.266 |   99.221 | 
     | SDController/LoadFIFO/U21               | A ^ -> Y v   | INVX2   | 1.077 | 0.764 |   5.030 |   99.985 | 
     | SDController/LoadFIFO/U107              | A v -> Y ^   | OAI22X1 | 0.415 | 0.299 |   5.329 |  100.283 | 
     | SDController/LoadFIFO/\count_out_reg[4] | D ^          | DFFSR   | 0.415 | 0.000 |   5.329 |  100.284 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -94.922 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -94.770 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.507 | 
     | SDController/LoadFIFO/\count_out_reg[4] | CLK ^      | DFFSR | 0.304 | 0.039 |   0.487 |  -94.468 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin SDController/\state_reg[0] /CLK 
Endpoint:   SDController/\state_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: SDController/\state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.492
- Setup                         0.169
+ Phase Shift                 100.000
= Required Time               100.323
- Arrival Time                  4.881
= Slack Time                   95.442
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                            | clk ^        |         | 0.079 |       |   0.033 |   95.475 | 
     | clk__L1_I0                 | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   95.627 | 
     | clk__L2_I2                 | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.890 | 
     | SDController/\state_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   96.543 | 
     | SDController/U142          | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   97.330 | 
     | SDController/U15           | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   98.279 | 
     | SDController/U60           | B v -> Y ^   | NAND3X1 | 0.596 | 0.642 |   3.479 |   98.921 | 
     | SDController/U160          | A ^ -> Y v   | NAND2X1 | 0.400 | 0.263 |   3.742 |   99.184 | 
     | SDController/U207          | A v -> Y ^   | NOR2X1  | 0.186 | 0.132 |   3.874 |   99.316 | 
     | SDController/U220          | A ^ -> Y v   | NAND3X1 | 0.156 | 0.099 |   3.973 |   99.415 | 
     | SDController/U221          | C v -> Y ^   | NOR3X1  | 0.257 | 0.127 |   4.100 |   99.542 | 
     | SDController/U46           | A ^ -> Y v   | INVX2   | 0.199 | 0.193 |   4.293 |   99.735 | 
     | SDController/U10           | A v -> Y ^   | NAND2X1 | 0.415 | 0.353 |   4.646 |  100.088 | 
     | SDController/U79           | A ^ -> Y v   | INVX2   | 0.150 | 0.112 |   4.758 |  100.200 | 
     | SDController/U323          | D v -> Y ^   | AOI22X1 | 0.313 | 0.122 |   4.881 |  100.323 | 
     | SDController/\state_reg[0] | D ^          | DFFSR   | 0.313 | 0.000 |   4.881 |  100.323 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -95.409 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -95.257 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -94.994 | 
     | SDController/\state_reg[0] | CLK ^      | DFFSR | 0.304 | 0.044 |   0.492 |  -94.950 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin SDController/\state_reg[4] /CLK 
Endpoint:   SDController/\state_reg[4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: SDController/\state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.491
- Setup                         0.129
+ Phase Shift                 100.000
= Required Time               100.362
- Arrival Time                  4.882
= Slack Time                   95.481
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                            | clk ^        |         | 0.079 |       |   0.033 |   95.514 | 
     | clk__L1_I0                 | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   95.666 | 
     | clk__L2_I2                 | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.929 | 
     | SDController/\state_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   96.582 | 
     | SDController/U142          | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   97.369 | 
     | SDController/U15           | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   98.318 | 
     | SDController/U60           | B v -> Y ^   | NAND3X1 | 0.596 | 0.642 |   3.479 |   98.960 | 
     | SDController/U160          | A ^ -> Y v   | NAND2X1 | 0.400 | 0.263 |   3.742 |   99.223 | 
     | SDController/U207          | A v -> Y ^   | NOR2X1  | 0.186 | 0.132 |   3.874 |   99.355 | 
     | SDController/U220          | A ^ -> Y v   | NAND3X1 | 0.156 | 0.099 |   3.973 |   99.454 | 
     | SDController/U221          | C v -> Y ^   | NOR3X1  | 0.257 | 0.127 |   4.100 |   99.581 | 
     | SDController/U46           | A ^ -> Y v   | INVX2   | 0.199 | 0.193 |   4.293 |   99.774 | 
     | SDController/U10           | A v -> Y ^   | NAND2X1 | 0.415 | 0.353 |   4.646 |  100.127 | 
     | SDController/U374          | B ^ -> Y v   | OAI21X1 | 0.221 | 0.093 |   4.739 |  100.219 | 
     | SDController/U375          | B v -> Y ^   | NAND2X1 | 0.166 | 0.143 |   4.881 |  100.362 | 
     | SDController/\state_reg[4] | D ^          | DFFSR   | 0.166 | 0.000 |   4.882 |  100.362 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -95.448 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -95.296 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -95.033 | 
     | SDController/\state_reg[4] | CLK ^      | DFFSR | 0.304 | 0.043 |   0.491 |  -94.990 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin SDController/\state_reg[3] /CLK 
Endpoint:   SDController/\state_reg[3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: SDController/\state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.492
- Setup                         0.122
+ Phase Shift                 100.000
= Required Time               100.370
- Arrival Time                  4.874
= Slack Time                   95.495
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                            | clk ^        |         | 0.079 |       |   0.033 |   95.528 | 
     | clk__L1_I0                 | A ^ -> Y v   | INVX8   | 0.193 | 0.152 |   0.185 |   95.680 | 
     | clk__L2_I2                 | A v -> Y ^   | INVX8   | 0.288 | 0.263 |   0.448 |   95.943 | 
     | SDController/\state_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.269 | 0.653 |   1.101 |   96.596 | 
     | SDController/U142          | A ^ -> Y v   | INVX1   | 0.934 | 0.787 |   1.888 |   97.383 | 
     | SDController/U15           | B v -> Y v   | AND2X1  | 0.729 | 0.950 |   2.837 |   98.332 | 
     | SDController/U60           | B v -> Y ^   | NAND3X1 | 0.596 | 0.642 |   3.479 |   98.974 | 
     | SDController/U160          | A ^ -> Y v   | NAND2X1 | 0.400 | 0.263 |   3.742 |   99.237 | 
     | SDController/U207          | A v -> Y ^   | NOR2X1  | 0.186 | 0.132 |   3.874 |   99.369 | 
     | SDController/U220          | A ^ -> Y v   | NAND3X1 | 0.156 | 0.099 |   3.973 |   99.468 | 
     | SDController/U221          | C v -> Y ^   | NOR3X1  | 0.257 | 0.127 |   4.100 |   99.595 | 
     | SDController/U46           | A ^ -> Y v   | INVX2   | 0.199 | 0.193 |   4.293 |   99.788 | 
     | SDController/U10           | A v -> Y ^   | NAND2X1 | 0.415 | 0.353 |   4.646 |  100.141 | 
     | SDController/U324          | B ^ -> Y v   | OAI21X1 | 0.161 | 0.090 |   4.736 |  100.231 | 
     | SDController/U346          | A v -> Y ^   | NAND2X1 | 0.134 | 0.138 |   4.874 |  100.369 | 
     | SDController/\state_reg[3] | D ^          | DFFSR   | 0.134 | 0.000 |   4.874 |  100.370 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -95.463 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -95.310 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -95.047 | 
     | SDController/\state_reg[3] | CLK ^      | DFFSR | 0.304 | 0.044 |   0.492 |  -95.003 | 
     +--------------------------------------------------------------------------------------+ 

