
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.267406                       # Number of seconds simulated
sim_ticks                                2267405821500                       # Number of ticks simulated
final_tick                               2267405821500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 184404                       # Simulator instruction rate (inst/s)
host_op_rate                                   303664                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              836236456                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835444                       # Number of bytes of host memory used
host_seconds                                  2711.44                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          167808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       534157568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          534325376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       167808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        167808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532130176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532130176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16692424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16697668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16629068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16629068                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              74009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          235580928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             235654937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         74009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            74009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       234686782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234686782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       234686782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             74009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         235580928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            470341719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16697668                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16629068                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16697668                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16629068                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1068587840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534711360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               534325376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532130176                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    983                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8274177                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        34408                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1042086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1044233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1057263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1043044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1042081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1042040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1043150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1044226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1043073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            522030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            523552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522013                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2267392623500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16697668                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16629068                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16696684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2027385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    790.821280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   605.144116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.805441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       238678     11.77%     11.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        87839      4.33%     16.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        68836      3.40%     19.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        70634      3.48%     22.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65444      3.23%     26.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68511      3.38%     29.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        57951      2.86%     32.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        90656      4.47%     36.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1278836     63.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2027385                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.019018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.941703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.052319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521454    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521461                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.022032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.210909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515791     98.91%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.00%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5500      1.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              158      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521461                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 122952160750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            436015004500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83483425000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7363.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26113.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       471.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       235.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    235.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15334738                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7689427                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      68035.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7695724680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4199056125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             65166324600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27074988720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         148095723360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         631750949145                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         806274279000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1690257045630                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            745.459485                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1329758415250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   75713560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  861931002250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               7631305920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4163907000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             65067818400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27064536480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         148095723360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         615705242805                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         820349460000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1688077993965                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            744.498451                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1353289091750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   75713560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  838400325750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       4534811643                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4534811643                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements          17140176                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2046.947715                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254532336                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17142224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.848268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7396005500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2046.947715                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999486                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999486                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          768                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1040                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         288816784                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        288816784                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    156805587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156805587                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97726749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97726749                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254532336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254532336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254532336                       # number of overall hits
system.cpu.dcache.overall_hits::total       254532336                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       408803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        408803                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16733421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16733421                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17142224                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17142224                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17142224                       # number of overall misses
system.cpu.dcache.overall_misses::total      17142224                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  13010572000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13010572000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1301104975500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1301104975500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1314115547500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1314115547500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1314115547500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1314115547500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002600                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.146194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.146194                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.063098                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063098                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.063098                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063098                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31826.018889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31826.018889                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77754.870059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77754.870059                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 76659.571564                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76659.571564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 76659.571564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76659.571564                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     16930768                       # number of writebacks
system.cpu.dcache.writebacks::total          16930768                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       408803                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       408803                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16733421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16733421                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17142224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17142224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17142224                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17142224                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  12601769000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12601769000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1284371554500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1284371554500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1296973323500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1296973323500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1296973323500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1296973323500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.146194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.146194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.063098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.063098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063098                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30826.018889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30826.018889                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76754.870059                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76754.870059                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75659.571564                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75659.571564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75659.571564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75659.571564                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1917289                       # number of replacements
system.cpu.icache.tags.tagsinuse          1151.744843                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673434618                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1919044                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            350.921927                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1151.744843                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.562375                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.562375                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1755                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1599                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.856934                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677272706                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677272706                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    673434618                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673434618                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673434618                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673434618                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673434618                       # number of overall hits
system.cpu.icache.overall_hits::total       673434618                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1919044                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1919044                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1919044                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1919044                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1919044                       # number of overall misses
system.cpu.icache.overall_misses::total       1919044                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  25323747500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25323747500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  25323747500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25323747500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  25323747500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25323747500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002842                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002842                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002842                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002842                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002842                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13196.022342                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13196.022342                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13196.022342                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13196.022342                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13196.022342                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13196.022342                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks      1917289                       # number of writebacks
system.cpu.icache.writebacks::total           1917289                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1919044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1919044                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1919044                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1919044                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1919044                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1919044                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  23404703500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23404703500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  23404703500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23404703500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  23404703500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23404703500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002842                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002842                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002842                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002842                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002842                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002842                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12196.022342                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12196.022342                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12196.022342                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12196.022342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12196.022342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12196.022342                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16705778                       # number of replacements
system.l2.tags.tagsinuse                 31171.494542                       # Cycle average of tags in use
system.l2.tags.total_refs                     4610933                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16738141                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.275475                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    25095.174874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        285.300799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5791.018868                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.765844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.008707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.176728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.951279                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1017                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31175                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987640                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71590295                       # Number of tag accesses
system.l2.tags.data_accesses                 71590295                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     16930768                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16930768                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1917289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1917289                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             142248                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                142248                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1913800                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1913800                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         307552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            307552                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1913800                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                449800                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2363600                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1913800                       # number of overall hits
system.l2.overall_hits::cpu.data               449800                       # number of overall hits
system.l2.overall_hits::total                 2363600                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16591173                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16591173                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5244                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5244                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       101251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          101251                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5244                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16692424                       # number of demand (read+write) misses
system.l2.demand_misses::total               16697668                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5244                       # number of overall misses
system.l2.overall_misses::cpu.data           16692424                       # number of overall misses
system.l2.overall_misses::total              16697668                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1257777819000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1257777819000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    431237500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    431237500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8759268000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8759268000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     431237500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1266537087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1266968324500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    431237500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1266537087000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1266968324500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16930768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16930768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1917289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1917289                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16733421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16733421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1919044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1919044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       408803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        408803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1919044                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          17142224                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19061268                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1919044                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         17142224                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19061268                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.991499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991499                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002733                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.247677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.247677                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002733                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.973761                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.876000                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002733                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.973761                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.876000                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75810.059904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75810.059904                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82234.458429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82234.458429                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86510.434465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86510.434465                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82234.458429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75874.965014                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75876.962250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82234.458429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75874.965014                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75876.962250                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             16629068                       # number of writebacks
system.l2.writebacks::total                  16629068                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        20219                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         20219                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16591173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16591173                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5244                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5244                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       101251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       101251                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16692424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16697668                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16692424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16697668                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1091866089000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1091866089000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    378797500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    378797500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   7746758000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7746758000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    378797500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1099612847000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1099991644500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    378797500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1099612847000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1099991644500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.991499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.247677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.247677                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.973761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.876000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.973761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.876000                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65810.059904                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65810.059904                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72234.458429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72234.458429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76510.434465                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76510.434465                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72234.458429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65874.965014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65876.962250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72234.458429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65874.965014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65876.962250                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             106495                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16629068                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34408                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16591173                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16591173                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        106495                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50058812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50058812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50058812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1066455552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1066455552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1066455552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          33361144                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33361144    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33361144                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66619305000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54521362500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     38118733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     19057465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          62521                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        62521                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2327847                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33559836                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1917289                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          286118                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16733421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16733421                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1919044                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       408803                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5755377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     51424624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              57180001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    122762656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1090335744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1213098400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16705778                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         35767046                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001748                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041773                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35704525     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  62521      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35767046                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        28483395000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1919044000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17142224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
