/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [10:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_7z;
  wire [12:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [28:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[65] | in_data[27]) & (in_data[30] | in_data[19]));
  assign celloutsig_1_5z = ~((celloutsig_1_2z[0] | celloutsig_1_3z[15]) & (celloutsig_1_3z[16] | celloutsig_1_1z[3]));
  assign celloutsig_1_15z = ~((celloutsig_1_5z | celloutsig_1_0z[4]) & (celloutsig_1_5z | in_data[157]));
  assign celloutsig_1_3z = { celloutsig_1_2z[3:1], celloutsig_1_0z, celloutsig_1_0z } & in_data[128:100];
  assign celloutsig_1_8z = in_data[176:168] <= { celloutsig_1_3z[11:4], celloutsig_1_7z };
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z } < { celloutsig_1_3z[18:1], celloutsig_1_8z };
  assign celloutsig_0_2z = celloutsig_0_1z[3:0] < { in_data[69:67], celloutsig_0_0z };
  assign celloutsig_1_13z = celloutsig_1_3z[23:19] < celloutsig_1_9z[5:1];
  assign celloutsig_1_16z = { celloutsig_1_6z[14:13], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_12z } % { 1'h1, celloutsig_1_11z[5:0], celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_4z[6:2], 1'h1, celloutsig_0_4z[0] } % { 1'h1, celloutsig_0_1z[6:1] };
  assign celloutsig_1_0z = in_data[180:168] % { 1'h1, in_data[114:103] };
  assign celloutsig_1_9z = celloutsig_1_6z[16:11] % { 1'h1, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_1z[5:3] % { 1'h1, celloutsig_1_3z[8:7] };
  assign celloutsig_1_1z = in_data[125:119] % { 1'h1, in_data[174:169] };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z } % { 1'h1, in_data[124:115], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_3z[28:25] % { 1'h1, celloutsig_1_3z[25:23] };
  assign celloutsig_1_7z = { celloutsig_1_6z[8:3], celloutsig_1_4z, celloutsig_1_1z } != { celloutsig_1_6z[14:3], celloutsig_1_2z };
  assign celloutsig_0_5z = { in_data[67:60], celloutsig_0_0z } << { celloutsig_0_4z[8:2], 1'h1, celloutsig_0_4z[0] };
  assign celloutsig_1_11z = celloutsig_1_0z[12:5] >>> { celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_16z[8:4], celloutsig_1_16z, celloutsig_1_13z } - { celloutsig_1_9z[5:4], celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[152:149] - in_data[143:140];
  assign celloutsig_0_1z = { in_data[33:29], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - in_data[13:6];
  assign celloutsig_1_4z = celloutsig_1_2z[3:1] ~^ celloutsig_1_3z[13:11];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_14z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_1z[3:0], celloutsig_0_7z };
  assign { celloutsig_0_4z[0], celloutsig_0_4z[8:2] } = { celloutsig_0_2z, in_data[65:59] } ~^ { celloutsig_0_0z, in_data[28:22] };
  assign out_data[35:33] = celloutsig_0_5z[6:4] & celloutsig_0_4z[4:2];
  assign celloutsig_0_4z[1] = 1'h1;
  assign { out_data[130:128], out_data[111:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z[3], celloutsig_0_14z };
endmodule
