

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Tue Apr 10 00:18:54 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist_fp32_naive
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  129|  129|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  128|  128|         2|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    103|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     81|
|Register         |        -|      -|      51|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     117|    423|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |mnist_fp32_naive_g8j_U43  |mnist_fp32_naive_g8j  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |ii_1_fu_100_p2     |     +    |      0|  0|  15|           7|           1|
    |ap_block_state2    |    and   |      0|  0|   8|           1|           1|
    |ap_condition_94    |    and   |      0|  0|   8|           1|           1|
    |tmp_9_fu_141_p2    |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_94_p2  |   icmp   |      0|  0|  11|           7|           8|
    |notlhs_fu_123_p2   |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_129_p2   |   icmp   |      0|  0|  18|          23|           1|
    |ap_block_state1    |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3    |    or    |      0|  0|   8|           1|           1|
    |tmp_7_fu_135_p2    |    or    |      0|  0|   8|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 103|          51|          18|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          4|    1|          4|
    |ap_done           |   9|          2|    1|          2|
    |data_in_V_blk_n   |   9|          2|    1|          2|
    |data_out_V_blk_n  |   9|          2|    1|          2|
    |data_out_V_din    |  15|          3|   32|         96|
    |ii_reg_78         |   9|          2|    7|         14|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  81|         17|   44|        122|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   3|   0|    3|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ii_1_reg_150    |   7|   0|    7|          0|
    |ii_reg_78       |   7|   0|    7|          0|
    |start_once_reg  |   1|   0|    1|          0|
    |tmp_1_reg_155   |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  51|   0|   51|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     relu     | return value |
|start_full_n       |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     relu     | return value |
|start_out          | out |    1| ap_ctrl_hs |     relu     | return value |
|start_write        | out |    1| ap_ctrl_hs |     relu     | return value |
|data_in_V_dout     |  in |   32|   ap_fifo  |   data_in_V  |    pointer   |
|data_in_V_empty_n  |  in |    1|   ap_fifo  |   data_in_V  |    pointer   |
|data_in_V_read     | out |    1|   ap_fifo  |   data_in_V  |    pointer   |
|data_out_V_din     | out |   32|   ap_fifo  |  data_out_V  |    pointer   |
|data_out_V_full_n  |  in |    1|   ap_fifo  |  data_out_V  |    pointer   |
|data_out_V_write   | out |    1|   ap_fifo  |  data_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)"
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [mnist_fp32_naive/relu_activation.hpp:7]

 <State 2> : 3.63ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%ii = phi i7 [ 0, %0 ], [ %ii_1, %5 ]"
ST_2 : Operation 8 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %ii, -64" [mnist_fp32_naive/relu_activation.hpp:7]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"
ST_2 : Operation 10 [1/1] (1.87ns)   --->   "%ii_1 = add i7 %ii, 1" [mnist_fp32_naive/relu_activation.hpp:7]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %2" [mnist_fp32_naive/relu_activation.hpp:7]
ST_2 : Operation 12 [1/1] (3.63ns)   --->   "%tmp_1 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %data_in_V)" [mnist_fp32_naive/relu_activation.hpp:8]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret void" [mnist_fp32_naive/relu_activation.hpp:12]

 <State 3> : 7.72ns
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%data_to_int = bitcast float %tmp_1 to i32" [mnist_fp32_naive/relu_activation.hpp:8]
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_to_int, i32 23, i32 30)" [mnist_fp32_naive/relu_activation.hpp:8]
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %data_to_int to i23" [mnist_fp32_naive/relu_activation.hpp:8]
ST_3 : Operation 17 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_4, -1" [mnist_fp32_naive/relu_activation.hpp:8]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp, 0" [mnist_fp32_naive/relu_activation.hpp:8]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_7 = or i1 %notrhs, %notlhs" [mnist_fp32_naive/relu_activation.hpp:8]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (6.78ns)   --->   "%tmp_8 = fcmp ogt float %tmp_1, 0.000000e+00" [mnist_fp32_naive/relu_activation.hpp:9]   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_9 = and i1 %tmp_7, %tmp_8" [mnist_fp32_naive/relu_activation.hpp:9]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %3, label %4" [mnist_fp32_naive/relu_activation.hpp:9]
ST_3 : Operation 23 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %data_out_V, float 0.000000e+00)" [mnist_fp32_naive/relu_activation.hpp:10]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br label %5"
ST_3 : Operation 25 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %data_out_V, float %tmp_1)" [mnist_fp32_naive/relu_activation.hpp:9]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %5" [mnist_fp32_naive/relu_activation.hpp:9]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [mnist_fp32_naive/relu_activation.hpp:7]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4  (specinterface    ) [ 0000]
StgValue_5  (specinterface    ) [ 0000]
StgValue_6  (br               ) [ 0111]
ii          (phi              ) [ 0010]
exitcond    (icmp             ) [ 0011]
empty       (speclooptripcount) [ 0000]
ii_1        (add              ) [ 0111]
StgValue_11 (br               ) [ 0000]
tmp_1       (read             ) [ 0001]
StgValue_13 (ret              ) [ 0000]
data_to_int (bitcast          ) [ 0000]
tmp_4       (partselect       ) [ 0000]
tmp         (trunc            ) [ 0000]
notlhs      (icmp             ) [ 0000]
notrhs      (icmp             ) [ 0000]
tmp_7       (or               ) [ 0000]
tmp_8       (fcmp             ) [ 0000]
tmp_9       (and              ) [ 0011]
StgValue_22 (br               ) [ 0000]
StgValue_23 (write            ) [ 0000]
StgValue_24 (br               ) [ 0000]
StgValue_25 (write            ) [ 0000]
StgValue_26 (br               ) [ 0000]
StgValue_27 (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/3 StgValue_25/3 "/>
</bind>
</comp>

<comp id="78" class="1005" name="ii_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="1"/>
<pin id="80" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="ii_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_8_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="exitcond_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="7" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ii_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_1/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="data_to_int_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_to_int/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_4_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="0" index="3" bw="6" slack="0"/>
<pin id="114" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="notlhs_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="notrhs_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="23" slack="0"/>
<pin id="131" dir="0" index="1" bw="23" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_7_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_9_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="ii_1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ii_1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="tmp_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="48" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="62" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="60" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="81"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="60" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="82" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="40" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="82" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="46" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="115"><net_src comp="50" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="122"><net_src comp="106" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="109" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="56" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="119" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="123" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="89" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="100" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="158"><net_src comp="64" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V | {3 }
 - Input state : 
	Port: relu : data_in_V | {2 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		ii_1 : 1
		StgValue_11 : 2
	State 3
		tmp_4 : 1
		tmp : 1
		notlhs : 2
		notrhs : 2
		tmp_7 : 3
		tmp_9 : 3
		StgValue_22 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   fcmp   |    tmp_8_fu_89   |    0    |    66   |   239   |
|----------|------------------|---------|---------|---------|
|          |  exitcond_fu_94  |    0    |    0    |    11   |
|   icmp   |   notlhs_fu_123  |    0    |    0    |    11   |
|          |   notrhs_fu_129  |    0    |    0    |    18   |
|----------|------------------|---------|---------|---------|
|    add   |    ii_1_fu_100   |    0    |    0    |    15   |
|----------|------------------|---------|---------|---------|
|    or    |   tmp_7_fu_135   |    0    |    0    |    8    |
|----------|------------------|---------|---------|---------|
|    and   |   tmp_9_fu_141   |    0    |    0    |    8    |
|----------|------------------|---------|---------|---------|
|   read   | tmp_1_read_fu_64 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   write  |  grp_write_fu_70 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|partselect|   tmp_4_fu_109   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   trunc  |    tmp_fu_119    |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    0    |    66   |   310   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
| ii_1_reg_150|    7   |
|  ii_reg_78  |    7   |
|tmp_1_reg_155|   32   |
+-------------+--------+
|    Total    |   46   |
+-------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_70 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   310  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   46   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   112  |   319  |
+-----------+--------+--------+--------+--------+
