

================================================================
== Vitis HLS Report for 'do_gelu'
================================================================
* Date:           Sun Jun 22 19:53:05 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        test_gelu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.752 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9509|     9509|  95.090 us|  95.090 us|  9509|  9509|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TT_LOOP_CT_LOOP  |     9506|     9506|         2|          1|          1|  9506|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%this_table_addr = getelementptr i8 %this_table, i64 0, i64 0" [./gelu.h:69]   --->   Operation 6 'getelementptr' 'this_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.79ns)   --->   "%this_table_load = load i6 %this_table_addr" [./gelu.h:69]   --->   Operation 7 'load' 'this_table_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %this_table, i64 666, i64 37, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o_stream_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_stream_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.79ns)   --->   "%this_table_load = load i6 %this_table_addr" [./gelu.h:69]   --->   Operation 11 'load' 'this_table_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_2 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln54 = br void" [./gelu.h:54]   --->   Operation 12 'br' 'br_ln54' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 0.98>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 0, void, i14 %add_ln54, void %.split2" [./gelu.h:54]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.98ns)   --->   "%add_ln54 = add i14 %indvar_flatten, i14 1" [./gelu.h:54]   --->   Operation 14 'add' 'add_ln54' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln54 = icmp_eq  i14 %indvar_flatten, i14 9506" [./gelu.h:54]   --->   Operation 15 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split2, void" [./gelu.h:54]   --->   Operation 16 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TT_LOOP_CT_LOOP_str"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9506, i64 9506, i64 9506"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (1.75ns)   --->   "%p_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %i_stream_V" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'p_0' <Predicate = (!icmp_ln54)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln174_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %this_table_load, i8 %this_table_load, i8 %this_table_load, i8 %this_table_load" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 22 'bitconcatenate' 'or_ln174_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (1.75ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %o_stream_V, i32 %or_ln174_2" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'write' 'write_ln174' <Predicate = (!icmp_ln54)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [./gelu.h:79]   --->   Operation 25 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('this_table_addr', ./gelu.h:69) [7]  (0 ns)
	'load' operation ('this_table_load', ./gelu.h:69) on array 'this_table' [8]  (0.79 ns)

 <State 2>: 0.79ns
The critical path consists of the following:
	'load' operation ('this_table_load', ./gelu.h:69) on array 'this_table' [8]  (0.79 ns)

 <State 3>: 0.989ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ./gelu.h:54) with incoming values : ('add_ln54', ./gelu.h:54) [11]  (0 ns)
	'add' operation ('add_ln54', ./gelu.h:54) [12]  (0.989 ns)

 <State 4>: 1.75ns
The critical path consists of the following:
	fifo read on port 'i_stream_V' (F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [20]  (1.75 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
