// Seed: 3577041545
module module_0 (
    input id_0
    , id_21,
    input logic id_1,
    output id_2,
    output logic id_3,
    output id_4
    , id_22,
    input logic id_5,
    input wire id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input logic id_10
    , id_23,
    input id_11,
    input logic id_12,
    output id_13,
    output id_14,
    input logic id_15,
    output id_16,
    input id_17,
    output id_18,
    output logic id_19,
    input logic id_20
);
  type_34(
      id_9, id_5, id_21 / 1, id_0 - id_21, id_0 <= id_6[1]
  );
  always @(1, posedge 1) begin
    id_3 = id_1;
  end
endmodule
