

================================================================
== Vitis HLS Report for 'compute_rows_Pipeline_smx_0'
================================================================
* Date:           Wed Oct  1 10:14:40 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.427 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      769|      769|  7.690 us|  7.690 us|  769|  769|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- smx_0   |      767|      767|         2|          1|          1|   767|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%xmax_3 = alloca i32 1"   --->   Operation 5 'alloca' 'xmax_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_32, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_33, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_34, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_35, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_36, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_37, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_38, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_39, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_40, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_41, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_42, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_43, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_44, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_45, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_46, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_47, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_48, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_49, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_50, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_51, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_52, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_53, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_54, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_55, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_56, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_57, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_58, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_59, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_60, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_61, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_62, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%xmax_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %xmax"   --->   Operation 39 'read' 'xmax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 1, i10 %i"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %xmax_read, i32 %xmax_3"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i85"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [activation_accelerator.cpp:343]   --->   Operation 43 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.91ns)   --->   "%icmp_ln341 = icmp_eq  i10 %i_2, i10 768" [activation_accelerator.cpp:341]   --->   Operation 44 'icmp' 'icmp_ln341' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 767, i64 767, i64 767"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln341 = br i1 %icmp_ln341, void %for.body.i85.split_ifconv, void %cond.end.i.7.preheader.exitStub" [activation_accelerator.cpp:341]   --->   Operation 46 'br' 'br_ln341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i_2, i32 5, i32 9" [activation_accelerator.cpp:343]   --->   Operation 47 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i5 %lshr_ln5" [activation_accelerator.cpp:343]   --->   Operation 48 'zext' 'zext_ln343' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 49 'getelementptr' 'xt_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%xt_32_addr = getelementptr i32 %xt_32, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 50 'getelementptr' 'xt_32_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%xt_33_addr = getelementptr i32 %xt_33, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 51 'getelementptr' 'xt_33_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%xt_34_addr = getelementptr i32 %xt_34, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 52 'getelementptr' 'xt_34_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%xt_35_addr = getelementptr i32 %xt_35, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 53 'getelementptr' 'xt_35_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%xt_36_addr = getelementptr i32 %xt_36, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 54 'getelementptr' 'xt_36_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%xt_37_addr = getelementptr i32 %xt_37, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 55 'getelementptr' 'xt_37_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%xt_38_addr = getelementptr i32 %xt_38, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 56 'getelementptr' 'xt_38_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%xt_39_addr = getelementptr i32 %xt_39, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 57 'getelementptr' 'xt_39_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%xt_40_addr = getelementptr i32 %xt_40, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 58 'getelementptr' 'xt_40_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%xt_41_addr = getelementptr i32 %xt_41, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 59 'getelementptr' 'xt_41_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%xt_42_addr = getelementptr i32 %xt_42, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 60 'getelementptr' 'xt_42_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%xt_43_addr = getelementptr i32 %xt_43, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 61 'getelementptr' 'xt_43_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%xt_44_addr = getelementptr i32 %xt_44, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 62 'getelementptr' 'xt_44_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%xt_45_addr = getelementptr i32 %xt_45, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 63 'getelementptr' 'xt_45_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%xt_46_addr = getelementptr i32 %xt_46, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 64 'getelementptr' 'xt_46_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%xt_47_addr = getelementptr i32 %xt_47, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 65 'getelementptr' 'xt_47_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%xt_48_addr = getelementptr i32 %xt_48, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 66 'getelementptr' 'xt_48_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%xt_49_addr = getelementptr i32 %xt_49, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 67 'getelementptr' 'xt_49_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%xt_50_addr = getelementptr i32 %xt_50, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 68 'getelementptr' 'xt_50_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%xt_51_addr = getelementptr i32 %xt_51, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 69 'getelementptr' 'xt_51_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%xt_52_addr = getelementptr i32 %xt_52, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 70 'getelementptr' 'xt_52_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%xt_53_addr = getelementptr i32 %xt_53, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 71 'getelementptr' 'xt_53_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%xt_54_addr = getelementptr i32 %xt_54, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 72 'getelementptr' 'xt_54_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%xt_55_addr = getelementptr i32 %xt_55, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 73 'getelementptr' 'xt_55_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%xt_56_addr = getelementptr i32 %xt_56, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 74 'getelementptr' 'xt_56_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%xt_57_addr = getelementptr i32 %xt_57, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 75 'getelementptr' 'xt_57_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%xt_58_addr = getelementptr i32 %xt_58, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 76 'getelementptr' 'xt_58_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%xt_59_addr = getelementptr i32 %xt_59, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 77 'getelementptr' 'xt_59_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%xt_60_addr = getelementptr i32 %xt_60, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 78 'getelementptr' 'xt_60_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%xt_61_addr = getelementptr i32 %xt_61, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 79 'getelementptr' 'xt_61_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%xt_62_addr = getelementptr i32 %xt_62, i64 0, i64 %zext_ln343" [activation_accelerator.cpp:343]   --->   Operation 80 'getelementptr' 'xt_62_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln343 = trunc i10 %i_2" [activation_accelerator.cpp:343]   --->   Operation 81 'trunc' 'trunc_ln343' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%xt_load = load i5 %xt_addr" [activation_accelerator.cpp:343]   --->   Operation 82 'load' 'xt_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 83 [2/2] (1.23ns)   --->   "%xt_32_load = load i5 %xt_32_addr" [activation_accelerator.cpp:343]   --->   Operation 83 'load' 'xt_32_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%xt_33_load = load i5 %xt_33_addr" [activation_accelerator.cpp:343]   --->   Operation 84 'load' 'xt_33_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%xt_34_load = load i5 %xt_34_addr" [activation_accelerator.cpp:343]   --->   Operation 85 'load' 'xt_34_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 86 [2/2] (1.23ns)   --->   "%xt_35_load = load i5 %xt_35_addr" [activation_accelerator.cpp:343]   --->   Operation 86 'load' 'xt_35_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 87 [2/2] (1.23ns)   --->   "%xt_36_load = load i5 %xt_36_addr" [activation_accelerator.cpp:343]   --->   Operation 87 'load' 'xt_36_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%xt_37_load = load i5 %xt_37_addr" [activation_accelerator.cpp:343]   --->   Operation 88 'load' 'xt_37_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%xt_38_load = load i5 %xt_38_addr" [activation_accelerator.cpp:343]   --->   Operation 89 'load' 'xt_38_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%xt_39_load = load i5 %xt_39_addr" [activation_accelerator.cpp:343]   --->   Operation 90 'load' 'xt_39_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%xt_40_load = load i5 %xt_40_addr" [activation_accelerator.cpp:343]   --->   Operation 91 'load' 'xt_40_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%xt_41_load = load i5 %xt_41_addr" [activation_accelerator.cpp:343]   --->   Operation 92 'load' 'xt_41_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 93 [2/2] (1.23ns)   --->   "%xt_42_load = load i5 %xt_42_addr" [activation_accelerator.cpp:343]   --->   Operation 93 'load' 'xt_42_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%xt_43_load = load i5 %xt_43_addr" [activation_accelerator.cpp:343]   --->   Operation 94 'load' 'xt_43_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 95 [2/2] (1.23ns)   --->   "%xt_44_load = load i5 %xt_44_addr" [activation_accelerator.cpp:343]   --->   Operation 95 'load' 'xt_44_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%xt_45_load = load i5 %xt_45_addr" [activation_accelerator.cpp:343]   --->   Operation 96 'load' 'xt_45_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 97 [2/2] (1.23ns)   --->   "%xt_46_load = load i5 %xt_46_addr" [activation_accelerator.cpp:343]   --->   Operation 97 'load' 'xt_46_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%xt_47_load = load i5 %xt_47_addr" [activation_accelerator.cpp:343]   --->   Operation 98 'load' 'xt_47_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%xt_48_load = load i5 %xt_48_addr" [activation_accelerator.cpp:343]   --->   Operation 99 'load' 'xt_48_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%xt_49_load = load i5 %xt_49_addr" [activation_accelerator.cpp:343]   --->   Operation 100 'load' 'xt_49_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%xt_50_load = load i5 %xt_50_addr" [activation_accelerator.cpp:343]   --->   Operation 101 'load' 'xt_50_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%xt_51_load = load i5 %xt_51_addr" [activation_accelerator.cpp:343]   --->   Operation 102 'load' 'xt_51_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 103 [2/2] (1.23ns)   --->   "%xt_52_load = load i5 %xt_52_addr" [activation_accelerator.cpp:343]   --->   Operation 103 'load' 'xt_52_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%xt_53_load = load i5 %xt_53_addr" [activation_accelerator.cpp:343]   --->   Operation 104 'load' 'xt_53_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%xt_54_load = load i5 %xt_54_addr" [activation_accelerator.cpp:343]   --->   Operation 105 'load' 'xt_54_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%xt_55_load = load i5 %xt_55_addr" [activation_accelerator.cpp:343]   --->   Operation 106 'load' 'xt_55_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%xt_56_load = load i5 %xt_56_addr" [activation_accelerator.cpp:343]   --->   Operation 107 'load' 'xt_56_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%xt_57_load = load i5 %xt_57_addr" [activation_accelerator.cpp:343]   --->   Operation 108 'load' 'xt_57_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%xt_58_load = load i5 %xt_58_addr" [activation_accelerator.cpp:343]   --->   Operation 109 'load' 'xt_58_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%xt_59_load = load i5 %xt_59_addr" [activation_accelerator.cpp:343]   --->   Operation 110 'load' 'xt_59_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 111 [2/2] (1.23ns)   --->   "%xt_60_load = load i5 %xt_60_addr" [activation_accelerator.cpp:343]   --->   Operation 111 'load' 'xt_60_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 112 [2/2] (1.23ns)   --->   "%xt_61_load = load i5 %xt_61_addr" [activation_accelerator.cpp:343]   --->   Operation 112 'load' 'xt_61_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 113 [2/2] (1.23ns)   --->   "%xt_62_load = load i5 %xt_62_addr" [activation_accelerator.cpp:343]   --->   Operation 113 'load' 'xt_62_load' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 114 [1/1] (0.78ns)   --->   "%add_ln341 = add i10 %i_2, i10 1" [activation_accelerator.cpp:341]   --->   Operation 114 'add' 'add_ln341' <Predicate = (!icmp_ln341)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln341 = store i10 %add_ln341, i10 %i" [activation_accelerator.cpp:341]   --->   Operation 115 'store' 'store_ln341' <Predicate = (!icmp_ln341)> <Delay = 0.42>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%xmax_3_load = load i32 %xmax_3"   --->   Operation 195 'load' 'xmax_3_load' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %xmax_3_out, i32 %xmax_3_load"   --->   Operation 196 'write' 'write_ln0' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 197 'ret' 'ret_ln0' <Predicate = (icmp_ln341)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.42>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%xmax_3_load_1 = load i32 %xmax_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 116 'load' 'xmax_3_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln342 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:342]   --->   Operation 117 'specpipeline' 'specpipeline_ln342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln341 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [activation_accelerator.cpp:341]   --->   Operation 118 'specloopname' 'specloopname_ln341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/2] (1.23ns)   --->   "%xt_load = load i5 %xt_addr" [activation_accelerator.cpp:343]   --->   Operation 119 'load' 'xt_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 120 [1/2] (1.23ns)   --->   "%xt_32_load = load i5 %xt_32_addr" [activation_accelerator.cpp:343]   --->   Operation 120 'load' 'xt_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 121 [1/2] (1.23ns)   --->   "%xt_33_load = load i5 %xt_33_addr" [activation_accelerator.cpp:343]   --->   Operation 121 'load' 'xt_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 122 [1/2] (1.23ns)   --->   "%xt_34_load = load i5 %xt_34_addr" [activation_accelerator.cpp:343]   --->   Operation 122 'load' 'xt_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 123 [1/2] (1.23ns)   --->   "%xt_35_load = load i5 %xt_35_addr" [activation_accelerator.cpp:343]   --->   Operation 123 'load' 'xt_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 124 [1/2] (1.23ns)   --->   "%xt_36_load = load i5 %xt_36_addr" [activation_accelerator.cpp:343]   --->   Operation 124 'load' 'xt_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 125 [1/2] (1.23ns)   --->   "%xt_37_load = load i5 %xt_37_addr" [activation_accelerator.cpp:343]   --->   Operation 125 'load' 'xt_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 126 [1/2] (1.23ns)   --->   "%xt_38_load = load i5 %xt_38_addr" [activation_accelerator.cpp:343]   --->   Operation 126 'load' 'xt_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 127 [1/2] (1.23ns)   --->   "%xt_39_load = load i5 %xt_39_addr" [activation_accelerator.cpp:343]   --->   Operation 127 'load' 'xt_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 128 [1/2] (1.23ns)   --->   "%xt_40_load = load i5 %xt_40_addr" [activation_accelerator.cpp:343]   --->   Operation 128 'load' 'xt_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 129 [1/2] (1.23ns)   --->   "%xt_41_load = load i5 %xt_41_addr" [activation_accelerator.cpp:343]   --->   Operation 129 'load' 'xt_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 130 [1/2] (1.23ns)   --->   "%xt_42_load = load i5 %xt_42_addr" [activation_accelerator.cpp:343]   --->   Operation 130 'load' 'xt_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 131 [1/2] (1.23ns)   --->   "%xt_43_load = load i5 %xt_43_addr" [activation_accelerator.cpp:343]   --->   Operation 131 'load' 'xt_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 132 [1/2] (1.23ns)   --->   "%xt_44_load = load i5 %xt_44_addr" [activation_accelerator.cpp:343]   --->   Operation 132 'load' 'xt_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%xt_45_load = load i5 %xt_45_addr" [activation_accelerator.cpp:343]   --->   Operation 133 'load' 'xt_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 134 [1/2] (1.23ns)   --->   "%xt_46_load = load i5 %xt_46_addr" [activation_accelerator.cpp:343]   --->   Operation 134 'load' 'xt_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%xt_47_load = load i5 %xt_47_addr" [activation_accelerator.cpp:343]   --->   Operation 135 'load' 'xt_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%xt_48_load = load i5 %xt_48_addr" [activation_accelerator.cpp:343]   --->   Operation 136 'load' 'xt_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%xt_49_load = load i5 %xt_49_addr" [activation_accelerator.cpp:343]   --->   Operation 137 'load' 'xt_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%xt_50_load = load i5 %xt_50_addr" [activation_accelerator.cpp:343]   --->   Operation 138 'load' 'xt_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%xt_51_load = load i5 %xt_51_addr" [activation_accelerator.cpp:343]   --->   Operation 139 'load' 'xt_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 140 [1/2] (1.23ns)   --->   "%xt_52_load = load i5 %xt_52_addr" [activation_accelerator.cpp:343]   --->   Operation 140 'load' 'xt_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 141 [1/2] (1.23ns)   --->   "%xt_53_load = load i5 %xt_53_addr" [activation_accelerator.cpp:343]   --->   Operation 141 'load' 'xt_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 142 [1/2] (1.23ns)   --->   "%xt_54_load = load i5 %xt_54_addr" [activation_accelerator.cpp:343]   --->   Operation 142 'load' 'xt_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 143 [1/2] (1.23ns)   --->   "%xt_55_load = load i5 %xt_55_addr" [activation_accelerator.cpp:343]   --->   Operation 143 'load' 'xt_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 144 [1/2] (1.23ns)   --->   "%xt_56_load = load i5 %xt_56_addr" [activation_accelerator.cpp:343]   --->   Operation 144 'load' 'xt_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 145 [1/2] (1.23ns)   --->   "%xt_57_load = load i5 %xt_57_addr" [activation_accelerator.cpp:343]   --->   Operation 145 'load' 'xt_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 146 [1/2] (1.23ns)   --->   "%xt_58_load = load i5 %xt_58_addr" [activation_accelerator.cpp:343]   --->   Operation 146 'load' 'xt_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 147 [1/2] (1.23ns)   --->   "%xt_59_load = load i5 %xt_59_addr" [activation_accelerator.cpp:343]   --->   Operation 147 'load' 'xt_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 148 [1/2] (1.23ns)   --->   "%xt_60_load = load i5 %xt_60_addr" [activation_accelerator.cpp:343]   --->   Operation 148 'load' 'xt_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 149 [1/2] (1.23ns)   --->   "%xt_61_load = load i5 %xt_61_addr" [activation_accelerator.cpp:343]   --->   Operation 149 'load' 'xt_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 150 [1/2] (1.23ns)   --->   "%xt_62_load = load i5 %xt_62_addr" [activation_accelerator.cpp:343]   --->   Operation 150 'load' 'xt_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 151 [1/1] (0.78ns)   --->   "%dc = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %xt_load, i32 %xt_32_load, i32 %xt_33_load, i32 %xt_34_load, i32 %xt_35_load, i32 %xt_36_load, i32 %xt_37_load, i32 %xt_38_load, i32 %xt_39_load, i32 %xt_40_load, i32 %xt_41_load, i32 %xt_42_load, i32 %xt_43_load, i32 %xt_44_load, i32 %xt_45_load, i32 %xt_46_load, i32 %xt_47_load, i32 %xt_48_load, i32 %xt_49_load, i32 %xt_50_load, i32 %xt_51_load, i32 %xt_52_load, i32 %xt_53_load, i32 %xt_54_load, i32 %xt_55_load, i32 %xt_56_load, i32 %xt_57_load, i32 %xt_58_load, i32 %xt_59_load, i32 %xt_60_load, i32 %xt_61_load, i32 %xt_62_load, i5 %trunc_ln343" [activation_accelerator.cpp:343]   --->   Operation 151 'mux' 'dc' <Predicate = true> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %xmax_3_load_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 152 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 153 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%x_fp_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 154 'partselect' 'x_fp_exp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%x_fp_sig_V = trunc i32 %data_V"   --->   Operation 155 'trunc' 'x_fp_sig_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 156 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 157 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%y_fp_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 158 'partselect' 'y_fp_exp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%y_fp_sig_V = trunc i32 %data_V_1"   --->   Operation 159 'trunc' 'y_fp_sig_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25)   --->   "%or_ln25 = or i8 %y_fp_exp_V, i8 %x_fp_exp_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 160 'or' 'or_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln25 = icmp_eq  i8 %or_ln25, i8 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 161 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25_1)   --->   "%or_ln25_1 = or i23 %y_fp_sig_V, i23 %x_fp_sig_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 162 'or' 'or_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln25_1 = icmp_eq  i23 %or_ln25_1, i23 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 163 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.28ns)   --->   "%and_ln25 = and i1 %icmp_ln25_1, i1 %icmp_ln25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 164 'and' 'and_ln25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.84ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %x_fp_exp_V, i8 255"   --->   Operation 165 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.84ns)   --->   "%icmp_ln1019_1 = icmp_eq  i8 %y_fp_exp_V, i8 255"   --->   Operation 166 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (1.05ns)   --->   "%icmp_ln1023 = icmp_ne  i23 %x_fp_sig_V, i23 0"   --->   Operation 167 'icmp' 'icmp_ln1023' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.28ns)   --->   "%and_ln18 = and i1 %icmp_ln1019, i1 %icmp_ln1023" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 168 'and' 'and_ln18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (1.05ns)   --->   "%icmp_ln1023_1 = icmp_ne  i23 %y_fp_sig_V, i23 0"   --->   Operation 169 'icmp' 'icmp_ln1023_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.28ns)   --->   "%and_ln18_1 = and i1 %icmp_ln1019_1, i1 %icmp_ln1023_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 170 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%p_Result_2 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %x_fp_sig_V, i32 22, i1 1"   --->   Operation 171 'bitset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%p_Result_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %p_Result_s, i8 255, i23 %p_Result_2"   --->   Operation 172 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%res = bitcast i32 %p_Result_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:356]   --->   Operation 173 'bitcast' 'res' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.99ns)   --->   "%ymaggreater = icmp_slt  i32 %data_V, i32 %data_V_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:38]   --->   Operation 174 'icmp' 'ymaggreater' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%xor_ln39 = xor i1 %ymaggreater, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39]   --->   Operation 175 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%select_ln39 = select i1 %p_Result_s, i1 %xor_ln39, i1 %ymaggreater" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39]   --->   Operation 176 'select' 'select_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.28ns) (out node of the LUT)   --->   "%ymaggreater_1 = select i1 %p_Result_1, i1 %select_ln39, i1 %ymaggreater" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39]   --->   Operation 177 'select' 'ymaggreater_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%res_1 = select i1 %ymaggreater_1, i32 %dc, i32 %xmax_3_load_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:40]   --->   Operation 178 'select' 'res_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%and_ln25_1 = and i1 %icmp_ln25_1, i1 %icmp_ln25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 179 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%xor_ln25 = xor i1 %and_ln25_1, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25]   --->   Operation 180 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%and_ln18_2 = and i1 %and_ln18, i1 %and_ln18_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 181 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_3 = and i1 %and_ln18_2, i1 %xor_ln25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 182 'and' 'and_ln18_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_2 = select i1 %and_ln18_3, i32 %res, i32 %res_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 183 'select' 'res_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18_4 = and i1 %icmp_ln1019_1, i1 %icmp_ln1023_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 184 'and' 'and_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%xor_ln18 = xor i1 %and_ln18_4, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 185 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18_5 = and i1 %and_ln18, i1 %xor_ln18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 186 'and' 'and_ln18_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln18 = or i1 %and_ln25, i1 %and_ln18_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 187 'or' 'or_ln18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_3 = select i1 %or_ln18, i32 %dc, i32 %res_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 188 'select' 'res_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node res_5)   --->   "%or_ln18_1 = or i1 %and_ln25, i1 %and_ln18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 189 'or' 'or_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node res_5)   --->   "%xor_ln18_1 = xor i1 %or_ln18_1, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 190 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node res_5)   --->   "%and_ln18_6 = and i1 %and_ln18_1, i1 %xor_ln18_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 191 'and' 'and_ln18_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_5 = select i1 %and_ln18_6, i32 %xmax_3_load_1, i32 %res_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 192 'select' 'res_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.42ns)   --->   "%store_ln341 = store i32 %res_5, i32 %xmax_3" [activation_accelerator.cpp:341]   --->   Operation 193 'store' 'store_ln341' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln341 = br void %for.body.i85" [activation_accelerator.cpp:341]   --->   Operation 194 'br' 'br_ln341' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('i') [36]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:343) on local variable 'i' [74]  (0 ns)
	'getelementptr' operation ('xt_addr', activation_accelerator.cpp:343) [84]  (0 ns)
	'load' operation ('xt_load', activation_accelerator.cpp:343) on array 'xt' [117]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 5.43ns
The critical path consists of the following:
	'load' operation ('xt_load', activation_accelerator.cpp:343) on array 'xt' [117]  (1.24 ns)
	'mux' operation ('y', activation_accelerator.cpp:343) [149]  (0.789 ns)
	'icmp' operation ('icmp_ln1023_1') [167]  (1.05 ns)
	'and' operation ('and_ln18_1', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [168]  (0.287 ns)
	'and' operation ('and_ln18_2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [179]  (0 ns)
	'and' operation ('and_ln18_3', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [180]  (0.287 ns)
	'select' operation ('res', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [181]  (0.449 ns)
	'select' operation ('res', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [186]  (0.449 ns)
	'select' operation ('res', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [190]  (0.449 ns)
	'store' operation ('store_ln341', activation_accelerator.cpp:341) of variable 'res', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 on local variable 'x' [193]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
