# Reading E:/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
# do Trigger_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/My_design/Trigger {E:/My_design/Trigger/mysynchro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:16 on Apr 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/My_design/Trigger" E:/My_design/Trigger/mysynchro.v 
# -- Compiling module mysynchro
# 
# Top level modules:
# 	mysynchro
# End time: 16:24:16 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/My_design/Trigger {E:/My_design/Trigger/myasynchro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:16 on Apr 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/My_design/Trigger" E:/My_design/Trigger/myasynchro.v 
# -- Compiling module myasynchro
# 
# Top level modules:
# 	myasynchro
# End time: 16:24:16 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/My_design/Trigger {E:/My_design/Trigger/Trigger.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:16 on Apr 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/My_design/Trigger" E:/My_design/Trigger/Trigger.v 
# -- Compiling module Trigger
# 
# Top level modules:
# 	Trigger
# End time: 16:24:16 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/My_design/Trigger/simulation/modelsim {E:/My_design/Trigger/simulation/modelsim/Trigger.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:16 on Apr 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/My_design/Trigger/simulation/modelsim" E:/My_design/Trigger/simulation/modelsim/Trigger.vt 
# -- Compiling module Trigger_vlg_tst
# 
# Top level modules:
# 	Trigger_vlg_tst
# End time: 16:24:16 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Trigger_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Trigger_vlg_tst 
# Start time: 16:24:16 on Apr 07,2019
# Loading work.Trigger_vlg_tst
# Loading work.Trigger
# Loading work.myasynchro
# Loading work.mysynchro
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/My_design/Trigger/simulation/modelsim/Trigger.vt(79)
#    Time: 2500 ns  Iteration: 0  Instance: /Trigger_vlg_tst
# Break in Module Trigger_vlg_tst at E:/My_design/Trigger/simulation/modelsim/Trigger.vt line 79
# End time: 16:25:07 on Apr 07,2019, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
