<?xml version="1.0"?>
<block name="AL4S3B_FPGA_top.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:c6c478d6e89a5ee56333fd9d0a840c939e1358a005abdc75b20768f42aff5e5d" atom_netlist_id="SHA256:e4a155be15ffb2fa7162ad91b09e287220dbf164b7de332b57eefa0228d3b968">
	<inputs></inputs>
	<outputs>out:arnold_clk_o out:arnold_rst_o</outputs>
	<clocks>u_AL4S3B_FPGA_IP.u_arnold_controller.clk $false</clocks>
	<block name="u_qlal4s3b_cell_macro" instance="PB-ASSP[0]" mode="default">
		<inputs>
			<port name="ASSP0_Device_ID_0">$false</port>
			<port name="ASSP0_Device_ID_1">$false</port>
			<port name="ASSP0_Device_ID_10">$false</port>
			<port name="ASSP0_Device_ID_11">$false</port>
			<port name="ASSP0_Device_ID_12">$false</port>
			<port name="ASSP0_Device_ID_13">$false</port>
			<port name="ASSP0_Device_ID_14">$false</port>
			<port name="ASSP0_Device_ID_15">$false</port>
			<port name="ASSP0_Device_ID_2">$false</port>
			<port name="ASSP0_Device_ID_3">$false</port>
			<port name="ASSP0_Device_ID_4">$false</port>
			<port name="ASSP0_Device_ID_5">$false</port>
			<port name="ASSP0_Device_ID_6">$false</port>
			<port name="ASSP0_Device_ID_7">$false</port>
			<port name="ASSP0_Device_ID_8">$false</port>
			<port name="ASSP0_Device_ID_9">$false</port>
			<port name="ASSP0_FB_Busy">$false</port>
			<port name="ASSP0_FB_Int_Clr_0">$false</port>
			<port name="ASSP0_FB_Int_Clr_1">$false</port>
			<port name="ASSP0_FB_Int_Clr_2">$false</port>
			<port name="ASSP0_FB_Int_Clr_3">$false</port>
			<port name="ASSP0_FB_Int_Clr_4">$false</port>
			<port name="ASSP0_FB_Int_Clr_5">$false</port>
			<port name="ASSP0_FB_Int_Clr_6">$false</port>
			<port name="ASSP0_FB_Int_Clr_7">$false</port>
			<port name="ASSP0_FB_PKfbData_0">$false</port>
			<port name="ASSP0_FB_PKfbData_1">$false</port>
			<port name="ASSP0_FB_PKfbData_10">$false</port>
			<port name="ASSP0_FB_PKfbData_11">$false</port>
			<port name="ASSP0_FB_PKfbData_12">$false</port>
			<port name="ASSP0_FB_PKfbData_13">$false</port>
			<port name="ASSP0_FB_PKfbData_14">$false</port>
			<port name="ASSP0_FB_PKfbData_15">$false</port>
			<port name="ASSP0_FB_PKfbData_16">$false</port>
			<port name="ASSP0_FB_PKfbData_17">$false</port>
			<port name="ASSP0_FB_PKfbData_18">$false</port>
			<port name="ASSP0_FB_PKfbData_19">$false</port>
			<port name="ASSP0_FB_PKfbData_2">$false</port>
			<port name="ASSP0_FB_PKfbData_20">$false</port>
			<port name="ASSP0_FB_PKfbData_21">$false</port>
			<port name="ASSP0_FB_PKfbData_22">$false</port>
			<port name="ASSP0_FB_PKfbData_23">$false</port>
			<port name="ASSP0_FB_PKfbData_24">$false</port>
			<port name="ASSP0_FB_PKfbData_25">$false</port>
			<port name="ASSP0_FB_PKfbData_26">$false</port>
			<port name="ASSP0_FB_PKfbData_27">$false</port>
			<port name="ASSP0_FB_PKfbData_28">$false</port>
			<port name="ASSP0_FB_PKfbData_29">$false</port>
			<port name="ASSP0_FB_PKfbData_3">$false</port>
			<port name="ASSP0_FB_PKfbData_30">$false</port>
			<port name="ASSP0_FB_PKfbData_31">$false</port>
			<port name="ASSP0_FB_PKfbData_4">$false</port>
			<port name="ASSP0_FB_PKfbData_5">$false</port>
			<port name="ASSP0_FB_PKfbData_6">$false</port>
			<port name="ASSP0_FB_PKfbData_7">$false</port>
			<port name="ASSP0_FB_PKfbData_8">$false</port>
			<port name="ASSP0_FB_PKfbData_9">$false</port>
			<port name="ASSP0_FB_PKfbEOF">$false</port>
			<port name="ASSP0_FB_PKfbPush_0">$false</port>
			<port name="ASSP0_FB_PKfbPush_1">$false</port>
			<port name="ASSP0_FB_PKfbPush_2">$false</port>
			<port name="ASSP0_FB_PKfbPush_3">$false</port>
			<port name="ASSP0_FB_PKfbSOF">$false</port>
			<port name="ASSP0_FB_msg_out_0">$false</port>
			<port name="ASSP0_FB_msg_out_1">$false</port>
			<port name="ASSP0_FB_msg_out_2">$false</port>
			<port name="ASSP0_FB_msg_out_3">$false</port>
			<port name="ASSP0_SDMA_Req_0">$false</port>
			<port name="ASSP0_SDMA_Req_1">$false</port>
			<port name="ASSP0_SDMA_Req_2">$false</port>
			<port name="ASSP0_SDMA_Req_3">$false</port>
			<port name="ASSP0_SDMA_Sreq_0">$false</port>
			<port name="ASSP0_SDMA_Sreq_1">$false</port>
			<port name="ASSP0_SDMA_Sreq_2">$false</port>
			<port name="ASSP0_SDMA_Sreq_3">$false</port>
			<port name="ASSP0_SPIm_PEnable">$false</port>
			<port name="ASSP0_SPIm_PWdata_0">$false</port>
			<port name="ASSP0_SPIm_PWdata_1">$false</port>
			<port name="ASSP0_SPIm_PWdata_10">$false</port>
			<port name="ASSP0_SPIm_PWdata_11">$false</port>
			<port name="ASSP0_SPIm_PWdata_12">$false</port>
			<port name="ASSP0_SPIm_PWdata_13">$false</port>
			<port name="ASSP0_SPIm_PWdata_14">$false</port>
			<port name="ASSP0_SPIm_PWdata_15">$false</port>
			<port name="ASSP0_SPIm_PWdata_16">$false</port>
			<port name="ASSP0_SPIm_PWdata_17">$false</port>
			<port name="ASSP0_SPIm_PWdata_18">$false</port>
			<port name="ASSP0_SPIm_PWdata_19">$false</port>
			<port name="ASSP0_SPIm_PWdata_2">$false</port>
			<port name="ASSP0_SPIm_PWdata_20">$false</port>
			<port name="ASSP0_SPIm_PWdata_21">$false</port>
			<port name="ASSP0_SPIm_PWdata_22">$false</port>
			<port name="ASSP0_SPIm_PWdata_23">$false</port>
			<port name="ASSP0_SPIm_PWdata_24">$false</port>
			<port name="ASSP0_SPIm_PWdata_25">$false</port>
			<port name="ASSP0_SPIm_PWdata_26">$false</port>
			<port name="ASSP0_SPIm_PWdata_27">$false</port>
			<port name="ASSP0_SPIm_PWdata_28">$false</port>
			<port name="ASSP0_SPIm_PWdata_29">$false</port>
			<port name="ASSP0_SPIm_PWdata_3">$false</port>
			<port name="ASSP0_SPIm_PWdata_30">$false</port>
			<port name="ASSP0_SPIm_PWdata_31">$false</port>
			<port name="ASSP0_SPIm_PWdata_4">$false</port>
			<port name="ASSP0_SPIm_PWdata_5">$false</port>
			<port name="ASSP0_SPIm_PWdata_6">$false</port>
			<port name="ASSP0_SPIm_PWdata_7">$false</port>
			<port name="ASSP0_SPIm_PWdata_8">$false</port>
			<port name="ASSP0_SPIm_PWdata_9">$false</port>
			<port name="ASSP0_SPIm_PWrite">$false</port>
			<port name="ASSP0_SPIm_Paddr_0">$false</port>
			<port name="ASSP0_SPIm_Paddr_1">$false</port>
			<port name="ASSP0_SPIm_Paddr_10">$false</port>
			<port name="ASSP0_SPIm_Paddr_11">$false</port>
			<port name="ASSP0_SPIm_Paddr_12">$false</port>
			<port name="ASSP0_SPIm_Paddr_13">$false</port>
			<port name="ASSP0_SPIm_Paddr_14">$false</port>
			<port name="ASSP0_SPIm_Paddr_15">$false</port>
			<port name="ASSP0_SPIm_Paddr_2">$false</port>
			<port name="ASSP0_SPIm_Paddr_3">$false</port>
			<port name="ASSP0_SPIm_Paddr_4">$false</port>
			<port name="ASSP0_SPIm_Paddr_5">$false</port>
			<port name="ASSP0_SPIm_Paddr_6">$false</port>
			<port name="ASSP0_SPIm_Paddr_7">$false</port>
			<port name="ASSP0_SPIm_Paddr_8">$false</port>
			<port name="ASSP0_SPIm_Paddr_9">$false</port>
			<port name="ASSP0_Sys_PKfb_Clk">$false</port>
			<port name="ASSP0_Sys_PSel">$false</port>
			<port name="ASSP0_WB_CLK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
			<port name="ASSP0_WBs_ACK">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i</port>
			<port name="ASSP0_WBs_RD_DAT_0">u_AL4S3B_FPGA_IP.WBs_RD_DAT(0)</port>
			<port name="ASSP0_WBs_RD_DAT_1">u_AL4S3B_FPGA_IP.WBs_RD_DAT(1)</port>
			<port name="ASSP0_WBs_RD_DAT_10">u_AL4S3B_FPGA_IP.WBs_RD_DAT(10)</port>
			<port name="ASSP0_WBs_RD_DAT_11">u_AL4S3B_FPGA_IP.WBs_RD_DAT(11)</port>
			<port name="ASSP0_WBs_RD_DAT_12">u_AL4S3B_FPGA_IP.WBs_RD_DAT(12)</port>
			<port name="ASSP0_WBs_RD_DAT_13">u_AL4S3B_FPGA_IP.WBs_RD_DAT(13)</port>
			<port name="ASSP0_WBs_RD_DAT_14">u_AL4S3B_FPGA_IP.WBs_RD_DAT(14)</port>
			<port name="ASSP0_WBs_RD_DAT_15">u_AL4S3B_FPGA_IP.WBs_RD_DAT(15)</port>
			<port name="ASSP0_WBs_RD_DAT_16">u_AL4S3B_FPGA_IP.WBs_RD_DAT(16)</port>
			<port name="ASSP0_WBs_RD_DAT_17">u_AL4S3B_FPGA_IP.WBs_RD_DAT(17)</port>
			<port name="ASSP0_WBs_RD_DAT_18">u_AL4S3B_FPGA_IP.WBs_RD_DAT(18)</port>
			<port name="ASSP0_WBs_RD_DAT_19">u_AL4S3B_FPGA_IP.WBs_RD_DAT(19)</port>
			<port name="ASSP0_WBs_RD_DAT_2">u_AL4S3B_FPGA_IP.WBs_RD_DAT(2)</port>
			<port name="ASSP0_WBs_RD_DAT_20">u_AL4S3B_FPGA_IP.WBs_RD_DAT(20)</port>
			<port name="ASSP0_WBs_RD_DAT_21">u_AL4S3B_FPGA_IP.WBs_RD_DAT(21)</port>
			<port name="ASSP0_WBs_RD_DAT_22">u_AL4S3B_FPGA_IP.WBs_RD_DAT(22)</port>
			<port name="ASSP0_WBs_RD_DAT_23">u_AL4S3B_FPGA_IP.WBs_RD_DAT(23)</port>
			<port name="ASSP0_WBs_RD_DAT_24">u_AL4S3B_FPGA_IP.WBs_RD_DAT(24)</port>
			<port name="ASSP0_WBs_RD_DAT_25">u_AL4S3B_FPGA_IP.WBs_RD_DAT(25)</port>
			<port name="ASSP0_WBs_RD_DAT_26">u_AL4S3B_FPGA_IP.WBs_RD_DAT(26)</port>
			<port name="ASSP0_WBs_RD_DAT_27">u_AL4S3B_FPGA_IP.WBs_RD_DAT(27)</port>
			<port name="ASSP0_WBs_RD_DAT_28">u_AL4S3B_FPGA_IP.WBs_RD_DAT(28)</port>
			<port name="ASSP0_WBs_RD_DAT_29">u_AL4S3B_FPGA_IP.WBs_RD_DAT(29)</port>
			<port name="ASSP0_WBs_RD_DAT_3">u_AL4S3B_FPGA_IP.WBs_RD_DAT(3)</port>
			<port name="ASSP0_WBs_RD_DAT_30">u_AL4S3B_FPGA_IP.WBs_RD_DAT(30)</port>
			<port name="ASSP0_WBs_RD_DAT_31">u_AL4S3B_FPGA_IP.WBs_RD_DAT(31)</port>
			<port name="ASSP0_WBs_RD_DAT_4">u_AL4S3B_FPGA_IP.WBs_RD_DAT(4)</port>
			<port name="ASSP0_WBs_RD_DAT_5">u_AL4S3B_FPGA_IP.WBs_RD_DAT(5)</port>
			<port name="ASSP0_WBs_RD_DAT_6">u_AL4S3B_FPGA_IP.WBs_RD_DAT(6)</port>
			<port name="ASSP0_WBs_RD_DAT_7">u_AL4S3B_FPGA_IP.WBs_RD_DAT(7)</port>
			<port name="ASSP0_WBs_RD_DAT_8">u_AL4S3B_FPGA_IP.WBs_RD_DAT(8)</port>
			<port name="ASSP0_WBs_RD_DAT_9">u_AL4S3B_FPGA_IP.WBs_RD_DAT(9)</port>
		</inputs>
		<outputs>
			<port name="ASSP0_FB_PKfbOverflow">open</port>
			<port name="ASSP0_FB_Start">open</port>
			<port name="ASSP0_SDMA_Active_0">open</port>
			<port name="ASSP0_SDMA_Active_1">open</port>
			<port name="ASSP0_SDMA_Active_2">open</port>
			<port name="ASSP0_SDMA_Active_3">open</port>
			<port name="ASSP0_SDMA_Done_0">open</port>
			<port name="ASSP0_SDMA_Done_1">open</port>
			<port name="ASSP0_SDMA_Done_2">open</port>
			<port name="ASSP0_SDMA_Done_3">open</port>
			<port name="ASSP0_SPIm_PReady">open</port>
			<port name="ASSP0_SPIm_PSlvErr">open</port>
			<port name="ASSP0_SPIm_Prdata_0">open</port>
			<port name="ASSP0_SPIm_Prdata_1">open</port>
			<port name="ASSP0_SPIm_Prdata_10">open</port>
			<port name="ASSP0_SPIm_Prdata_11">open</port>
			<port name="ASSP0_SPIm_Prdata_12">open</port>
			<port name="ASSP0_SPIm_Prdata_13">open</port>
			<port name="ASSP0_SPIm_Prdata_14">open</port>
			<port name="ASSP0_SPIm_Prdata_15">open</port>
			<port name="ASSP0_SPIm_Prdata_16">open</port>
			<port name="ASSP0_SPIm_Prdata_17">open</port>
			<port name="ASSP0_SPIm_Prdata_18">open</port>
			<port name="ASSP0_SPIm_Prdata_19">open</port>
			<port name="ASSP0_SPIm_Prdata_2">open</port>
			<port name="ASSP0_SPIm_Prdata_20">open</port>
			<port name="ASSP0_SPIm_Prdata_21">open</port>
			<port name="ASSP0_SPIm_Prdata_22">open</port>
			<port name="ASSP0_SPIm_Prdata_23">open</port>
			<port name="ASSP0_SPIm_Prdata_24">open</port>
			<port name="ASSP0_SPIm_Prdata_25">open</port>
			<port name="ASSP0_SPIm_Prdata_26">open</port>
			<port name="ASSP0_SPIm_Prdata_27">open</port>
			<port name="ASSP0_SPIm_Prdata_28">open</port>
			<port name="ASSP0_SPIm_Prdata_29">open</port>
			<port name="ASSP0_SPIm_Prdata_3">open</port>
			<port name="ASSP0_SPIm_Prdata_30">open</port>
			<port name="ASSP0_SPIm_Prdata_31">open</port>
			<port name="ASSP0_SPIm_Prdata_4">open</port>
			<port name="ASSP0_SPIm_Prdata_5">open</port>
			<port name="ASSP0_SPIm_Prdata_6">open</port>
			<port name="ASSP0_SPIm_Prdata_7">open</port>
			<port name="ASSP0_SPIm_Prdata_8">open</port>
			<port name="ASSP0_SPIm_Prdata_9">open</port>
			<port name="ASSP0_Sensor_Int_0">open</port>
			<port name="ASSP0_Sensor_Int_1">open</port>
			<port name="ASSP0_Sensor_Int_2">open</port>
			<port name="ASSP0_Sensor_Int_3">open</port>
			<port name="ASSP0_Sensor_Int_4">open</port>
			<port name="ASSP0_Sensor_Int_5">open</port>
			<port name="ASSP0_Sensor_Int_6">open</port>
			<port name="ASSP0_Sensor_Int_7">open</port>
			<port name="ASSP0_Sys_Clk0">ASSP[0].Sys_Clk0[0]-&gt;ASSP[0].Sys_Clk0_to_PB-ASSP.ASSP0_Sys_Clk0</port>
			<port name="ASSP0_Sys_Clk0_Rst">ASSP[0].Sys_Clk0_Rst[0]-&gt;ASSP[0].Sys_Clk0_Rst_to_PB-ASSP.ASSP0_Sys_Clk0_Rst</port>
			<port name="ASSP0_Sys_Clk1">open</port>
			<port name="ASSP0_Sys_Clk1_Rst">ASSP[0].Sys_Clk1_Rst[0]-&gt;ASSP[0].Sys_Clk1_Rst_to_PB-ASSP.ASSP0_Sys_Clk1_Rst</port>
			<port name="ASSP0_Sys_PKfb_Rst">open</port>
			<port name="ASSP0_Sys_Pclk">open</port>
			<port name="ASSP0_Sys_Pclk_Rst">open</port>
			<port name="ASSP0_TimeStamp_0">open</port>
			<port name="ASSP0_TimeStamp_1">open</port>
			<port name="ASSP0_TimeStamp_10">open</port>
			<port name="ASSP0_TimeStamp_11">open</port>
			<port name="ASSP0_TimeStamp_12">open</port>
			<port name="ASSP0_TimeStamp_13">open</port>
			<port name="ASSP0_TimeStamp_14">open</port>
			<port name="ASSP0_TimeStamp_15">open</port>
			<port name="ASSP0_TimeStamp_16">open</port>
			<port name="ASSP0_TimeStamp_17">open</port>
			<port name="ASSP0_TimeStamp_18">open</port>
			<port name="ASSP0_TimeStamp_19">open</port>
			<port name="ASSP0_TimeStamp_2">open</port>
			<port name="ASSP0_TimeStamp_20">open</port>
			<port name="ASSP0_TimeStamp_21">open</port>
			<port name="ASSP0_TimeStamp_22">open</port>
			<port name="ASSP0_TimeStamp_23">open</port>
			<port name="ASSP0_TimeStamp_3">open</port>
			<port name="ASSP0_TimeStamp_4">open</port>
			<port name="ASSP0_TimeStamp_5">open</port>
			<port name="ASSP0_TimeStamp_6">open</port>
			<port name="ASSP0_TimeStamp_7">open</port>
			<port name="ASSP0_TimeStamp_8">open</port>
			<port name="ASSP0_TimeStamp_9">open</port>
			<port name="ASSP0_WB_RST">ASSP[0].WB_RST[0]-&gt;ASSP[0].WB_RST_to_PB-ASSP.ASSP0_WB_RST</port>
			<port name="ASSP0_WBs_ADR_0">open</port>
			<port name="ASSP0_WBs_ADR_1">open</port>
			<port name="ASSP0_WBs_ADR_10">open</port>
			<port name="ASSP0_WBs_ADR_11">ASSP[0].WBs_ADR[11]-&gt;ASSP[0].WBs_ADR[11]_to_PB-ASSP.ASSP0_WBs_ADR_11</port>
			<port name="ASSP0_WBs_ADR_12">ASSP[0].WBs_ADR[12]-&gt;ASSP[0].WBs_ADR[12]_to_PB-ASSP.ASSP0_WBs_ADR_12</port>
			<port name="ASSP0_WBs_ADR_13">ASSP[0].WBs_ADR[13]-&gt;ASSP[0].WBs_ADR[13]_to_PB-ASSP.ASSP0_WBs_ADR_13</port>
			<port name="ASSP0_WBs_ADR_14">ASSP[0].WBs_ADR[14]-&gt;ASSP[0].WBs_ADR[14]_to_PB-ASSP.ASSP0_WBs_ADR_14</port>
			<port name="ASSP0_WBs_ADR_15">ASSP[0].WBs_ADR[15]-&gt;ASSP[0].WBs_ADR[15]_to_PB-ASSP.ASSP0_WBs_ADR_15</port>
			<port name="ASSP0_WBs_ADR_16">ASSP[0].WBs_ADR[16]-&gt;ASSP[0].WBs_ADR[16]_to_PB-ASSP.ASSP0_WBs_ADR_16</port>
			<port name="ASSP0_WBs_ADR_2">ASSP[0].WBs_ADR[2]-&gt;ASSP[0].WBs_ADR[2]_to_PB-ASSP.ASSP0_WBs_ADR_2</port>
			<port name="ASSP0_WBs_ADR_3">ASSP[0].WBs_ADR[3]-&gt;ASSP[0].WBs_ADR[3]_to_PB-ASSP.ASSP0_WBs_ADR_3</port>
			<port name="ASSP0_WBs_ADR_4">ASSP[0].WBs_ADR[4]-&gt;ASSP[0].WBs_ADR[4]_to_PB-ASSP.ASSP0_WBs_ADR_4</port>
			<port name="ASSP0_WBs_ADR_5">ASSP[0].WBs_ADR[5]-&gt;ASSP[0].WBs_ADR[5]_to_PB-ASSP.ASSP0_WBs_ADR_5</port>
			<port name="ASSP0_WBs_ADR_6">ASSP[0].WBs_ADR[6]-&gt;ASSP[0].WBs_ADR[6]_to_PB-ASSP.ASSP0_WBs_ADR_6</port>
			<port name="ASSP0_WBs_ADR_7">ASSP[0].WBs_ADR[7]-&gt;ASSP[0].WBs_ADR[7]_to_PB-ASSP.ASSP0_WBs_ADR_7</port>
			<port name="ASSP0_WBs_ADR_8">ASSP[0].WBs_ADR[8]-&gt;ASSP[0].WBs_ADR[8]_to_PB-ASSP.ASSP0_WBs_ADR_8</port>
			<port name="ASSP0_WBs_ADR_9">open</port>
			<port name="ASSP0_WBs_BYTE_STB_0">ASSP[0].WBs_BYTE_STB[0]-&gt;ASSP[0].WBs_BYTE_STB[0]_to_PB-ASSP.ASSP0_WBs_BYTE_STB_0</port>
			<port name="ASSP0_WBs_BYTE_STB_1">ASSP[0].WBs_BYTE_STB[1]-&gt;ASSP[0].WBs_BYTE_STB[1]_to_PB-ASSP.ASSP0_WBs_BYTE_STB_1</port>
			<port name="ASSP0_WBs_BYTE_STB_2">ASSP[0].WBs_BYTE_STB[2]-&gt;ASSP[0].WBs_BYTE_STB[2]_to_PB-ASSP.ASSP0_WBs_BYTE_STB_2</port>
			<port name="ASSP0_WBs_BYTE_STB_3">ASSP[0].WBs_BYTE_STB[3]-&gt;ASSP[0].WBs_BYTE_STB[3]_to_PB-ASSP.ASSP0_WBs_BYTE_STB_3</port>
			<port name="ASSP0_WBs_CYC">ASSP[0].WBs_CYC[0]-&gt;ASSP[0].WBs_CYC_to_PB-ASSP.ASSP0_WBs_CYC</port>
			<port name="ASSP0_WBs_RD">open</port>
			<port name="ASSP0_WBs_STB">ASSP[0].WBs_STB[0]-&gt;ASSP[0].WBs_STB_to_PB-ASSP.ASSP0_WBs_STB</port>
			<port name="ASSP0_WBs_WE">ASSP[0].WBs_WE[0]-&gt;ASSP[0].WBs_WE_to_PB-ASSP.ASSP0_WBs_WE</port>
			<port name="ASSP0_WBs_WR_DAT_0">ASSP[0].WBs_WR_DAT[0]-&gt;ASSP[0].WBs_WR_DAT[0]_to_PB-ASSP.ASSP0_WBs_WR_DAT_0</port>
			<port name="ASSP0_WBs_WR_DAT_1">ASSP[0].WBs_WR_DAT[1]-&gt;ASSP[0].WBs_WR_DAT[1]_to_PB-ASSP.ASSP0_WBs_WR_DAT_1</port>
			<port name="ASSP0_WBs_WR_DAT_10">ASSP[0].WBs_WR_DAT[10]-&gt;ASSP[0].WBs_WR_DAT[10]_to_PB-ASSP.ASSP0_WBs_WR_DAT_10</port>
			<port name="ASSP0_WBs_WR_DAT_11">ASSP[0].WBs_WR_DAT[11]-&gt;ASSP[0].WBs_WR_DAT[11]_to_PB-ASSP.ASSP0_WBs_WR_DAT_11</port>
			<port name="ASSP0_WBs_WR_DAT_12">ASSP[0].WBs_WR_DAT[12]-&gt;ASSP[0].WBs_WR_DAT[12]_to_PB-ASSP.ASSP0_WBs_WR_DAT_12</port>
			<port name="ASSP0_WBs_WR_DAT_13">ASSP[0].WBs_WR_DAT[13]-&gt;ASSP[0].WBs_WR_DAT[13]_to_PB-ASSP.ASSP0_WBs_WR_DAT_13</port>
			<port name="ASSP0_WBs_WR_DAT_14">ASSP[0].WBs_WR_DAT[14]-&gt;ASSP[0].WBs_WR_DAT[14]_to_PB-ASSP.ASSP0_WBs_WR_DAT_14</port>
			<port name="ASSP0_WBs_WR_DAT_15">ASSP[0].WBs_WR_DAT[15]-&gt;ASSP[0].WBs_WR_DAT[15]_to_PB-ASSP.ASSP0_WBs_WR_DAT_15</port>
			<port name="ASSP0_WBs_WR_DAT_16">ASSP[0].WBs_WR_DAT[16]-&gt;ASSP[0].WBs_WR_DAT[16]_to_PB-ASSP.ASSP0_WBs_WR_DAT_16</port>
			<port name="ASSP0_WBs_WR_DAT_17">ASSP[0].WBs_WR_DAT[17]-&gt;ASSP[0].WBs_WR_DAT[17]_to_PB-ASSP.ASSP0_WBs_WR_DAT_17</port>
			<port name="ASSP0_WBs_WR_DAT_18">ASSP[0].WBs_WR_DAT[18]-&gt;ASSP[0].WBs_WR_DAT[18]_to_PB-ASSP.ASSP0_WBs_WR_DAT_18</port>
			<port name="ASSP0_WBs_WR_DAT_19">ASSP[0].WBs_WR_DAT[19]-&gt;ASSP[0].WBs_WR_DAT[19]_to_PB-ASSP.ASSP0_WBs_WR_DAT_19</port>
			<port name="ASSP0_WBs_WR_DAT_2">ASSP[0].WBs_WR_DAT[2]-&gt;ASSP[0].WBs_WR_DAT[2]_to_PB-ASSP.ASSP0_WBs_WR_DAT_2</port>
			<port name="ASSP0_WBs_WR_DAT_20">ASSP[0].WBs_WR_DAT[20]-&gt;ASSP[0].WBs_WR_DAT[20]_to_PB-ASSP.ASSP0_WBs_WR_DAT_20</port>
			<port name="ASSP0_WBs_WR_DAT_21">ASSP[0].WBs_WR_DAT[21]-&gt;ASSP[0].WBs_WR_DAT[21]_to_PB-ASSP.ASSP0_WBs_WR_DAT_21</port>
			<port name="ASSP0_WBs_WR_DAT_22">ASSP[0].WBs_WR_DAT[22]-&gt;ASSP[0].WBs_WR_DAT[22]_to_PB-ASSP.ASSP0_WBs_WR_DAT_22</port>
			<port name="ASSP0_WBs_WR_DAT_23">ASSP[0].WBs_WR_DAT[23]-&gt;ASSP[0].WBs_WR_DAT[23]_to_PB-ASSP.ASSP0_WBs_WR_DAT_23</port>
			<port name="ASSP0_WBs_WR_DAT_24">ASSP[0].WBs_WR_DAT[24]-&gt;ASSP[0].WBs_WR_DAT[24]_to_PB-ASSP.ASSP0_WBs_WR_DAT_24</port>
			<port name="ASSP0_WBs_WR_DAT_25">ASSP[0].WBs_WR_DAT[25]-&gt;ASSP[0].WBs_WR_DAT[25]_to_PB-ASSP.ASSP0_WBs_WR_DAT_25</port>
			<port name="ASSP0_WBs_WR_DAT_26">ASSP[0].WBs_WR_DAT[26]-&gt;ASSP[0].WBs_WR_DAT[26]_to_PB-ASSP.ASSP0_WBs_WR_DAT_26</port>
			<port name="ASSP0_WBs_WR_DAT_27">ASSP[0].WBs_WR_DAT[27]-&gt;ASSP[0].WBs_WR_DAT[27]_to_PB-ASSP.ASSP0_WBs_WR_DAT_27</port>
			<port name="ASSP0_WBs_WR_DAT_28">ASSP[0].WBs_WR_DAT[28]-&gt;ASSP[0].WBs_WR_DAT[28]_to_PB-ASSP.ASSP0_WBs_WR_DAT_28</port>
			<port name="ASSP0_WBs_WR_DAT_29">ASSP[0].WBs_WR_DAT[29]-&gt;ASSP[0].WBs_WR_DAT[29]_to_PB-ASSP.ASSP0_WBs_WR_DAT_29</port>
			<port name="ASSP0_WBs_WR_DAT_3">ASSP[0].WBs_WR_DAT[3]-&gt;ASSP[0].WBs_WR_DAT[3]_to_PB-ASSP.ASSP0_WBs_WR_DAT_3</port>
			<port name="ASSP0_WBs_WR_DAT_30">ASSP[0].WBs_WR_DAT[30]-&gt;ASSP[0].WBs_WR_DAT[30]_to_PB-ASSP.ASSP0_WBs_WR_DAT_30</port>
			<port name="ASSP0_WBs_WR_DAT_31">ASSP[0].WBs_WR_DAT[31]-&gt;ASSP[0].WBs_WR_DAT[31]_to_PB-ASSP.ASSP0_WBs_WR_DAT_31</port>
			<port name="ASSP0_WBs_WR_DAT_4">ASSP[0].WBs_WR_DAT[4]-&gt;ASSP[0].WBs_WR_DAT[4]_to_PB-ASSP.ASSP0_WBs_WR_DAT_4</port>
			<port name="ASSP0_WBs_WR_DAT_5">ASSP[0].WBs_WR_DAT[5]-&gt;ASSP[0].WBs_WR_DAT[5]_to_PB-ASSP.ASSP0_WBs_WR_DAT_5</port>
			<port name="ASSP0_WBs_WR_DAT_6">ASSP[0].WBs_WR_DAT[6]-&gt;ASSP[0].WBs_WR_DAT[6]_to_PB-ASSP.ASSP0_WBs_WR_DAT_6</port>
			<port name="ASSP0_WBs_WR_DAT_7">ASSP[0].WBs_WR_DAT[7]-&gt;ASSP[0].WBs_WR_DAT[7]_to_PB-ASSP.ASSP0_WBs_WR_DAT_7</port>
			<port name="ASSP0_WBs_WR_DAT_8">ASSP[0].WBs_WR_DAT[8]-&gt;ASSP[0].WBs_WR_DAT[8]_to_PB-ASSP.ASSP0_WBs_WR_DAT_8</port>
			<port name="ASSP0_WBs_WR_DAT_9">ASSP[0].WBs_WR_DAT[9]-&gt;ASSP[0].WBs_WR_DAT[9]_to_PB-ASSP.ASSP0_WBs_WR_DAT_9</port>
		</outputs>
		<clocks />
		<block name="u_qlal4s3b_cell_macro" instance="ASSP[0]">
			<attributes>
				<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:986.12-1031.4"</attribute>
				<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
			</attributes>
			<parameters />
			<inputs>
				<port name="Device_ID">PB-ASSP.ASSP0_Device_ID_0[0]-&gt;PB-ASSP.ASSP0_Device_ID_0_to_ASSP[0].Device_ID[0] PB-ASSP.ASSP0_Device_ID_1[0]-&gt;PB-ASSP.ASSP0_Device_ID_1_to_ASSP[0].Device_ID[1] PB-ASSP.ASSP0_Device_ID_2[0]-&gt;PB-ASSP.ASSP0_Device_ID_2_to_ASSP[0].Device_ID[2] PB-ASSP.ASSP0_Device_ID_3[0]-&gt;PB-ASSP.ASSP0_Device_ID_3_to_ASSP[0].Device_ID[3] PB-ASSP.ASSP0_Device_ID_4[0]-&gt;PB-ASSP.ASSP0_Device_ID_4_to_ASSP[0].Device_ID[4] PB-ASSP.ASSP0_Device_ID_5[0]-&gt;PB-ASSP.ASSP0_Device_ID_5_to_ASSP[0].Device_ID[5] PB-ASSP.ASSP0_Device_ID_6[0]-&gt;PB-ASSP.ASSP0_Device_ID_6_to_ASSP[0].Device_ID[6] PB-ASSP.ASSP0_Device_ID_7[0]-&gt;PB-ASSP.ASSP0_Device_ID_7_to_ASSP[0].Device_ID[7] PB-ASSP.ASSP0_Device_ID_8[0]-&gt;PB-ASSP.ASSP0_Device_ID_8_to_ASSP[0].Device_ID[8] PB-ASSP.ASSP0_Device_ID_9[0]-&gt;PB-ASSP.ASSP0_Device_ID_9_to_ASSP[0].Device_ID[9] PB-ASSP.ASSP0_Device_ID_10[0]-&gt;PB-ASSP.ASSP0_Device_ID_10_to_ASSP[0].Device_ID[10] PB-ASSP.ASSP0_Device_ID_11[0]-&gt;PB-ASSP.ASSP0_Device_ID_11_to_ASSP[0].Device_ID[11] PB-ASSP.ASSP0_Device_ID_12[0]-&gt;PB-ASSP.ASSP0_Device_ID_12_to_ASSP[0].Device_ID[12] PB-ASSP.ASSP0_Device_ID_13[0]-&gt;PB-ASSP.ASSP0_Device_ID_13_to_ASSP[0].Device_ID[13] PB-ASSP.ASSP0_Device_ID_14[0]-&gt;PB-ASSP.ASSP0_Device_ID_14_to_ASSP[0].Device_ID[14] PB-ASSP.ASSP0_Device_ID_15[0]-&gt;PB-ASSP.ASSP0_Device_ID_15_to_ASSP[0].Device_ID[15]</port>
				<port name="FB_Busy">PB-ASSP.ASSP0_FB_Busy[0]-&gt;PB-ASSP.ASSP0_FB_Busy_to_ASSP[0].FB_Busy</port>
				<port name="FB_Int_Clr">PB-ASSP.ASSP0_FB_Int_Clr_0[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_0_to_ASSP[0].FB_Int_Clr[0] PB-ASSP.ASSP0_FB_Int_Clr_1[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_1_to_ASSP[0].FB_Int_Clr[1] PB-ASSP.ASSP0_FB_Int_Clr_2[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_2_to_ASSP[0].FB_Int_Clr[2] PB-ASSP.ASSP0_FB_Int_Clr_3[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_3_to_ASSP[0].FB_Int_Clr[3] PB-ASSP.ASSP0_FB_Int_Clr_4[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_4_to_ASSP[0].FB_Int_Clr[4] PB-ASSP.ASSP0_FB_Int_Clr_5[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_5_to_ASSP[0].FB_Int_Clr[5] PB-ASSP.ASSP0_FB_Int_Clr_6[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_6_to_ASSP[0].FB_Int_Clr[6] PB-ASSP.ASSP0_FB_Int_Clr_7[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_7_to_ASSP[0].FB_Int_Clr[7]</port>
				<port name="FB_PKfbData">PB-ASSP.ASSP0_FB_PKfbData_0[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_0_to_ASSP[0].FB_PKfbData[0] PB-ASSP.ASSP0_FB_PKfbData_1[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_1_to_ASSP[0].FB_PKfbData[1] PB-ASSP.ASSP0_FB_PKfbData_2[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_2_to_ASSP[0].FB_PKfbData[2] PB-ASSP.ASSP0_FB_PKfbData_3[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_3_to_ASSP[0].FB_PKfbData[3] PB-ASSP.ASSP0_FB_PKfbData_4[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_4_to_ASSP[0].FB_PKfbData[4] PB-ASSP.ASSP0_FB_PKfbData_5[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_5_to_ASSP[0].FB_PKfbData[5] PB-ASSP.ASSP0_FB_PKfbData_6[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_6_to_ASSP[0].FB_PKfbData[6] PB-ASSP.ASSP0_FB_PKfbData_7[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_7_to_ASSP[0].FB_PKfbData[7] PB-ASSP.ASSP0_FB_PKfbData_8[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_8_to_ASSP[0].FB_PKfbData[8] PB-ASSP.ASSP0_FB_PKfbData_9[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_9_to_ASSP[0].FB_PKfbData[9] PB-ASSP.ASSP0_FB_PKfbData_10[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_10_to_ASSP[0].FB_PKfbData[10] PB-ASSP.ASSP0_FB_PKfbData_11[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_11_to_ASSP[0].FB_PKfbData[11] PB-ASSP.ASSP0_FB_PKfbData_12[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_12_to_ASSP[0].FB_PKfbData[12] PB-ASSP.ASSP0_FB_PKfbData_13[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_13_to_ASSP[0].FB_PKfbData[13] PB-ASSP.ASSP0_FB_PKfbData_14[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_14_to_ASSP[0].FB_PKfbData[14] PB-ASSP.ASSP0_FB_PKfbData_15[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_15_to_ASSP[0].FB_PKfbData[15] PB-ASSP.ASSP0_FB_PKfbData_16[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_16_to_ASSP[0].FB_PKfbData[16] PB-ASSP.ASSP0_FB_PKfbData_17[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_17_to_ASSP[0].FB_PKfbData[17] PB-ASSP.ASSP0_FB_PKfbData_18[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_18_to_ASSP[0].FB_PKfbData[18] PB-ASSP.ASSP0_FB_PKfbData_19[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_19_to_ASSP[0].FB_PKfbData[19] PB-ASSP.ASSP0_FB_PKfbData_20[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_20_to_ASSP[0].FB_PKfbData[20] PB-ASSP.ASSP0_FB_PKfbData_21[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_21_to_ASSP[0].FB_PKfbData[21] PB-ASSP.ASSP0_FB_PKfbData_22[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_22_to_ASSP[0].FB_PKfbData[22] PB-ASSP.ASSP0_FB_PKfbData_23[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_23_to_ASSP[0].FB_PKfbData[23] PB-ASSP.ASSP0_FB_PKfbData_24[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_24_to_ASSP[0].FB_PKfbData[24] PB-ASSP.ASSP0_FB_PKfbData_25[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_25_to_ASSP[0].FB_PKfbData[25] PB-ASSP.ASSP0_FB_PKfbData_26[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_26_to_ASSP[0].FB_PKfbData[26] PB-ASSP.ASSP0_FB_PKfbData_27[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_27_to_ASSP[0].FB_PKfbData[27] PB-ASSP.ASSP0_FB_PKfbData_28[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_28_to_ASSP[0].FB_PKfbData[28] PB-ASSP.ASSP0_FB_PKfbData_29[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_29_to_ASSP[0].FB_PKfbData[29] PB-ASSP.ASSP0_FB_PKfbData_30[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_30_to_ASSP[0].FB_PKfbData[30] PB-ASSP.ASSP0_FB_PKfbData_31[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_31_to_ASSP[0].FB_PKfbData[31]</port>
				<port name="FB_PKfbEOF">PB-ASSP.ASSP0_FB_PKfbEOF[0]-&gt;PB-ASSP.ASSP0_FB_PKfbEOF_to_ASSP[0].FB_PKfbEOF</port>
				<port name="FB_PKfbPush">PB-ASSP.ASSP0_FB_PKfbPush_0[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_0_to_ASSP[0].FB_PKfbPush[0] PB-ASSP.ASSP0_FB_PKfbPush_1[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_1_to_ASSP[0].FB_PKfbPush[1] PB-ASSP.ASSP0_FB_PKfbPush_2[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_2_to_ASSP[0].FB_PKfbPush[2] PB-ASSP.ASSP0_FB_PKfbPush_3[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_3_to_ASSP[0].FB_PKfbPush[3]</port>
				<port name="FB_PKfbSOF">PB-ASSP.ASSP0_FB_PKfbSOF[0]-&gt;PB-ASSP.ASSP0_FB_PKfbSOF_to_ASSP[0].FB_PKfbSOF</port>
				<port name="FB_msg_out">PB-ASSP.ASSP0_FB_msg_out_0[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_0_to_ASSP[0].FB_msg_out[0] PB-ASSP.ASSP0_FB_msg_out_1[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_1_to_ASSP[0].FB_msg_out[1] PB-ASSP.ASSP0_FB_msg_out_2[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_2_to_ASSP[0].FB_msg_out[2] PB-ASSP.ASSP0_FB_msg_out_3[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_3_to_ASSP[0].FB_msg_out[3]</port>
				<port name="SDMA_Req">PB-ASSP.ASSP0_SDMA_Req_0[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_0_to_ASSP[0].SDMA_Req[0] PB-ASSP.ASSP0_SDMA_Req_1[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_1_to_ASSP[0].SDMA_Req[1] PB-ASSP.ASSP0_SDMA_Req_2[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_2_to_ASSP[0].SDMA_Req[2] PB-ASSP.ASSP0_SDMA_Req_3[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_3_to_ASSP[0].SDMA_Req[3]</port>
				<port name="SDMA_Sreq">PB-ASSP.ASSP0_SDMA_Sreq_0[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_0_to_ASSP[0].SDMA_Sreq[0] PB-ASSP.ASSP0_SDMA_Sreq_1[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_1_to_ASSP[0].SDMA_Sreq[1] PB-ASSP.ASSP0_SDMA_Sreq_2[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_2_to_ASSP[0].SDMA_Sreq[2] PB-ASSP.ASSP0_SDMA_Sreq_3[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_3_to_ASSP[0].SDMA_Sreq[3]</port>
				<port name="SPIm_PEnable">PB-ASSP.ASSP0_SPIm_PEnable[0]-&gt;PB-ASSP.ASSP0_SPIm_PEnable_to_ASSP[0].SPIm_PEnable</port>
				<port name="SPIm_PWdata">PB-ASSP.ASSP0_SPIm_PWdata_0[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_0_to_ASSP[0].SPIm_PWdata[0] PB-ASSP.ASSP0_SPIm_PWdata_1[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_1_to_ASSP[0].SPIm_PWdata[1] PB-ASSP.ASSP0_SPIm_PWdata_2[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_2_to_ASSP[0].SPIm_PWdata[2] PB-ASSP.ASSP0_SPIm_PWdata_3[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_3_to_ASSP[0].SPIm_PWdata[3] PB-ASSP.ASSP0_SPIm_PWdata_4[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_4_to_ASSP[0].SPIm_PWdata[4] PB-ASSP.ASSP0_SPIm_PWdata_5[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_5_to_ASSP[0].SPIm_PWdata[5] PB-ASSP.ASSP0_SPIm_PWdata_6[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_6_to_ASSP[0].SPIm_PWdata[6] PB-ASSP.ASSP0_SPIm_PWdata_7[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_7_to_ASSP[0].SPIm_PWdata[7] PB-ASSP.ASSP0_SPIm_PWdata_8[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_8_to_ASSP[0].SPIm_PWdata[8] PB-ASSP.ASSP0_SPIm_PWdata_9[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_9_to_ASSP[0].SPIm_PWdata[9] PB-ASSP.ASSP0_SPIm_PWdata_10[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_10_to_ASSP[0].SPIm_PWdata[10] PB-ASSP.ASSP0_SPIm_PWdata_11[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_11_to_ASSP[0].SPIm_PWdata[11] PB-ASSP.ASSP0_SPIm_PWdata_12[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_12_to_ASSP[0].SPIm_PWdata[12] PB-ASSP.ASSP0_SPIm_PWdata_13[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_13_to_ASSP[0].SPIm_PWdata[13] PB-ASSP.ASSP0_SPIm_PWdata_14[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_14_to_ASSP[0].SPIm_PWdata[14] PB-ASSP.ASSP0_SPIm_PWdata_15[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_15_to_ASSP[0].SPIm_PWdata[15] PB-ASSP.ASSP0_SPIm_PWdata_16[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_16_to_ASSP[0].SPIm_PWdata[16] PB-ASSP.ASSP0_SPIm_PWdata_17[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_17_to_ASSP[0].SPIm_PWdata[17] PB-ASSP.ASSP0_SPIm_PWdata_18[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_18_to_ASSP[0].SPIm_PWdata[18] PB-ASSP.ASSP0_SPIm_PWdata_19[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_19_to_ASSP[0].SPIm_PWdata[19] PB-ASSP.ASSP0_SPIm_PWdata_20[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_20_to_ASSP[0].SPIm_PWdata[20] PB-ASSP.ASSP0_SPIm_PWdata_21[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_21_to_ASSP[0].SPIm_PWdata[21] PB-ASSP.ASSP0_SPIm_PWdata_22[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_22_to_ASSP[0].SPIm_PWdata[22] PB-ASSP.ASSP0_SPIm_PWdata_23[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_23_to_ASSP[0].SPIm_PWdata[23] PB-ASSP.ASSP0_SPIm_PWdata_24[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_24_to_ASSP[0].SPIm_PWdata[24] PB-ASSP.ASSP0_SPIm_PWdata_25[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_25_to_ASSP[0].SPIm_PWdata[25] PB-ASSP.ASSP0_SPIm_PWdata_26[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_26_to_ASSP[0].SPIm_PWdata[26] PB-ASSP.ASSP0_SPIm_PWdata_27[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_27_to_ASSP[0].SPIm_PWdata[27] PB-ASSP.ASSP0_SPIm_PWdata_28[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_28_to_ASSP[0].SPIm_PWdata[28] PB-ASSP.ASSP0_SPIm_PWdata_29[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_29_to_ASSP[0].SPIm_PWdata[29] PB-ASSP.ASSP0_SPIm_PWdata_30[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_30_to_ASSP[0].SPIm_PWdata[30] PB-ASSP.ASSP0_SPIm_PWdata_31[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_31_to_ASSP[0].SPIm_PWdata[31]</port>
				<port name="SPIm_PWrite">PB-ASSP.ASSP0_SPIm_PWrite[0]-&gt;PB-ASSP.ASSP0_SPIm_PWrite_to_ASSP[0].SPIm_PWrite</port>
				<port name="SPIm_Paddr">PB-ASSP.ASSP0_SPIm_Paddr_0[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_0_to_ASSP[0].SPIm_Paddr[0] PB-ASSP.ASSP0_SPIm_Paddr_1[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_1_to_ASSP[0].SPIm_Paddr[1] PB-ASSP.ASSP0_SPIm_Paddr_2[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_2_to_ASSP[0].SPIm_Paddr[2] PB-ASSP.ASSP0_SPIm_Paddr_3[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_3_to_ASSP[0].SPIm_Paddr[3] PB-ASSP.ASSP0_SPIm_Paddr_4[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_4_to_ASSP[0].SPIm_Paddr[4] PB-ASSP.ASSP0_SPIm_Paddr_5[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_5_to_ASSP[0].SPIm_Paddr[5] PB-ASSP.ASSP0_SPIm_Paddr_6[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_6_to_ASSP[0].SPIm_Paddr[6] PB-ASSP.ASSP0_SPIm_Paddr_7[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_7_to_ASSP[0].SPIm_Paddr[7] PB-ASSP.ASSP0_SPIm_Paddr_8[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_8_to_ASSP[0].SPIm_Paddr[8] PB-ASSP.ASSP0_SPIm_Paddr_9[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_9_to_ASSP[0].SPIm_Paddr[9] PB-ASSP.ASSP0_SPIm_Paddr_10[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_10_to_ASSP[0].SPIm_Paddr[10] PB-ASSP.ASSP0_SPIm_Paddr_11[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_11_to_ASSP[0].SPIm_Paddr[11] PB-ASSP.ASSP0_SPIm_Paddr_12[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_12_to_ASSP[0].SPIm_Paddr[12] PB-ASSP.ASSP0_SPIm_Paddr_13[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_13_to_ASSP[0].SPIm_Paddr[13] PB-ASSP.ASSP0_SPIm_Paddr_14[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_14_to_ASSP[0].SPIm_Paddr[14] PB-ASSP.ASSP0_SPIm_Paddr_15[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_15_to_ASSP[0].SPIm_Paddr[15]</port>
				<port name="Sys_PSel">PB-ASSP.ASSP0_Sys_PSel[0]-&gt;PB-ASSP.ASSP0_Sys_PSel_to_ASSP[0].Sys_PSel</port>
				<port name="WBs_ACK">PB-ASSP.ASSP0_WBs_ACK[0]-&gt;PB-ASSP.ASSP0_WBs_ACK_to_ASSP[0].WBs_ACK</port>
				<port name="WBs_RD_DAT">PB-ASSP.ASSP0_WBs_RD_DAT_0[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_0_to_ASSP[0].WBs_RD_DAT[0] PB-ASSP.ASSP0_WBs_RD_DAT_1[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_1_to_ASSP[0].WBs_RD_DAT[1] PB-ASSP.ASSP0_WBs_RD_DAT_2[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_2_to_ASSP[0].WBs_RD_DAT[2] PB-ASSP.ASSP0_WBs_RD_DAT_3[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_3_to_ASSP[0].WBs_RD_DAT[3] PB-ASSP.ASSP0_WBs_RD_DAT_4[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_4_to_ASSP[0].WBs_RD_DAT[4] PB-ASSP.ASSP0_WBs_RD_DAT_5[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_5_to_ASSP[0].WBs_RD_DAT[5] PB-ASSP.ASSP0_WBs_RD_DAT_6[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_6_to_ASSP[0].WBs_RD_DAT[6] PB-ASSP.ASSP0_WBs_RD_DAT_7[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_7_to_ASSP[0].WBs_RD_DAT[7] PB-ASSP.ASSP0_WBs_RD_DAT_8[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_8_to_ASSP[0].WBs_RD_DAT[8] PB-ASSP.ASSP0_WBs_RD_DAT_9[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_9_to_ASSP[0].WBs_RD_DAT[9] PB-ASSP.ASSP0_WBs_RD_DAT_10[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_10_to_ASSP[0].WBs_RD_DAT[10] PB-ASSP.ASSP0_WBs_RD_DAT_11[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_11_to_ASSP[0].WBs_RD_DAT[11] PB-ASSP.ASSP0_WBs_RD_DAT_12[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_12_to_ASSP[0].WBs_RD_DAT[12] PB-ASSP.ASSP0_WBs_RD_DAT_13[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_13_to_ASSP[0].WBs_RD_DAT[13] PB-ASSP.ASSP0_WBs_RD_DAT_14[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_14_to_ASSP[0].WBs_RD_DAT[14] PB-ASSP.ASSP0_WBs_RD_DAT_15[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_15_to_ASSP[0].WBs_RD_DAT[15] PB-ASSP.ASSP0_WBs_RD_DAT_16[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_16_to_ASSP[0].WBs_RD_DAT[16] PB-ASSP.ASSP0_WBs_RD_DAT_17[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_17_to_ASSP[0].WBs_RD_DAT[17] PB-ASSP.ASSP0_WBs_RD_DAT_18[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_18_to_ASSP[0].WBs_RD_DAT[18] PB-ASSP.ASSP0_WBs_RD_DAT_19[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_19_to_ASSP[0].WBs_RD_DAT[19] PB-ASSP.ASSP0_WBs_RD_DAT_20[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_20_to_ASSP[0].WBs_RD_DAT[20] PB-ASSP.ASSP0_WBs_RD_DAT_21[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_21_to_ASSP[0].WBs_RD_DAT[21] PB-ASSP.ASSP0_WBs_RD_DAT_22[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_22_to_ASSP[0].WBs_RD_DAT[22] PB-ASSP.ASSP0_WBs_RD_DAT_23[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_23_to_ASSP[0].WBs_RD_DAT[23] PB-ASSP.ASSP0_WBs_RD_DAT_24[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_24_to_ASSP[0].WBs_RD_DAT[24] PB-ASSP.ASSP0_WBs_RD_DAT_25[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_25_to_ASSP[0].WBs_RD_DAT[25] PB-ASSP.ASSP0_WBs_RD_DAT_26[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_26_to_ASSP[0].WBs_RD_DAT[26] PB-ASSP.ASSP0_WBs_RD_DAT_27[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_27_to_ASSP[0].WBs_RD_DAT[27] PB-ASSP.ASSP0_WBs_RD_DAT_28[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_28_to_ASSP[0].WBs_RD_DAT[28] PB-ASSP.ASSP0_WBs_RD_DAT_29[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_29_to_ASSP[0].WBs_RD_DAT[29] PB-ASSP.ASSP0_WBs_RD_DAT_30[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_30_to_ASSP[0].WBs_RD_DAT[30] PB-ASSP.ASSP0_WBs_RD_DAT_31[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_31_to_ASSP[0].WBs_RD_DAT[31]</port>
			</inputs>
			<outputs>
				<port name="FB_PKfbOverflow">open</port>
				<port name="FB_Start">open</port>
				<port name="SDMA_Active">open open open open</port>
				<port name="SDMA_Done">open open open open</port>
				<port name="SPIm_PReady">open</port>
				<port name="SPIm_PSlvErr">open</port>
				<port name="SPIm_Prdata">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="Sensor_Int">open open open open open open open open</port>
				<port name="Sys_Clk0">Sys_Clk0</port>
				<port name="Sys_Clk0_Rst">WB_RST_LUT2_I0.XAB</port>
				<port name="Sys_Clk1">open</port>
				<port name="Sys_Clk1_Rst">Sys_Clk1_Rst</port>
				<port name="Sys_PKfb_Rst">open</port>
				<port name="Sys_Pclk">open</port>
				<port name="Sys_Pclk_Rst">open</port>
				<port name="TimeStamp">open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="WB_RST">WB_RST_LUT2_I0.XSL</port>
				<port name="WBs_ADR">open open u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6) open open u_AL4S3B_FPGA_IP.WBs_ADR(11) u_AL4S3B_FPGA_IP.WBs_ADR(12) u_AL4S3B_FPGA_IP.WBs_ADR(13) u_AL4S3B_FPGA_IP.WBs_ADR(14) u_AL4S3B_FPGA_IP.WBs_ADR(15) u_AL4S3B_FPGA_IP.WBs_ADR(16)</port>
				<port name="WBs_BYTE_STB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3)</port>
				<port name="WBs_CYC">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CYC_i</port>
				<port name="WBs_RD">open</port>
				<port name="WBs_STB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_STB_i</port>
				<port name="WBs_WE">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TB2</port>
				<port name="WBs_WR_DAT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XSL</port>
			</outputs>
			<clocks>
				<port name="Sys_PKfb_Clk">PB-ASSP.ASSP0_Sys_PKfb_Clk[0]-&gt;PB-ASSP.ASSP0_Sys_PKfb_Clk_to_ASSP[0].Sys_PKfb_Clk</port>
				<port name="WB_CLK">PB-ASSP.ASSP0_WB_CLK[0]-&gt;PB-ASSP.ASSP0_WB_CLK_to_ASSP[0].WB_CLK</port>
			</clocks>
		</block>
	</block>
	<block name="$iopadmap$AL4S3B_FPGA_top.arnold_clk_o" instance="PB-BIDIR[1]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XSL</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$AL4S3B_FPGA_top.arnold_clk_o" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$AL4S3B_FPGA_top.arnold_clk_o" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$AL4S3B_FPGA_top.arnold_clk_o" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="DS">0</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="ESEL">1</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">arnold_clk_o</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:arnold_clk_o" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$AL4S3B_FPGA_top.arnold_rst_o" instance="PB-BIDIR[2]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0)</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$AL4S3B_FPGA_top.arnold_rst_o" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$AL4S3B_FPGA_top.arnold_rst_o" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$AL4S3B_FPGA_top.arnold_rst_o" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="DS">0</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="ESEL">1</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">arnold_rst_o</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:arnold_rst_o" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[3]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[4]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag" instance="PB-LOGIC[5]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag" instance="PB-LOGIC[6]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag" instance="PB-LOGIC[7]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag" instance="PB-LOGIC[8]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag" instance="PB-LOGIC[9]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag" instance="PB-LOGIC[10]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[11]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[12]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[13]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.c_frag" instance="PB-LOGIC[14]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[15]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XSL</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[16]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[17]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[18]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag" instance="PB-LOGIC[19]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[20]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[21]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[22]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[23]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag" instance="PB-LOGIC[24]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag" instance="PB-LOGIC[25]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[26]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[27]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag" instance="PB-LOGIC[28]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="PB-LOGIC[29]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="PB-LOGIC[30]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag" instance="PB-LOGIC[31]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag" instance="PB-LOGIC[32]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[33]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag" instance="PB-LOGIC[34]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag" instance="PB-LOGIC[35]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag" instance="PB-LOGIC[36]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag" instance="PB-LOGIC[37]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag" instance="PB-LOGIC[38]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag" instance="PB-LOGIC[39]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag" instance="PB-LOGIC[40]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag" instance="PB-LOGIC[41]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag" instance="PB-LOGIC[42]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag" instance="PB-LOGIC[43]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag" instance="PB-LOGIC[44]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag" instance="PB-LOGIC[45]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag" instance="PB-LOGIC[46]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag" instance="PB-LOGIC[47]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag" instance="PB-LOGIC[48]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag" instance="PB-LOGIC[49]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag" instance="PB-LOGIC[50]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag" instance="PB-LOGIC[51]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag" instance="PB-LOGIC[52]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[53]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[54]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.c_frag" instance="PB-LOGIC[55]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[56]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[57]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[58]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[59]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[60]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[61]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[62]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag" instance="PB-LOGIC[63]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.t_frag" instance="PB-LOGIC[64]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[65]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.t_frag" instance="PB-LOGIC[66]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XSL</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[67]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[68]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[69]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[70]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[71]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.t_frag" instance="PB-LOGIC[72]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.t_frag" instance="PB-LOGIC[73]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_BYTE_STB_LUT2_I0_2.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[74]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[75]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="PB-LOGIC[76]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag" instance="PB-LOGIC[77]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[78]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag" instance="PB-LOGIC[79]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.t_frag" instance="PB-LOGIC[80]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="PB-LOGIC[81]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag" instance="PB-LOGIC[82]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="PB-LOGIC[83]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.t_frag" instance="PB-LOGIC[84]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_BYTE_STB_LUT2_I0_3.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag" instance="PB-LOGIC[85]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:154.10-154.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:767.3-777.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="WBs_BYTE_STB_LUT2_I0.t_frag" instance="PB-LOGIC[86]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="WBs_BYTE_STB_LUT2_I0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_BYTE_STB_LUT2_I0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_BYTE_STB_LUT2_I0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_BYTE_STB_LUT2_I0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_BYTE_STB_LUT2_I0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="WBs_BYTE_STB_LUT2_I0_1.t_frag" instance="PB-LOGIC[87]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="WBs_BYTE_STB_LUT2_I0_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_BYTE_STB_LUT2_I0_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_BYTE_STB_LUT2_I0_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_BYTE_STB_LUT2_I0_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_BYTE_STB_LUT2_I0_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="arnold_rst_o_dffc_Q_D_LUT3_O.t_frag" instance="PB-LOGIC[88]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">arnold_rst_o_dffc_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="arnold_rst_o_dffc_Q_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="arnold_rst_o_dffc_Q_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="arnold_rst_o_dffc_Q_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="arnold_rst_o_dffc_Q_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="arnold_rst_o_dffc_Q_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">arnold_rst_o_dffc_Q_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="arnold_rst_o_dffc_Q" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag" instance="PB-LOGIC[89]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag" instance="PB-LOGIC[90]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag" instance="PB-LOGIC[91]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="PB-LOGIC[92]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="PB-LOGIC[93]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="PB-LOGIC[94]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag" instance="PB-LOGIC[95]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag" instance="PB-LOGIC[96]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag" instance="PB-LOGIC[97]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag" instance="PB-LOGIC[98]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="PB-LOGIC[99]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag" instance="PB-LOGIC[100]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag" instance="PB-LOGIC[101]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag" instance="PB-LOGIC[102]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="PB-LOGIC[103]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="PB-LOGIC[104]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="PB-LOGIC[105]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="PB-LOGIC[106]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="PB-LOGIC[107]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="PB-LOGIC[108]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="PB-LOGIC[109]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18)</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_12_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="PB-LOGIC[110]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_ADR(16)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_ADR(13)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_ADR(12)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag" instance="PB-LOGIC[111]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag" instance="PB-LOGIC[112]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag" instance="PB-LOGIC[113]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag" instance="PB-LOGIC[114]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="PB-LOGIC[115]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag" instance="PB-LOGIC[116]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag" instance="PB-LOGIC[117]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag" instance="PB-LOGIC[118]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag" instance="PB-LOGIC[119]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="PB-LOGIC[120]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="PB-LOGIC[121]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26)</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="PB-LOGIC[122]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27)</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag" instance="PB-LOGIC[123]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2)</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:154.10-154.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:767.3-777.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.t_frag" instance="PB-LOGIC[124]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag" instance="PB-LOGIC[125]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="PB-LOGIC[126]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="PB-LOGIC[127]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="PB-LOGIC[128]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="PB-LOGIC[129]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XAB</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="PB-LOGIC[130]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1)</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1" instance="q_frag[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:154.10-154.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:767.3-777.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="Z_QCKS">1</parameter>
					</parameters>
					<inputs>
						<port name="CZI">open</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL</port>
					</outputs>
					<clocks>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag-QCK</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="PB-LOGIC[131]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.c_frag" instance="PB-LOGIC[132]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT2_O_1_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.c_frag" instance="PB-LOGIC[133]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT2_O_2_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[134]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17)</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17)</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17)</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[135]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15)</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.c_frag" instance="PB-LOGIC[136]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT3_O_18_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[137]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[138]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[139]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5)</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[140]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7)</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[141]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6)</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3)</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[142]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0)</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2)</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[143]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11)</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[144]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13)</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O.c_frag" instance="PB-LOGIC[145]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(1)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_1.c_frag" instance="PB-LOGIC[146]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT4_O_1_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT4_O_1_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_1.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_1.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_1.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_1.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_1.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(4)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.c_frag" instance="PB-LOGIC[147]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT4_O_1_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_2.c_frag" instance="PB-LOGIC[148]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT4_O_2_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT4_O_2_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_2.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_2.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_2.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_2.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_2.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(6)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_3.c_frag" instance="PB-LOGIC[149]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT4_O_3_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT4_O_3_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_3.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_3.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_3.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_3.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_3.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(10)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_4.c_frag" instance="PB-LOGIC[150]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT4_O_4_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT4_O_4_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_4.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_4.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_4.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_4.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_4.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(12)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[151]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5)</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_5.c_frag" instance="PB-LOGIC[152]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT4_O_5_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT4_O_5_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_5.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_5.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_5.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_5.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_5.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(14)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[153]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1)</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1)</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1)</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT4_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag" instance="PB-LOGIC[154]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS</port>
			<port name="LOGIC0_TB1">$true</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag" instance="PB-LOGIC[155]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag" instance="PB-LOGIC[156]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_STB_i</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CYC_i</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WB_RST_LUT2_I0.t_frag" instance="PB-LOGIC[157]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">WB_RST_LUT2_I0.XAB</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">WB_RST_LUT2_I0.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WB_RST_LUT2_I0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WB_RST_LUT2_I0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WB_RST_LUT2_I0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WB_RST_LUT2_I0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WB_RST_LUT2_I0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_gclkbuff_reset_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT2_O.t_frag" instance="PB-LOGIC[158]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT2_O_I1</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(17)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT2_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT2_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT2_O_1.t_frag" instance="PB-LOGIC[159]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT2_O_1_I1</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT3_O_9_I2</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_TB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT2_O_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT2_O_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT2_O_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT2_O_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT2_O_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(22)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_9.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(13)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT2_O_2.t_frag" instance="PB-LOGIC[160]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT2_O_2_I1</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT2_O_2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT2_O_2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT2_O_2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT2_O_2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT2_O_2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(24)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O.t_frag" instance="PB-LOGIC[161]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(31)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_1.t_frag" instance="PB-LOGIC[162]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_1_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_6_I0</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(0)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_1_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_10.t_frag" instance="PB-LOGIC[163]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_10_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_10.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_10.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_10.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_10.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_10.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(15)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_10_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="PB-LOGIC[164]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_11.t_frag" instance="PB-LOGIC[165]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_11_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16)</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_11.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_11.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_11.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_11.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_11.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(16)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_11_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[166]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0)</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_12.t_frag" instance="PB-LOGIC[167]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_12_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT3_O_8_I2</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_TB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_12.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_12.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_12.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_12.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_12.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(18)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_8.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(11)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[168]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_13.t_frag" instance="PB-LOGIC[169]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_13_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_13.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_13.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_13.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_13.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_13.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(19)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_13_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[170]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19)</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31)</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_14.t_frag" instance="PB-LOGIC[171]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_14_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_14.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_14.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_14.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_14.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_14.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(20)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_14_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[172]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20)</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30)</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_15.t_frag" instance="PB-LOGIC[173]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_15_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_15.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_15.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_15.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_15.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_15.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(21)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_15_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[174]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21)</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28)</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_16.t_frag" instance="PB-LOGIC[175]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_16_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_16.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_16.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_16.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_16.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_16.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(23)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_16_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[176]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23)</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25)</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_17.t_frag" instance="PB-LOGIC[177]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_17_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_17.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_17.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_17.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_17.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_17.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(25)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_17_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_18.t_frag" instance="PB-LOGIC[178]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_18_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT3_O_22_I2</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB2">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_18.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_18.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_18.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_18.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_18.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(26)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_22.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(30)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_19.t_frag" instance="PB-LOGIC[179]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_19_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_19.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_19.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_19.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_19.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_19.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(27)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_19_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.t_frag" instance="PB-LOGIC[180]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_ADR(15)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(14)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29)</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_21_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_2.t_frag" instance="PB-LOGIC[181]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_2_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(2)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_2_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_20.t_frag" instance="PB-LOGIC[182]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_20_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_20.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_20.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_20.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_20.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_20.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(28)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_20_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_21.t_frag" instance="PB-LOGIC[183]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_21_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_21_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_21.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_21.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_21.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_21.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_21.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(29)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_21_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.t_frag" instance="PB-LOGIC[184]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_22_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_5_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.t_frag" instance="PB-LOGIC[185]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0)</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_3.t_frag" instance="PB-LOGIC[186]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_3_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_3.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_3.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_3.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_3.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_3.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(3)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_3_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[187]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3)</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_4.t_frag" instance="PB-LOGIC[188]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_4_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_4.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_4.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_4.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_4.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_4.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(5)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_4_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="PB-LOGIC[189]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_5.t_frag" instance="PB-LOGIC[190]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_5_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_5.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_5.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_5.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_5.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_5.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(7)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_5_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="PB-LOGIC[191]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_6.t_frag" instance="PB-LOGIC[192]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_6_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_6_I0</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_6_I0</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_6_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8)</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_6.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_6.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_6.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_6.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_6.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(8)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_6_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.t_frag" instance="PB-LOGIC[193]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_6_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.t_frag" instance="PB-LOGIC[194]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT3_O_7_I2</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_TB2">WBs_RD_DAT_LUT3_O_9.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_9.XB2</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_7.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_RD_DAT(9)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[195]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag" instance="PB-LOGIC[196]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.t_frag" instance="PB-LOGIC[197]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_ADR(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6)</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_2_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.t_frag" instance="PB-LOGIC[198]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9)</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_7_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[199]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.t_frag" instance="PB-LOGIC[200]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_8_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_3_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="PB-LOGIC[201]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.t_frag" instance="PB-LOGIC[202]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_9_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.t_frag" instance="PB-LOGIC[203]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12)</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_4_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[204]" mode="default">
		<inputs>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag[0]" />
			</block>
		</block>
	</block>
	<block name="u_gclkbuff_clock" instance="PB-GMUX[205]" mode="default">
		<inputs>
			<port name="GMUX0_IS0">$true</port>
		</inputs>
		<outputs>
			<port name="GMUX0_IZ">GMUX[0].IZ[0]-&gt;GMUX[0].IZ_to_PB-GMUX.GMUX0_IZ</port>
		</outputs>
		<clocks>
			<port name="GMUX0_IC">Sys_Clk0</port>
			<port name="GMUX0_IP">open</port>
		</clocks>
		<block name="u_gclkbuff_clock" instance="GMUX[0]" mode="IC">
			<inputs>
				<port name="IC">PB-GMUX.GMUX0_IC[0]-&gt;PB-GMUX.GMUX0_IC_to_GMUX[0].IC</port>
				<port name="IP">open</port>
				<port name="IS0">PB-GMUX.GMUX0_IS0[0]-&gt;PB-GMUX.GMUX0_IS0_to_GMUX[0].IS0</port>
			</inputs>
			<outputs>
				<port name="IZ">IC[0].IZ[0]-&gt;GMUX-IZ</port>
			</outputs>
			<clocks />
			<block name="u_gclkbuff_clock" instance="IC[0]" mode="default">
				<inputs>
					<port name="IC">GMUX.IC[0]-&gt;IC-IC</port>
					<port name="IP">open</port>
					<port name="IS0">GMUX.IS0[0]-&gt;IC-IS0</port>
				</inputs>
				<outputs>
					<port name="IZ">gmux[0].IZ[0]-&gt;IC-IZ</port>
				</outputs>
				<clocks />
				<block name="u_gclkbuff_clock" instance="gmux[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:132.10-132.73|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="IC">IC.IC[0]-&gt;gmux-IC</port>
						<port name="IS0">IC.IS0[0]-&gt;gmux-IS0</port>
					</inputs>
					<outputs>
						<port name="IZ">u_AL4S3B_FPGA_IP.u_arnold_controller.clk</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="u_gclkbuff_reset" instance="PB-GMUX[206]" mode="default">
		<inputs>
			<port name="GMUX0_IS0">$true</port>
		</inputs>
		<outputs>
			<port name="GMUX0_IZ">GMUX[0].IZ[0]-&gt;GMUX[0].IZ_to_PB-GMUX.GMUX0_IZ</port>
		</outputs>
		<clocks>
			<port name="GMUX0_IC">u_gclkbuff_reset_A</port>
			<port name="GMUX0_IP">open</port>
		</clocks>
		<block name="u_gclkbuff_reset" instance="GMUX[0]" mode="IC">
			<inputs>
				<port name="IC">PB-GMUX.GMUX0_IC[0]-&gt;PB-GMUX.GMUX0_IC_to_GMUX[0].IC</port>
				<port name="IP">open</port>
				<port name="IS0">PB-GMUX.GMUX0_IS0[0]-&gt;PB-GMUX.GMUX0_IS0_to_GMUX[0].IS0</port>
			</inputs>
			<outputs>
				<port name="IZ">IC[0].IZ[0]-&gt;GMUX-IZ</port>
			</outputs>
			<clocks />
			<block name="u_gclkbuff_reset" instance="IC[0]" mode="default">
				<inputs>
					<port name="IC">GMUX.IC[0]-&gt;IC-IC</port>
					<port name="IP">open</port>
					<port name="IS0">GMUX.IS0[0]-&gt;IC-IS0</port>
				</inputs>
				<outputs>
					<port name="IZ">gmux[0].IZ[0]-&gt;IC-IZ</port>
				</outputs>
				<clocks />
				<block name="u_gclkbuff_reset" instance="gmux[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:131.10-131.74|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="IC">IC.IC[0]-&gt;gmux-IC</port>
						<port name="IS0">IC.IS0[0]-&gt;gmux-IS0</port>
					</inputs>
					<outputs>
						<port name="IZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="u_gclkbuff_reset1" instance="PB-GMUX[207]" mode="default">
		<inputs>
			<port name="GMUX0_IS0">$true</port>
		</inputs>
		<outputs>
			<port name="GMUX0_IZ">GMUX[0].IZ[0]-&gt;GMUX[0].IZ_to_PB-GMUX.GMUX0_IZ</port>
		</outputs>
		<clocks>
			<port name="GMUX0_IC">Sys_Clk1_Rst</port>
			<port name="GMUX0_IP">open</port>
		</clocks>
		<block name="u_gclkbuff_reset1" instance="GMUX[0]" mode="IC">
			<inputs>
				<port name="IC">PB-GMUX.GMUX0_IC[0]-&gt;PB-GMUX.GMUX0_IC_to_GMUX[0].IC</port>
				<port name="IP">open</port>
				<port name="IS0">PB-GMUX.GMUX0_IS0[0]-&gt;PB-GMUX.GMUX0_IS0_to_GMUX[0].IS0</port>
			</inputs>
			<outputs>
				<port name="IZ">IC[0].IZ[0]-&gt;GMUX-IZ</port>
			</outputs>
			<clocks />
			<block name="u_gclkbuff_reset1" instance="IC[0]" mode="default">
				<inputs>
					<port name="IC">GMUX.IC[0]-&gt;IC-IC</port>
					<port name="IP">open</port>
					<port name="IS0">GMUX.IS0[0]-&gt;IC-IS0</port>
				</inputs>
				<outputs>
					<port name="IZ">gmux[0].IZ[0]-&gt;IC-IZ</port>
				</outputs>
				<clocks />
				<block name="u_gclkbuff_reset1" instance="gmux[0]">
					<attributes>
						<attribute name="src">"/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:134.10-134.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="IC">IC.IC[0]-&gt;gmux-IC</port>
						<port name="IS0">IC.IS0[0]-&gt;gmux-IS0</port>
					</inputs>
					<outputs>
						<port name="IZ">u_AL4S3B_FPGA_IP.u_arnold_controller.rst</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$false" instance="PB-SYN_GND[208]" mode="default">
		<inputs />
		<outputs>
			<port name="GND0_GND">GND[0].GND[0]-&gt;GND[0].GND_to_PB-SYN_GND.GND0_GND</port>
		</outputs>
		<clocks />
		<block name="$false" instance="GND[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="GND">$false</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$true" instance="PB-SYN_VCC[209]" mode="default">
		<inputs />
		<outputs>
			<port name="VCC0_VCC">VCC[0].VCC[0]-&gt;VCC[0].VCC_to_PB-SYN_VCC.VCC0_VCC</port>
		</outputs>
		<clocks />
		<block name="$true" instance="VCC[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="VCC">$true</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
