// Seed: 4088364157
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output uwire id_1;
  wire id_6 = id_3;
  reg  id_7;
  always @(posedge id_3) begin : LABEL_0
    id_7 <= id_5;
    $signed(54);
    ;
  end
  logic id_8, id_9, id_10, id_11;
  assign id_1 = -1'b0;
  wire id_12;
endmodule
module module_1 #(
    parameter id_5 = 32'd22,
    parameter id_6 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire _id_6;
  wire [id_5 : id_6] id_7;
  wire id_8;
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_1,
      id_8,
      id_9,
      id_3,
      id_8
  );
endmodule
