<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.10.0" xml:lang="en-US">
  <compounddef id="struct_d_m_a2_d___type_def" kind="struct" language="C++" prot="public">
    <compoundname>DMA2D_TypeDef</compoundname>
    <includes refid="stm32f429xx_8h" local="no">stm32f429xx.h</includes>
    <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1afb0ef686f69afae3e9614a9b30558dcf" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>DMA2D_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Control Register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="376" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="376" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a03ffbd962bae5def253311b5b385cd07" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::ISR</definition>
        <argsstring></argsstring>
        <name>ISR</name>
        <qualifiedname>DMA2D_TypeDef::ISR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Interrupt Status Register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="377" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="377" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1aede126199a74ea2a7477c1361537f3c4" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::IFCR</definition>
        <argsstring></argsstring>
        <name>IFCR</name>
        <qualifiedname>DMA2D_TypeDef::IFCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Interrupt Flag Clear Register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="378" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="378" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a8f6597d73722df5394be67c0ac22fe66" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::FGMAR</definition>
        <argsstring></argsstring>
        <name>FGMAR</name>
        <qualifiedname>DMA2D_TypeDef::FGMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Foreground Memory Address Register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="379" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="379" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a9a1b3799763c47fefd4772f10b7df91b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::FGOR</definition>
        <argsstring></argsstring>
        <name>FGOR</name>
        <qualifiedname>DMA2D_TypeDef::FGOR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Foreground Offset Register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="380" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="380" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a9d9d6051b0db4c369c7aa77c0c8740d0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::BGMAR</definition>
        <argsstring></argsstring>
        <name>BGMAR</name>
        <qualifiedname>DMA2D_TypeDef::BGMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Background Memory Address Register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="381" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="381" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a93ae9fddd0bab5c8938015a540e6371e" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::BGOR</definition>
        <argsstring></argsstring>
        <name>BGOR</name>
        <qualifiedname>DMA2D_TypeDef::BGOR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Background Offset Register, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="382" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="382" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1ae98f793825b09b2b70300582d2f8a9fe" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::FGPFCCR</definition>
        <argsstring></argsstring>
        <name>FGPFCCR</name>
        <qualifiedname>DMA2D_TypeDef::FGPFCCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Foreground PFC Control Register, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="383" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="383" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a8e2ca425d2b5655573fd89bca5efb272" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::FGCOLR</definition>
        <argsstring></argsstring>
        <name>FGCOLR</name>
        <qualifiedname>DMA2D_TypeDef::FGCOLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Foreground Color Register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="384" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="384" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a2469616cbbe6a9e9afa1b943f326add0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::BGPFCCR</definition>
        <argsstring></argsstring>
        <name>BGPFCCR</name>
        <qualifiedname>DMA2D_TypeDef::BGPFCCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Background PFC Control Register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="385" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="385" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a9dad401dfd995251a189d457bc6a5ebd" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::BGCOLR</definition>
        <argsstring></argsstring>
        <name>BGCOLR</name>
        <qualifiedname>DMA2D_TypeDef::BGCOLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Background Color Register, Address offset: 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="386" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="386" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1afdbd6e3f06436d655b464e1ea804ea31" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::FGCMAR</definition>
        <argsstring></argsstring>
        <name>FGCMAR</name>
        <qualifiedname>DMA2D_TypeDef::FGCMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="387" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="387" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a7b6a846a09e204c29664759983853ec0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::BGCMAR</definition>
        <argsstring></argsstring>
        <name>BGCMAR</name>
        <qualifiedname>DMA2D_TypeDef::BGCMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Background CLUT Memory Address Register, Address offset: 0x30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="388" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="388" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a50f9ee49cd295305a56ac58b96d11ded" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::OPFCCR</definition>
        <argsstring></argsstring>
        <name>OPFCCR</name>
        <qualifiedname>DMA2D_TypeDef::OPFCCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Output PFC Control Register, Address offset: 0x34 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="389" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="389" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a07566e4390ac1c55a3fd7f58dd6e33c6" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::OCOLR</definition>
        <argsstring></argsstring>
        <name>OCOLR</name>
        <qualifiedname>DMA2D_TypeDef::OCOLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Output Color Register, Address offset: 0x38 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="390" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="390" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a4ecac7187f1a8fcd108b14abdfb4934d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::OMAR</definition>
        <argsstring></argsstring>
        <name>OMAR</name>
        <qualifiedname>DMA2D_TypeDef::OMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Output Memory Address Register, Address offset: 0x3C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="391" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="391" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a118208b8645815a2aa670e92d6277199" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::OOR</definition>
        <argsstring></argsstring>
        <name>OOR</name>
        <qualifiedname>DMA2D_TypeDef::OOR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Output Offset Register, Address offset: 0x40 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="392" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="392" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a96a187a30051332f029676b6ecd36167" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::NLR</definition>
        <argsstring></argsstring>
        <name>NLR</name>
        <qualifiedname>DMA2D_TypeDef::NLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Number of Line Register, Address offset: 0x44 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="393" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="393" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1aa78b34a419d5a35c5504f1818ef9f122" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::LWR</definition>
        <argsstring></argsstring>
        <name>LWR</name>
        <qualifiedname>DMA2D_TypeDef::LWR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Line Watermark Register, Address offset: 0x48 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="394" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="394" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a5e5f5a73a2c943723044960897daccc3" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::AMTCR</definition>
        <argsstring></argsstring>
        <name>AMTCR</name>
        <qualifiedname>DMA2D_TypeDef::AMTCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="395" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="395" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a996362d8114c5c841da6c763b0df3df1" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t DMA2D_TypeDef::RESERVED[236]</definition>
        <argsstring>[236]</argsstring>
        <name>RESERVED</name>
        <qualifiedname>DMA2D_TypeDef::RESERVED</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x50-0x3FF </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="396" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="396" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a4f8c1dc3470960b18ec9e3c358d0b0ad" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::FGCLUT[256]</definition>
        <argsstring>[256]</argsstring>
        <name>FGCLUT</name>
        <qualifiedname>DMA2D_TypeDef::FGCLUT</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Foreground CLUT, Address offset:400-7FF </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="397" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="397" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_d_m_a2_d___type_def_1a2ee6a30b394faf8442becbfa8b737413" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMA2D_TypeDef::BGCLUT[256]</definition>
        <argsstring>[256]</argsstring>
        <name>BGCLUT</name>
        <qualifiedname>DMA2D_TypeDef::BGCLUT</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Background CLUT, Address offset:800-BFF </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="398" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="398" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
<para>DMA2D Controller. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="Inc/stm32f429xx.h" line="374" column="1" bodyfile="Inc/stm32f429xx.h" bodystart="375" bodyend="399"/>
    <listofallmembers>
      <member refid="struct_d_m_a2_d___type_def_1a5e5f5a73a2c943723044960897daccc3" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>AMTCR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a2ee6a30b394faf8442becbfa8b737413" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>BGCLUT</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a7b6a846a09e204c29664759983853ec0" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>BGCMAR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a9dad401dfd995251a189d457bc6a5ebd" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>BGCOLR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a9d9d6051b0db4c369c7aa77c0c8740d0" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>BGMAR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a93ae9fddd0bab5c8938015a540e6371e" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>BGOR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a2469616cbbe6a9e9afa1b943f326add0" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>BGPFCCR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1afb0ef686f69afae3e9614a9b30558dcf" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>CR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a4f8c1dc3470960b18ec9e3c358d0b0ad" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>FGCLUT</name></member>
      <member refid="struct_d_m_a2_d___type_def_1afdbd6e3f06436d655b464e1ea804ea31" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>FGCMAR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a8e2ca425d2b5655573fd89bca5efb272" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>FGCOLR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a8f6597d73722df5394be67c0ac22fe66" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>FGMAR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a9a1b3799763c47fefd4772f10b7df91b" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>FGOR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1ae98f793825b09b2b70300582d2f8a9fe" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>FGPFCCR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1aede126199a74ea2a7477c1361537f3c4" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>IFCR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a03ffbd962bae5def253311b5b385cd07" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>ISR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1aa78b34a419d5a35c5504f1818ef9f122" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>LWR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a96a187a30051332f029676b6ecd36167" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>NLR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a07566e4390ac1c55a3fd7f58dd6e33c6" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>OCOLR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a4ecac7187f1a8fcd108b14abdfb4934d" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>OMAR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a118208b8645815a2aa670e92d6277199" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>OOR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a50f9ee49cd295305a56ac58b96d11ded" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>OPFCCR</name></member>
      <member refid="struct_d_m_a2_d___type_def_1a996362d8114c5c841da6c763b0df3df1" prot="public" virt="non-virtual"><scope>DMA2D_TypeDef</scope><name>RESERVED</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
