Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 11:01:18 2024
| Host         : DESKTOP-N297RR6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           13 |
| Yes          | No                    | No                     |              19 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------+---------------------------+------------------+----------------+--------------+
|         Clock Signal        |         Enable Signal        |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------------------+---------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/U0/clk_out1 |                              | vga_driver/hsync0         |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/U0/clk_out1 | vga_driver/eqOp              |                           |                1 |              3 |         3.00 |
|  VGA_vsync_OBUF_BUFG        |                              | add_bb/ball_y0            |                1 |              5 |         5.00 |
|  VGA_vsync_OBUF_BUFG        |                              | add_bb/ball_y[10]_i_1_n_0 |                4 |              5 |         1.25 |
|  VGA_vsync_OBUF_BUFG        | add_bb/disp_data[15]_i_1_n_0 |                           |                3 |              5 |         1.67 |
|  clk_wiz_0_inst/U0/clk_out1 | vga_driver/eqOp              | vga_driver/v_cnt0         |                3 |              8 |         2.67 |
|  VGA_vsync_OBUF_BUFG        |                              | add_bb/p_0_in             |                4 |             10 |         2.50 |
|  clk_wiz_0_inst/U0/clk_out1 |                              | vga_driver/clear          |                3 |             11 |         3.67 |
|  clk_in_IBUF_BUFG           | batpos[10]_i_1_n_0           |                           |                9 |             11 |         1.22 |
|  VGA_vsync_OBUF_BUFG        |                              |                           |               10 |             20 |         2.00 |
|  clk_in_IBUF_BUFG           |                              |                           |                6 |             21 |         3.50 |
|  clk_wiz_0_inst/U0/clk_out1 |                              |                           |               11 |             26 |         2.36 |
+-----------------------------+------------------------------+---------------------------+------------------+----------------+--------------+


