[INFO :CM0023] Creating log file ../../build/tests/OneDivider/slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[WARNI:PA0205] dut.v:1: No timescale set for "dut".

[WARNI:PA0205] tb.v:1: No timescale set for "tb".

[INFO :CP0300] Compilation...

[INFO :CP0303] dut.v:1: Compile module "work@dut".

[INFO :CP0303] tb.v:1: Compile module "work@tb".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] tb.v:1: Top level module "work@tb".

[NOTE :EL0508] Nb Top level modules: 1.

[NOTE :EL0509] Max instance depth: 2.

[NOTE :EL0510] Nb instances: 2.

[NOTE :EL0511] Nb leaf instances: 1.

====== UHDM =======
design: (work@tb), id:62
|vpiName:work@tb
|uhdmallPackages:
\_package: builtin, id:63, parent:work@tb
  |vpiDefName:builtin
  |vpiParent:
  \_design: (work@tb), id:62
|uhdmallClasses:
\_class_defn: (builtin::array), id:64
  |vpiName:builtin::array
  |vpiParent:
  \_package: builtin, id:63, parent:work@tb
|uhdmallClasses:
\_class_defn: (builtin::queue), id:65
  |vpiName:builtin::queue
  |vpiParent:
  \_package: builtin, id:63, parent:work@tb
|uhdmallClasses:
\_class_defn: (builtin::string), id:66
  |vpiName:builtin::string
  |vpiParent:
  \_package: builtin, id:63, parent:work@tb
|uhdmallClasses:
\_class_defn: (builtin::system), id:67
  |vpiName:builtin::system
  |vpiParent:
  \_package: builtin, id:63, parent:work@tb
|uhdmallModules:
\_module: work@dut, id:68, file:dut.v, line:1, parent:work@tb
  |vpiDefName:work@dut
  |vpiParent:
  \_design: (work@tb), id:62
  |vpiProcess:
  \_always: , id:0, line:5
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:1, line:5
      |vpiCondition:
      \_operation: , id:4, line:5
        |vpiOpType:35
        |vpiOperand:
        \_operation: , id:2, line:5
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (clk), id:3, line:5
            |vpiName:clk
            |vpiParent:
            \_operation: , id:2, line:5
        |vpiOperand:
        \_operation: , id:5, line:5
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (rstn), id:6, line:5
            |vpiName:rstn
            |vpiParent:
            \_operation: , id:5, line:5
      |vpiStmt:
      \_if_else: , id:9, line:6
        |vpiCondition:
        \_operation: , id:7, line:6
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (rstn), id:8, line:6
            |vpiName:rstn
            |vpiParent:
            \_operation: , id:7, line:6
        |vpiStmt:
        \_assignment: , id:12, line:7
          |vpiLhs:
          \_ref_obj: (div), id:10
            |vpiName:div
          |vpiRhs:
          \_constant: , id:11, line:7
            |vpiConstType:7
            |vpiSize:32
            |INT:0
        |vpiElseStmt:
        \_assignment: , id:16, line:9
          |vpiLhs:
          \_ref_obj: (div), id:13
            |vpiName:div
          |vpiRhs:
          \_operation: , id:14, line:9
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (div), id:15, line:9
              |vpiName:div
              |vpiParent:
              \_operation: , id:14, line:9
  |vpiPort:
  \_port: (rstn), id:69, line:1
    |vpiName:rstn
    |vpiDirection:1
    |vpiParent:
    \_module: work@dut, id:68, file:dut.v, line:1, parent:work@tb
    |vpiLowConn:
    \_ref_obj: , id:73
      |vpiActual:
      \_logic_net: (rstn), id:72, line:1
        |vpiName:rstn
        |vpiParent:
        \_module: work@dut, id:68, file:dut.v, line:1, parent:work@tb
  |vpiPort:
  \_port: (clk), id:70, line:2
    |vpiName:clk
    |vpiDirection:1
    |vpiParent:
    \_module: work@dut, id:68, file:dut.v, line:1, parent:work@tb
    |vpiLowConn:
    \_ref_obj: , id:75
      |vpiActual:
      \_logic_net: (clk), id:74, line:2
        |vpiName:clk
        |vpiParent:
        \_module: work@dut, id:68, file:dut.v, line:1, parent:work@tb
  |vpiPort:
  \_port: (div), id:71, line:3
    |vpiName:div
    |vpiDirection:2
    |vpiParent:
    \_module: work@dut, id:68, file:dut.v, line:1, parent:work@tb
    |vpiLowConn:
    \_ref_obj: , id:77
      |vpiActual:
      \_logic_net: (div), id:76, line:3
        |vpiName:div
        |vpiNetType:48
        |vpiParent:
        \_module: work@dut, id:68, file:dut.v, line:1, parent:work@tb
  |vpiNet:
  \_logic_net: (rstn), id:72, line:1
  |vpiNet:
  \_logic_net: (clk), id:74, line:2
  |vpiNet:
  \_logic_net: (div), id:76, line:3
|uhdmallModules:
\_module: work@tb, id:78, file:tb.v, line:1, parent:work@tb
  |vpiDefName:work@tb
  |vpiParent:
  \_design: (work@tb), id:62
  |vpiProcess:
  \_initial: , id:17
    |vpiStmt:
    \_begin: , id:18, line:5
      |vpiStmt:
      \_sys_func_call: ($dumpfile), id:19, line:6
        |vpiName:$dumpfile
        |vpiArgument:
        \_constant: , id:20, line:6
          |vpiConstType:6
          |vpiSize:10
          |STRING:"test.vcd"
      |vpiStmt:
      \_sys_func_call: ($dumpvars), id:21, line:7
        |vpiName:$dumpvars
      |vpiStmt:
      \_sys_func_call: ($monitor), id:22, line:8
        |vpiName:$monitor
        |vpiArgument:
        \_constant: , id:23, line:8
          |vpiConstType:6
          |vpiSize:23
          |STRING:"@%0dns clk = %0d, %0d"
        |vpiArgument:
        \_sys_func_call: ($time), id:24, line:8
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (clk), id:25, line:8
          |vpiName:clk
        |vpiArgument:
        \_ref_obj: (div), id:26, line:8
          |vpiName:div
      |vpiStmt:
      \_delay_control: , id:27, line:9
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), id:28, line:9
          |vpiName:$finish
  |vpiProcess:
  \_initial: , id:29
    |vpiStmt:
    \_begin: , id:30, line:13
      |vpiStmt:
      \_assignment: , id:33, line:14
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (rstn), id:31
          |vpiName:rstn
        |vpiRhs:
        \_constant: , id:32, line:14
          |vpiConstType:7
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_assignment: , id:36, line:15
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (clk), id:34
          |vpiName:clk
        |vpiRhs:
        \_constant: , id:35, line:15
          |vpiConstType:7
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_delay_control: , id:37, line:16
        |#2
        |vpiStmt:
        \_assignment: , id:40, line:16
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (rstn), id:38
            |vpiName:rstn
          |vpiRhs:
          \_constant: , id:39, line:16
            |vpiConstType:7
            |vpiSize:32
            |INT:1
  |vpiProcess:
  \_always: , id:41, line:19
    |vpiAlwaysType:1
    |vpiStmt:
    \_delay_control: , id:42, line:20
      |#5
      |vpiStmt:
      \_assignment: , id:46, line:20
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (clk), id:43
          |vpiName:clk
        |vpiRhs:
        \_operation: , id:44, line:20
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (clk), id:45, line:20
            |vpiName:clk
            |vpiParent:
            \_operation: , id:44, line:20
  |vpiNet:
  \_logic_net: (clk), id:79, line:2
    |vpiName:clk
    |vpiNetType:48
    |vpiParent:
    \_module: work@tb, id:78, file:tb.v, line:1, parent:work@tb
  |vpiNet:
  \_logic_net: (div), id:80, line:3
    |vpiName:div
    |vpiParent:
    \_module: work@tb, id:78, file:tb.v, line:1, parent:work@tb
  |vpiNet:
  \_logic_net: (rstn), id:81, line:4
    |vpiName:rstn
    |vpiParent:
    \_module: work@tb, id:78, file:tb.v, line:1, parent:work@tb
|uhdmtopModules:
\_module: work@tb (work@tb), id:82, file:tb.v, line:1
  |vpiDefName:work@tb
  |vpiName:work@tb
  |vpiFullName:work@tb
  |vpiModule:
  \_module: work@dut (dut1), id:83, file:tb.v, line:22
    |vpiDefName:work@dut
    |vpiName:dut1
    |vpiFullName:work@tb.dut1
    |vpiPort:
    \_port: (rstn), id:53, line:1
      |vpiName:rstn
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (rstn), id:59
        |vpiName:rstn
        |vpiActual:
        \_logic_net: (rstn), id:49, line:4
          |vpiName:rstn
      |vpiLowConn:
      \_ref_obj: , id:54
        |vpiActual:
        \_logic_net: (rstn), id:50, line:1
          |vpiName:rstn
    |vpiPort:
    \_port: (clk), id:55, line:2
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk), id:60
        |vpiName:clk
        |vpiActual:
        \_logic_net: (clk), id:47, line:2
          |vpiName:clk
          |vpiNetType:48
      |vpiLowConn:
      \_ref_obj: , id:56
        |vpiActual:
        \_logic_net: (clk), id:51, line:2
          |vpiName:clk
    |vpiPort:
    \_port: (div), id:57, line:3
      |vpiName:div
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (div), id:61
        |vpiName:div
        |vpiActual:
        \_logic_net: (div), id:48, line:3
          |vpiName:div
      |vpiLowConn:
      \_ref_obj: , id:58
        |vpiActual:
        \_logic_net: (div), id:52, line:3
          |vpiName:div
          |vpiNetType:48
    |vpiNet:
    \_logic_net: (rstn), id:50, line:1
    |vpiNet:
    \_logic_net: (clk), id:51, line:2
    |vpiNet:
    \_logic_net: (div), id:52, line:3
    |vpiInstance:
    \_module: work@tb (work@tb), id:82, file:tb.v, line:1
    |vpiModule:
    \_module: work@tb (work@tb), id:82, file:tb.v, line:1
  |vpiNet:
  \_logic_net: (clk), id:47, line:2
  |vpiNet:
  \_logic_net: (div), id:48, line:3
  |vpiNet:
  \_logic_net: (rstn), id:49, line:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

