// Seed: 2701513768
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3
);
  assign id_4[1'b0] = 1;
endmodule
