// Seed: 3441154000
module module_0 (
    output uwire id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri id_4,
    input tri id_5
);
  wire id_7;
  wire id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1
    , id_6, id_7,
    output uwire id_2,
    output supply0 id_3,
    output uwire id_4
);
  wire id_8;
  wire id_9;
  always #(1'b0) begin : LABEL_0
    id_6 <= (1);
  end
  wire id_10;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_1,
      id_4,
      id_4,
      id_0
  );
  integer id_11 = 1;
endmodule
