# do carry_ripple_4bit_adder.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:44:22 on Sep 24,2019
# vlog -work work carry_ripple_4bit_adder.vo 
# -- Compiling module carry_ripple_4bit_adder
# ** Warning: carry_ripple_4bit_adder.vo(31): (vlog-13233) Design unit "carry_ripple_4bit_adder" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	carry_ripple_4bit_adder
# End time: 08:44:22 on Sep 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:44:22 on Sep 24,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module carry_ripple_4bit_adder_vlg_vec_tst
# 
# Top level modules:
# 	carry_ripple_4bit_adder_vlg_vec_tst
# End time: 08:44:22 on Sep 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.carry_ripple_4bit_adder_vlg_vec_tst 
# Start time: 08:44:23 on Sep 24,2019
# Loading work.carry_ripple_4bit_adder_vlg_vec_tst
# Loading work.carry_ripple_4bit_adder
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#26
# ** Note: $finish    : Waveform.vwf.vt(50)
#    Time: 1 us  Iteration: 0  Instance: /carry_ripple_4bit_adder_vlg_vec_tst
# End time: 08:44:23 on Sep 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
