set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {divider12.vho divider12_vhd.sdo}}
	{{"Fast Model"} {divider12_fast.vho divider12_vhd_fast.sdo}}
}
