<profile>

<section name = "Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_27_22'" level="0">
<item name = "Date">Thu Oct  2 22:23:38 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">llama_layer_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.887 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">774, 774, 3.096 us, 3.096 us, 769, 769, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_27_2">772, 772, 6, 1, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 18, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 96, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 163, -</column>
<column name="Register">-, -, 273, 68, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_17_3_32_1_1_U1399">sparsemux_17_3_32_1_1, 0, 0, 0, 96, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_fu_354_p2">+, 0, 0, 10, 10, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln27_fu_360_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">1, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">1, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">16, 2, 10, 20</column>
<column name="gmem2_blk_n_R">1, 2, 1, 2</column>
<column name="grp_fu_331_p0">32, 2, 32, 64</column>
<column name="grp_fu_331_p1">32, 2, 32, 64</column>
<column name="grp_fu_335_p0">32, 2, 32, 64</column>
<column name="grp_fu_335_p1">32, 2, 32, 64</column>
<column name="i_8_fu_110">16, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ffn_input_44_addr_reg_617">7, 0, 7, 0</column>
<column name="ffn_input_45_addr_reg_623">7, 0, 7, 0</column>
<column name="ffn_input_46_addr_reg_629">7, 0, 7, 0</column>
<column name="ffn_input_47_addr_reg_635">7, 0, 7, 0</column>
<column name="ffn_input_48_addr_reg_641">7, 0, 7, 0</column>
<column name="ffn_input_49_addr_reg_647">7, 0, 7, 0</column>
<column name="ffn_input_50_addr_reg_653">7, 0, 7, 0</column>
<column name="ffn_input_addr_reg_611">7, 0, 7, 0</column>
<column name="grp_fu_331_p0_keep">32, 0, 32, 0</column>
<column name="grp_fu_331_p1_keep">32, 0, 32, 0</column>
<column name="grp_fu_335_p0_keep">32, 0, 32, 0</column>
<column name="grp_fu_335_p1_keep">32, 0, 32, 0</column>
<column name="i_8_fu_110">10, 0, 10, 0</column>
<column name="mul10_i2_reg_664">32, 0, 32, 0</column>
<column name="mul13_i2_reg_675">32, 0, 32, 0</column>
<column name="trunc_ln27_reg_566">3, 0, 3, 0</column>
<column name="ffn_input_44_addr_reg_617">0, 8, 7, 0</column>
<column name="ffn_input_45_addr_reg_623">0, 8, 7, 0</column>
<column name="ffn_input_46_addr_reg_629">0, 8, 7, 0</column>
<column name="ffn_input_47_addr_reg_635">0, 8, 7, 0</column>
<column name="ffn_input_48_addr_reg_641">0, 8, 7, 0</column>
<column name="ffn_input_49_addr_reg_647">0, 8, 7, 0</column>
<column name="ffn_input_50_addr_reg_653">0, 8, 7, 0</column>
<column name="ffn_input_addr_reg_611">0, 8, 7, 0</column>
<column name="trunc_ln27_reg_566">0, 4, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, llama_layer_Pipeline_VITIS_LOOP_27_22, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, llama_layer_Pipeline_VITIS_LOOP_27_22, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, llama_layer_Pipeline_VITIS_LOOP_27_22, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, llama_layer_Pipeline_VITIS_LOOP_27_22, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, llama_layer_Pipeline_VITIS_LOOP_27_22, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, llama_layer_Pipeline_VITIS_LOOP_27_22, return value</column>
<column name="grp_fu_1690_p_din0">out, 32, ap_ctrl_hs, llama_layer_Pipeline_VITIS_LOOP_27_22, return value</column>
<column name="grp_fu_1690_p_din1">out, 32, ap_ctrl_hs, llama_layer_Pipeline_VITIS_LOOP_27_22, return value</column>
<column name="grp_fu_1690_p_dout0">in, 32, ap_ctrl_hs, llama_layer_Pipeline_VITIS_LOOP_27_22, return value</column>
<column name="grp_fu_1694_p_din0">out, 32, ap_ctrl_hs, llama_layer_Pipeline_VITIS_LOOP_27_22, return value</column>
<column name="grp_fu_1694_p_din1">out, 32, ap_ctrl_hs, llama_layer_Pipeline_VITIS_LOOP_27_22, return value</column>
<column name="grp_fu_1694_p_dout0">in, 32, ap_ctrl_hs, llama_layer_Pipeline_VITIS_LOOP_27_22, return value</column>
<column name="m_axi_gmem2_0_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RFIFONUM">in, 13, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="sext_ln27_2">in, 62, ap_none, sext_ln27_2, scalar</column>
<column name="norm_2">in, 32, ap_none, norm_2, scalar</column>
<column name="ffn_input_address0">out, 7, ap_memory, ffn_input, array</column>
<column name="ffn_input_ce0">out, 1, ap_memory, ffn_input, array</column>
<column name="ffn_input_we0">out, 1, ap_memory, ffn_input, array</column>
<column name="ffn_input_d0">out, 32, ap_memory, ffn_input, array</column>
<column name="layer_output_address0">out, 7, ap_memory, layer_output, array</column>
<column name="layer_output_ce0">out, 1, ap_memory, layer_output, array</column>
<column name="layer_output_q0">in, 32, ap_memory, layer_output, array</column>
<column name="layer_output_28_address0">out, 7, ap_memory, layer_output_28, array</column>
<column name="layer_output_28_ce0">out, 1, ap_memory, layer_output_28, array</column>
<column name="layer_output_28_q0">in, 32, ap_memory, layer_output_28, array</column>
<column name="layer_output_29_address0">out, 7, ap_memory, layer_output_29, array</column>
<column name="layer_output_29_ce0">out, 1, ap_memory, layer_output_29, array</column>
<column name="layer_output_29_q0">in, 32, ap_memory, layer_output_29, array</column>
<column name="layer_output_30_address0">out, 7, ap_memory, layer_output_30, array</column>
<column name="layer_output_30_ce0">out, 1, ap_memory, layer_output_30, array</column>
<column name="layer_output_30_q0">in, 32, ap_memory, layer_output_30, array</column>
<column name="layer_output_31_address0">out, 7, ap_memory, layer_output_31, array</column>
<column name="layer_output_31_ce0">out, 1, ap_memory, layer_output_31, array</column>
<column name="layer_output_31_q0">in, 32, ap_memory, layer_output_31, array</column>
<column name="layer_output_32_address0">out, 7, ap_memory, layer_output_32, array</column>
<column name="layer_output_32_ce0">out, 1, ap_memory, layer_output_32, array</column>
<column name="layer_output_32_q0">in, 32, ap_memory, layer_output_32, array</column>
<column name="layer_output_33_address0">out, 7, ap_memory, layer_output_33, array</column>
<column name="layer_output_33_ce0">out, 1, ap_memory, layer_output_33, array</column>
<column name="layer_output_33_q0">in, 32, ap_memory, layer_output_33, array</column>
<column name="layer_output_34_address0">out, 7, ap_memory, layer_output_34, array</column>
<column name="layer_output_34_ce0">out, 1, ap_memory, layer_output_34, array</column>
<column name="layer_output_34_q0">in, 32, ap_memory, layer_output_34, array</column>
<column name="ffn_input_44_address0">out, 7, ap_memory, ffn_input_44, array</column>
<column name="ffn_input_44_ce0">out, 1, ap_memory, ffn_input_44, array</column>
<column name="ffn_input_44_we0">out, 1, ap_memory, ffn_input_44, array</column>
<column name="ffn_input_44_d0">out, 32, ap_memory, ffn_input_44, array</column>
<column name="ffn_input_45_address0">out, 7, ap_memory, ffn_input_45, array</column>
<column name="ffn_input_45_ce0">out, 1, ap_memory, ffn_input_45, array</column>
<column name="ffn_input_45_we0">out, 1, ap_memory, ffn_input_45, array</column>
<column name="ffn_input_45_d0">out, 32, ap_memory, ffn_input_45, array</column>
<column name="ffn_input_46_address0">out, 7, ap_memory, ffn_input_46, array</column>
<column name="ffn_input_46_ce0">out, 1, ap_memory, ffn_input_46, array</column>
<column name="ffn_input_46_we0">out, 1, ap_memory, ffn_input_46, array</column>
<column name="ffn_input_46_d0">out, 32, ap_memory, ffn_input_46, array</column>
<column name="ffn_input_47_address0">out, 7, ap_memory, ffn_input_47, array</column>
<column name="ffn_input_47_ce0">out, 1, ap_memory, ffn_input_47, array</column>
<column name="ffn_input_47_we0">out, 1, ap_memory, ffn_input_47, array</column>
<column name="ffn_input_47_d0">out, 32, ap_memory, ffn_input_47, array</column>
<column name="ffn_input_48_address0">out, 7, ap_memory, ffn_input_48, array</column>
<column name="ffn_input_48_ce0">out, 1, ap_memory, ffn_input_48, array</column>
<column name="ffn_input_48_we0">out, 1, ap_memory, ffn_input_48, array</column>
<column name="ffn_input_48_d0">out, 32, ap_memory, ffn_input_48, array</column>
<column name="ffn_input_49_address0">out, 7, ap_memory, ffn_input_49, array</column>
<column name="ffn_input_49_ce0">out, 1, ap_memory, ffn_input_49, array</column>
<column name="ffn_input_49_we0">out, 1, ap_memory, ffn_input_49, array</column>
<column name="ffn_input_49_d0">out, 32, ap_memory, ffn_input_49, array</column>
<column name="ffn_input_50_address0">out, 7, ap_memory, ffn_input_50, array</column>
<column name="ffn_input_50_ce0">out, 1, ap_memory, ffn_input_50, array</column>
<column name="ffn_input_50_we0">out, 1, ap_memory, ffn_input_50, array</column>
<column name="ffn_input_50_d0">out, 32, ap_memory, ffn_input_50, array</column>
</table>
</item>
</section>
</profile>
