$date
	Wed Sep  4 19:15:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module half_3_test $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 " c $end
$var reg 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#2000
1!
1$
#4000
0$
1#
#6000
1"
0!
1$
#20000
