
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Mon May  4 18:57:55 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "E:\Github_Repos\FIFO_CDC\FIFO_CDC\designer\FIFO_CDC\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start              Requested     Requested     Clock        Clock                   Clock
Level     Clock              Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------
0 -       FIFO_CDC|W_CLK     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     132  
                                                                                                   
0 -       FIFO_CDC|R_CLK     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     89   
===================================================================================================


Clock Load Summary
******************

                   Clock     Source          Clock Pin                       Non-clock Pin     Non-clock Pin
Clock              Load      Pin             Seq Example                     Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------
FIFO_CDC|W_CLK     132       W_CLK(port)     p_W_sync\.W_raddr_1[10:0].C     -                 -            
                                                                                                            
FIFO_CDC|R_CLK     89        R_CLK(port)     p_R_sync\.R_waddr_1[10:0].C     -                 -            
============================================================================================================
