## Name:R.Elavarasu
## Reg:23013515

## Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 
## Procedure:


## Program:
![Screenshot 2023-12-15 201015](https://github.com/karthielavarasu/Experiment--02-Implementation-of-combinational-logic-/assets/145980473/3d38a1eb-6286-4d45-9344-f49bd2b31963)


## Logic Diagram:
![de](https://github.com/karthielavarasu/Experiment--02-Implementation-of-combinational-logic-/assets/145980473/4e8188ef-5def-4a35-a4c1-2e8fcbec6636)


## Timing Diagram:
![dig](https://github.com/karthielavarasu/Experiment--02-Implementation-of-combinational-logic-/assets/145980473/a3415a0c-5c50-44ff-ad63-d6d6dcdabb89)


##Truth table:
![truth](https://github.com/karthielavarasu/Experiment--02-Implementation-of-combinational-logic-/assets/145980473/6cc8ceda-e10e-497d-9523-09c234e1d489)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
