$comment
	File created using the following command:
		vcd file CODER.msim.vcd -direction
$end
$date
	Mon Dec 04 22:20:45 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CODER_vlg_vec_tst $end
$var reg 8 ! e [7:0] $end
$var wire 1 " s [2] $end
$var wire 1 # s [1] $end
$var wire 1 $ s [0] $end
$var wire 1 % sampler $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , e[0]~input_o $end
$var wire 1 - s[2]~output_o $end
$var wire 1 . s[1]~output_o $end
$var wire 1 / s[0]~output_o $end
$var wire 1 0 e[7]~input_o $end
$var wire 1 1 e[5]~input_o $end
$var wire 1 2 e[6]~input_o $end
$var wire 1 3 e[4]~input_o $end
$var wire 1 4 inst3~0_combout $end
$var wire 1 5 e[3]~input_o $end
$var wire 1 6 e[2]~input_o $end
$var wire 1 7 inst2~0_combout $end
$var wire 1 8 e[1]~input_o $end
$var wire 1 9 inst1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 !
0$
1#
1"
x%
0&
1'
x(
1)
1*
1+
0,
1-
1.
0/
00
01
12
03
14
05
06
17
08
09
$end
#1000000
