git clone --depth 1 --no-tags https://github.com/abob208/Logic_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/471611600
git clone --depth 1 --no-tags https://github.com/BingQZh/Lab4-VideoController.git f:/verilog_sva_gh_scraper/data/full_repos/471544000
git clone --depth 1 --no-tags https://github.com/abob208/Convolution-Accelerator-for-VGG-16.git f:/verilog_sva_gh_scraper/data/full_repos/471896203
git clone --depth 1 --no-tags https://github.com/santoshmudenur/SR-flipflop-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/472078703
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Decoder-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/472076984
git clone --depth 1 --no-tags https://github.com/Prafful1999/Partial-Reconfiguration-of-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/472002018
git clone --depth 1 --no-tags https://github.com/emineedagulsen/VSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/470317765
git clone --depth 1 --no-tags https://github.com/HoChuanYu/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/470587802
git clone --depth 1 --no-tags https://github.com/Justin5567/AIC_TPU.git f:/verilog_sva_gh_scraper/data/full_repos/470647669
git clone --depth 1 --no-tags https://github.com/AbdulSami-07/uart.git f:/verilog_sva_gh_scraper/data/full_repos/468648852
git clone --depth 1 --no-tags https://github.com/gustavolopes1/processor_in_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/468872348
git clone --depth 1 --no-tags https://github.com/RameenAnwar/Experiment3.git f:/verilog_sva_gh_scraper/data/full_repos/470648986
git clone --depth 1 --no-tags https://github.com/phong2372/Matrix-Divider-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/470652871
git clone --depth 1 --no-tags https://github.com/Hanamantm/Hanamantm.git f:/verilog_sva_gh_scraper/data/full_repos/470441069
git clone --depth 1 --no-tags https://github.com/DemonSunDa/DSL_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/471138027
git clone --depth 1 --no-tags https://github.com/damyan-p/460m-4.git f:/verilog_sva_gh_scraper/data/full_repos/471088735
git clone --depth 1 --no-tags https://github.com/eliteTian/IcarusVerilogGTKwave.git f:/verilog_sva_gh_scraper/data/full_repos/469572392
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/472467439
git clone --depth 1 --no-tags https://github.com/mactaviish/gex606-sistemas-digitais.git f:/verilog_sva_gh_scraper/data/full_repos/472307579
git clone --depth 1 --no-tags https://github.com/connormurphy798/ECE350-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/473438227
git clone --depth 1 --no-tags https://github.com/jackndelee/sa_vortex_jack.git f:/verilog_sva_gh_scraper/data/full_repos/473423187
git clone --depth 1 --no-tags https://github.com/01fe20bec415/ripple_adder.git f:/verilog_sva_gh_scraper/data/full_repos/473672224
git clone --depth 1 --no-tags https://github.com/01fe20bec408/SEQUENCE-DETECTOR.git f:/verilog_sva_gh_scraper/data/full_repos/473983942
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/473702536
git clone --depth 1 --no-tags https://github.com/hhuynh000/FIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/473881092
git clone --depth 1 --no-tags https://github.com/Ellen7ions/conv-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/469602821
git clone --depth 1 --no-tags https://github.com/RameenAnwar/new.git f:/verilog_sva_gh_scraper/data/full_repos/469091651
git clone --depth 1 --no-tags https://github.com/sabinaradu/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/468801224
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/pipelineProcessor32Bit.git f:/verilog_sva_gh_scraper/data/full_repos/471189013
git clone --depth 1 --no-tags https://github.com/Wavepool-Liu/ZynqForStudy.git f:/verilog_sva_gh_scraper/data/full_repos/471248180
git clone --depth 1 --no-tags https://github.com/C-Vaishnavi/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/471766369
git clone --depth 1 --no-tags https://github.com/01fe20bec404/ASSIGNMENT2.git f:/verilog_sva_gh_scraper/data/full_repos/474403035
git clone --depth 1 --no-tags https://github.com/guanwei-wu/Switching-Circuit-and-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/474574452
git clone --depth 1 --no-tags https://github.com/seankwon7/computer_architecture_lab.git f:/verilog_sva_gh_scraper/data/full_repos/474316106
git clone --depth 1 --no-tags https://github.com/01fe20bec413/ass_2.git f:/verilog_sva_gh_scraper/data/full_repos/474357104
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Upcounter.git f:/verilog_sva_gh_scraper/data/full_repos/474104087
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Half-subtractor-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/474055058
git clone --depth 1 --no-tags https://github.com/mariamaliezzat/Moore-Finite-State-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/472656074
git clone --depth 1 --no-tags https://github.com/cuesta22/Lab_5.git f:/verilog_sva_gh_scraper/data/full_repos/473020787
git clone --depth 1 --no-tags https://github.com/Entropy-xcy/composer-lite.git f:/verilog_sva_gh_scraper/data/full_repos/472823279
git clone --depth 1 --no-tags https://github.com/touchspeed/ReduceNoiseUse2Mic.git f:/verilog_sva_gh_scraper/data/full_repos/472635984
git clone --depth 1 --no-tags https://github.com/jmkim0514/tool_core_top_gen.git f:/verilog_sva_gh_scraper/data/full_repos/472534679
git clone --depth 1 --no-tags https://github.com/foura1201/risc-v-custom-instruction.git f:/verilog_sva_gh_scraper/data/full_repos/472764223
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/ASSIGNMENT1.git f:/verilog_sva_gh_scraper/data/full_repos/472800313
git clone --depth 1 --no-tags https://github.com/franGuindon/taller_digital_s2_2021.git f:/verilog_sva_gh_scraper/data/full_repos/472599485
git clone --depth 1 --no-tags https://github.com/zbigos/sky130_canvas.git f:/verilog_sva_gh_scraper/data/full_repos/472558895
git clone --depth 1 --no-tags https://github.com/ajebec33/Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/472937604
git clone --depth 1 --no-tags https://github.com/ymingX/FPGA-frec-measure.git f:/verilog_sva_gh_scraper/data/full_repos/473218052
git clone --depth 1 --no-tags https://github.com/01fe20bec415/Parking_system.git f:/verilog_sva_gh_scraper/data/full_repos/473063630
git clone --depth 1 --no-tags https://github.com/KevinMano/COMPENG3DQ5_2017.git f:/verilog_sva_gh_scraper/data/full_repos/473305849
git clone --depth 1 --no-tags https://github.com/cbohra00627/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/473482744
git clone --depth 1 --no-tags https://github.com/DesSlayer/0325HW.git f:/verilog_sva_gh_scraper/data/full_repos/473497080
git clone --depth 1 --no-tags https://github.com/Hanson-Tsai/Systolic-array.git f:/verilog_sva_gh_scraper/data/full_repos/473024682
git clone --depth 1 --no-tags https://github.com/iulianaralucamihaila/Baggage-Drop.git f:/verilog_sva_gh_scraper/data/full_repos/473363095
git clone --depth 1 --no-tags https://github.com/zzzzzec/dualissue.git f:/verilog_sva_gh_scraper/data/full_repos/470556060
git clone --depth 1 --no-tags https://github.com/preston-1/2-to-1-MUX.git f:/verilog_sva_gh_scraper/data/full_repos/470554191
git clone --depth 1 --no-tags https://github.com/jmlv929/MDY_FPGA_study.git f:/verilog_sva_gh_scraper/data/full_repos/470571324
git clone --depth 1 --no-tags https://github.com/alift99/Group-21-ALU-Prototype.git f:/verilog_sva_gh_scraper/data/full_repos/470196899
git clone --depth 1 --no-tags https://github.com/alerner-6502/NIOS_NoC.git f:/verilog_sva_gh_scraper/data/full_repos/470277355
git clone --depth 1 --no-tags https://github.com/RameenAnwar/MPW5-Files.git f:/verilog_sva_gh_scraper/data/full_repos/470630642
git clone --depth 1 --no-tags https://github.com/he1k/wishbone-slave.git f:/verilog_sva_gh_scraper/data/full_repos/471058580
git clone --depth 1 --no-tags https://github.com/AnuragDhungel/test.git f:/verilog_sva_gh_scraper/data/full_repos/471124393
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Assignment-1_Car_Parking.git f:/verilog_sva_gh_scraper/data/full_repos/472044900
git clone --depth 1 --no-tags https://github.com/TzuHaoLi/my-file.git f:/verilog_sva_gh_scraper/data/full_repos/471981980
git clone --depth 1 --no-tags https://github.com/charan8095181918/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/472070166
git clone --depth 1 --no-tags https://github.com/luke-mckay/fluffy-octo-umbrella.git f:/verilog_sva_gh_scraper/data/full_repos/472054487
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Tic-Tac-Toe-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/472371458
git clone --depth 1 --no-tags https://github.com/01fe20bec404/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/473934430
git clone --depth 1 --no-tags https://github.com/siriusm46/mystic_mpw5.git f:/verilog_sva_gh_scraper/data/full_repos/474044865
git clone --depth 1 --no-tags https://github.com/Selina29409/Hardware_Interface.git f:/verilog_sva_gh_scraper/data/full_repos/474475344
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/Tic_tac_toe.git f:/verilog_sva_gh_scraper/data/full_repos/474145634
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Full_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/474032053
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/JK_Flip_Flop.git f:/verilog_sva_gh_scraper/data/full_repos/474033176
git clone --depth 1 --no-tags https://github.com/01fe20bec408/mul_datapath.git f:/verilog_sva_gh_scraper/data/full_repos/474369303
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/2-to-1-MUX.git f:/verilog_sva_gh_scraper/data/full_repos/474241339
git clone --depth 1 --no-tags https://github.com/ninadshenvi/sequence_detector_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/474097610
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/474125562
git clone --depth 1 --no-tags https://github.com/ninadshenvi/multipication_fsm_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/474105050
git clone --depth 1 --no-tags https://github.com/ShoReagan/TRISC.git f:/verilog_sva_gh_scraper/data/full_repos/474712499
git clone --depth 1 --no-tags https://github.com/nevikw39/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/475068166
git clone --depth 1 --no-tags https://github.com/mbkearton/school-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/474836507
git clone --depth 1 --no-tags https://github.com/sturzucosmin/Maze-Wall-Follower-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/468908699
git clone --depth 1 --no-tags https://github.com/morteza-nouri/ARM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/468845316
git clone --depth 1 --no-tags https://github.com/AlexandruTurcu12/Baggage-Drop.git f:/verilog_sva_gh_scraper/data/full_repos/469893717
git clone --depth 1 --no-tags https://github.com/inabaurora/16-bit-ALU-Test.git f:/verilog_sva_gh_scraper/data/full_repos/470172103
git clone --depth 1 --no-tags https://github.com/suwesh/Lock-system-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/470697521
git clone --depth 1 --no-tags https://github.com/GitPancaked/NUS-EE2026-AY21-22-S2.git f:/verilog_sva_gh_scraper/data/full_repos/473415675
git clone --depth 1 --no-tags https://github.com/jasteve4/ActuatorController.git f:/verilog_sva_gh_scraper/data/full_repos/469300759
git clone --depth 1 --no-tags https://github.com/hiiask/rtldesign.git f:/verilog_sva_gh_scraper/data/full_repos/469090257
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/TIC_TAC_TOE.git f:/verilog_sva_gh_scraper/data/full_repos/474396230
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/ASSIGNMENT2.git f:/verilog_sva_gh_scraper/data/full_repos/474398486
git clone --depth 1 --no-tags https://github.com/charan8095181918/sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/472070809
git clone --depth 1 --no-tags https://github.com/charan8095181918/RAM.git f:/verilog_sva_gh_scraper/data/full_repos/472071856
git clone --depth 1 --no-tags https://github.com/santoshmudenur/JK-flipflop-verilog-code-.git f:/verilog_sva_gh_scraper/data/full_repos/472077641
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Sequence-detector-verilog-code-.git f:/verilog_sva_gh_scraper/data/full_repos/472080152
git clone --depth 1 --no-tags https://github.com/JunhyukBaik/SHA1.git f:/verilog_sva_gh_scraper/data/full_repos/472652401
git clone --depth 1 --no-tags https://github.com/Ronan-Harkins/CompArch_Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/475025156
git clone --depth 1 --no-tags https://github.com/lospo109/dldp_1.git f:/verilog_sva_gh_scraper/data/full_repos/473589065
git clone --depth 1 --no-tags https://github.com/SAMSONMENG/CFG_Extraction.git f:/verilog_sva_gh_scraper/data/full_repos/473685960
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Half-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/473703121
