<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RCE-GEN3-FW-LIB: protocols/i2c/rtl/i2c_master_bit_ctrl.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RCE-GEN3-FW-LIB
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('i2c__master__bit__ctrl_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">i2c_master_bit_ctrl.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="i2c__master__bit__ctrl_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">---------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">----                                                             ----</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">----  WISHBONE revB2 I2C Master Core; bit-controller             ----</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">----                                                             ----</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">----                                                             ----</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">----  Author: Richard Herveille                                  ----</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">----          richard@asics.ws                                   ----</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">----          www.asics.ws                                       ----</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">----                                                             ----</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">----  Downloaded from: http://www.opencores.org/projects/i2c/    ----</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">----                                                             ----</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">---------------------------------------------------------------------</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">----                                                             ----</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">---- Copyright (C) 2000 Richard Herveille                        ----</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">----                    richard@asics.ws                         ----</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">----                                                             ----</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="keyword">---- This source file may be used and distributed without        ----</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="keyword">---- restriction provided that this copyright statement is not   ----</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">---- removed from the file and that any derivative work contains ----</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">---- the original copyright notice and the associated disclaimer.----</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">----                                                             ----</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">----     THIS SOFTWARE IS PROVIDED ``AS IS&#39;&#39; AND WITHOUT ANY     ----</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">---- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED   ----</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">---- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS   ----</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">---- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR      ----</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">---- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,         ----</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">---- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES    ----</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">---- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE   ----</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">---- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR        ----</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">---- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF  ----</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">---- LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT  ----</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">---- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT  ----</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">---- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE         ----</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">---- POSSIBILITY OF SUCH DAMAGE.                                 ----</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">----                                                             ----</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">---------------------------------------------------------------------</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">--  CVS Log</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">--  $Id: i2c_master_bit_ctrl.vhd,v 1.14 2006/10/11 12:10:13 rherveille Exp $</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">--  $Date: 2006/10/11 12:10:13 $</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">--  $Revision: 1.14 $</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">--  $Author: rherveille $</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">--  $Locker:  $</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">--  $State: Exp $</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">-- Change History:</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">--               $Log: i2c_master_bit_ctrl.vhd,v $</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">--               Revision 1.14  2006/10/11 12:10:13  rherveille</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">--               Added missing semicolons &#39;;&#39; on endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">--               Revision 1.13  2006/10/06 10:48:24  rherveille</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">--               fixed short scl high pulse after clock stretch</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">--               Revision 1.12  2004/05/07 11:53:31  rherveille</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">--               Fixed previous fix :) Made a variable vs signal mistake.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">--               Revision 1.11  2004/05/07 11:04:00  rherveille</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">--               Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">--               Revision 1.10  2004/02/27 07:49:43  rherveille</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">--               Fixed a bug in the arbitration-lost signal generation. VHDL version only.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">--               Revision 1.9  2003/08/12 14:48:37  rherveille</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">--               Forgot an &#39;end if&#39; :-/</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">--               Revision 1.8  2003/08/09 07:01:13  rherveille</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">--               Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">--               Fixed a potential bug in the byte controller&#39;s host-acknowledge generation.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">--               Revision 1.7  2003/02/05 00:06:02  rherveille</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">--               Fixed a bug where the core would trigger an erroneous &#39;arbitration lost&#39; interrupt after being reset, when the reset pulse width &lt; 3 clk cycles.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">--               Revision 1.6  2003/02/01 02:03:06  rherveille</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">--               Fixed a few &#39;arbitration lost&#39; bugs. VHDL version only.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keyword">--               Revision 1.5  2002/12/26 16:05:47  rherveille</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">--               Core is now a Multimaster I2C controller.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keyword">--               Revision 1.4  2002/11/30 22:24:37  rherveille</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">--               Cleaned up code</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">--               Revision 1.3  2002/10/30 18:09:53  rherveille</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">--               Fixed some reported minor start/stop generation timing issuess.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">--               Revision 1.2  2002/06/15 07:37:04  rherveille</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">--               Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">--               Revision 1.1  2001/11/05 12:02:33  rherveille</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keyword">--! @see entity </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword"> --! @ingroup protocols_i2c</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">--               Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">--               Code updated, is now up-to-date to doc. rev.0.4.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keyword">--               Added headers.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">-- Modified by Jan Andersson (jan@gaisler.com):</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">--              * Added two start states to fulfill Set-up time for</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keyword">--                repeated START condition.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">--              * Modified synchronization of SCL and SDA. START and STOP detection</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">--                is now performed after a two stage synchronizer and is also</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">--                filtered. </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">--              * Changed evaluation order of &#39;slave_wait&#39;, &#39;en&#39; and &#39;cnt&#39; in</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">--                generation of clk_en signal to prevent clk_en assertion when</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword">--                slave_wait is asserted.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keyword">--              * Needed to differentiate between slave clock stretching and master</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">--                clock synchronization.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keyword">--              * Added register s_state which contains the next state in case</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keyword">--                of clock synchronization</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">--              * Incorporated change in wr_b state from SVN rev. 72 of</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keyword">--                original OC version (delay check of SDA).</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">--              * Added &#39;filter&#39; generic that determines length of filter.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">--                Original OC core has a median filter implemented. The solution</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keyword">--                implemented in this version is a plain shift register with a</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keyword">--                length determined by the new generic. All samples in this</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">--                register must be equal, otherwise the SCL or SDA value used by</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keyword">--                the core will not be changed. Every SCL/SDA transition that is</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword">--                not stable for &#39;filter&#39; system clock cycles is disregarded.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keyword">--                This solution is potentially more vulnerable against short</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keyword">--                periods of relatively quick fluctuations on the line, however</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keyword">--                it should do a better job of ignoring 50 ns pulses and still</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">--                allow us to respond quickly to events on the line - assuming</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">--                that the core has been correctly configured.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">--                Core revision has been increased to 2 (in GRLIB PnP)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">--              * Added &#39;dynfilt&#39; generic to allow dynamic adjustment of the</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keyword">--                filter. This component takes in a filt vector that is used to</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keyword">--                reload a filter counter. The filt vector is assigned via the</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keyword">--                core&#39;s APB interface.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keyword">--                Reorganized parts of the code, moving signals into blocks.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keyword">--                Core revision increased to 3.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keyword">-- </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keyword">-------------------------------------</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keyword">-- Bit controller section</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="keyword">------------------------------------</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keyword">-- Translate simple commands into SCL/SDA transitions</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keyword">-- Each command has 5 states, A/B/C/D/idle</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keyword">-- start:    SCL  ~~~~~~~~~~~~~~\____</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keyword">--       SDA  XX/~~~~~~~\______</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keyword">--            x | A | B | C | D | i</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">-- repstart  SCL  ______/~~~~~~~\___</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">--       SDA  __/~~~~~~~\______</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keyword">--            x | A | B | C | D | i</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">-- stop      SCL  _______/~~~~~~~~~~~</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keyword">--       SDA  ==\___________/~~~~~</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">--            x | A | B | C | D | i</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">--- write    SCL  ______/~~~~~~~\____</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">--       SDA  XXX===============XX</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keyword">--            x | A | B | C | D | i</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keyword">--- read     SCL  ______/~~~~~~~\____</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">--       SDA  XXXXXXX=XXXXXXXXXXX</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="keyword">--            x | A | B | C | D | i</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">-- Timing:      Normal mode     Fast mode</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keyword">-----------------------------------------------------------------</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">-- Fscl         100KHz          400KHz</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keyword">-- Th_scl       4.0us           0.6us   High period of SCL</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keyword">-- Tl_scl       4.7us           1.3us   Low period of SCL</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="keyword">-- Tsu:sta      4.7us           0.6us   setup time for a repeated start condition</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keyword">-- Tsu:sto      4.0us           0.6us   setup time for a stop conditon</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keyword">-- Tbuf         4.7us           1.3us   Bus free time between a stop and start condition</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__protocols__i2c.html#ga0a6af6eef40212dbaf130d57ce711256">  171</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#acd03516902501cd1c7296a98e22c6fcb">  172</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiI2cRegMaster.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="keyword">--library grlib;</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#aa82ea1c9566ae673f45256e23997589a">  174</a></span>&#160;<span class="vhdlkeyword">use </span>work.stdlib.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html">  176</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classi2c__master__bit__ctrl.html">i2c_master_bit_ctrl</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#ab645fee7e89d909a042488da6d735bfd">  177</a></span>&#160;        <span class="keywordflow">generic</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ab645fee7e89d909a042488da6d735bfd">filter</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span>; <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a27c0bf441beeeca92dd1b6a58abfb615">dynfilt</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">  179</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">std_logic</span>;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">  180</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">rst</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">std_logic</span>;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">  181</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">std_logic</span>;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#ae6dcf4bba6c8fb1f6a6a5ff2063c2f93">  182</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae6dcf4bba6c8fb1f6a6a5ff2063c2f93">ena</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">std_logic</span>;<span class="keyword">              -- core enable signal</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#a82dec9e569cb3ba010b9fdab74e82744">  184</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a82dec9e569cb3ba010b9fdab74e82744">clk_cnt</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword">     -- clock prescale value</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#abc17dde9585667bef29b90dccb5b40d3">  186</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#abc17dde9585667bef29b90dccb5b40d3">cmd</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#a15e4affbdf2504e32a621270d99fe44b">  187</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a15e4affbdf2504e32a621270d99fe44b">cmd_ack</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_logic</span>;<span class="keyword"> -- command completed</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#aae338b3a18acd4650d65866291f3aece">  188</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#aae338b3a18acd4650d65866291f3aece">busy</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_logic</span>;<span class="keyword"> -- i2c bus busy</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#aa9183f4f9d53c66a24c6717d29c90897">  189</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#aa9183f4f9d53c66a24c6717d29c90897">al</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_logic</span>;<span class="keyword"> -- arbitration lost</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#ae95cd5b9d446bf9ad9525df01d5bee14">  191</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae95cd5b9d446bf9ad9525df01d5bee14">din</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">std_logic</span>;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#a871a5482dfcfbce73250e4659e06a613">  192</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a871a5482dfcfbce73250e4659e06a613">dout</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_logic</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#a9d8e98a8c5c8da823ee710b0f21fe508">  194</a></span>&#160;                <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a9d8e98a8c5c8da823ee710b0f21fe508">filt</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ab645fee7e89d909a042488da6d735bfd">filter</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">*</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a27c0bf441beeeca92dd1b6a58abfb615">dynfilt</a></span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keyword">        -- i2c lines</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#a9e7304faa7ee95a8bf124e4ba57c9cfa">  197</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a9e7304faa7ee95a8bf124e4ba57c9cfa">scl_i</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">std_logic</span>;<span class="keyword">  -- i2c clock line input</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#a1eacc5c06407fe9e9618138863de3152">  198</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a1eacc5c06407fe9e9618138863de3152">scl_o</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_logic</span>;<span class="keyword"> -- i2c clock line output</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#ac11dd8cb0cf4dc159178abac5c976bf2">  199</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ac11dd8cb0cf4dc159178abac5c976bf2">scl_oen</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_logic</span>;<span class="keyword"> -- i2c clock line output enable, active low</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#a22a5b78c377610cba5318a7de5488ca6">  200</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a22a5b78c377610cba5318a7de5488ca6">sda_i</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">std_logic</span>;<span class="keyword">  -- i2c data line input</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#ad2c47fd5f08ecd59c02cea305c5d839c">  201</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ad2c47fd5f08ecd59c02cea305c5d839c">sda_o</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_logic</span>;<span class="keyword"> -- i2c data line output</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a0b4b49b4b0e9738cf00141b163cf43bb">sda_oen</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">std_logic</span><span class="keyword">  -- i2c data line output enable, active low</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl.html#a0b4b49b4b0e9738cf00141b163cf43bb">  203</a></span>&#160;    <span class="vhdlchar">)</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">entity</span> <span class="vhdlchar">i2c_master_bit_ctrl</span>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html">  206</a></span>&#160;<span class="keywordflow">architecture</span> structural <span class="keywordflow">of</span> <a class="code" href="classi2c__master__bit__ctrl.html">i2c_master_bit_ctrl</a> is</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a4d7180fe696605ccb66c2a92d20b098f">  207</a></span>&#160;    <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a4d7180fe696605ccb66c2a92d20b098f">I2C_CMD_NOP</a></span>    <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;0000&quot;</span>;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#ace6aadcf7af6dd8765a6c9db0311075f">  208</a></span>&#160;    <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ace6aadcf7af6dd8765a6c9db0311075f">I2C_CMD_START</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;0001&quot;</span>;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a18ded08894902afa343124002b0b88a9">  209</a></span>&#160;    <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a18ded08894902afa343124002b0b88a9">I2C_CMD_STOP</a></span>   <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;0010&quot;</span>;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a185dd14969a1b0ec84d422c7bb74e8c0">  210</a></span>&#160;    <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a185dd14969a1b0ec84d422c7bb74e8c0">I2C_CMD_READ</a></span>   <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;0100&quot;</span>;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a329a5589a377c8d472642526261461cc">  211</a></span>&#160;    <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a329a5589a377c8d472642526261461cc">I2C_CMD_WRITE</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;1000&quot;</span>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a87f90e7e811bf1c3483a22f1c3252d54">  213</a></span>&#160;    <span class="keywordflow">type</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a87f90e7e811bf1c3483a22f1c3252d54">states</a></span> <span class="keywordflow">is</span> <span class="vhdlchar">(</span><span class="vhdlchar">idle</span><span class="vhdlchar">,</span> <span class="vhdlchar">start_a</span><span class="vhdlchar">,</span> <span class="vhdlchar">start_b</span><span class="vhdlchar">,</span> <span class="vhdlchar">start_c</span><span class="vhdlchar">,</span> <span class="vhdlchar">start_d</span><span class="vhdlchar">,</span> <span class="vhdlchar">start_e</span><span class="vhdlchar">,</span> <span class="vhdlchar">start_f</span><span class="vhdlchar">,</span> <span class="vhdlchar">start_g</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                    <span class="vhdlchar">stop_a</span><span class="vhdlchar">,</span> <span class="vhdlchar">stop_b</span><span class="vhdlchar">,</span> <span class="vhdlchar">stop_c</span><span class="vhdlchar">,</span> <span class="vhdlchar">stop_d</span><span class="vhdlchar">,</span> <span class="vhdlchar">rd_a</span><span class="vhdlchar">,</span> <span class="vhdlchar">rd_b</span><span class="vhdlchar">,</span> <span class="vhdlchar">rd_c</span><span class="vhdlchar">,</span> <span class="vhdlchar">rd_d</span><span class="vhdlchar">,</span> <span class="vhdlchar">wr_a</span><span class="vhdlchar">,</span> <span class="vhdlchar">wr_b</span><span class="vhdlchar">,</span> <span class="vhdlchar">wr_c</span><span class="vhdlchar">,</span> <span class="vhdlchar">wr_d</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">  215</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">s_state</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a87f90e7e811bf1c3483a22f1c3252d54">states</a></span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">  217</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="keyword">                     -- internal I2C lines</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">  218</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>            <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="keyword">          -- check SDA status (multi-master arbitration)</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">  219</a></span>&#160;        <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span>         <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword">  -- Filtered SCL and SDA inputs</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#ac495c1607d699ae3e12d242eba3508cf">  220</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac7d7df4ec93b07f5b52e57779dab9838">clk_en</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac495c1607d699ae3e12d242eba3508cf">slave_wait</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="keyword">          -- clock generation signals</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">  221</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">ial</a></span>                <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="keyword">          -- internal arbitration lost signal</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a2558008500f2b0174d1ddf67e9bf6d61">  222</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2558008500f2b0174d1ddf67e9bf6d61">cnt</a></span>                <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- clock divider counter</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a30fdc1d31201900d2dc1b4daa95ec650">  223</a></span>&#160;        <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a30fdc1d31201900d2dc1b4daa95ec650">csync</a></span>              <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="keyword">          -- Need to synchronize clock with other master</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        </div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="vhdlkeyword">begin </span>  </div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="keyword">    -- generate clk enable signal</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#ab31b44b1e1aa1f585840aca3450e1a7c">  227</a></span>&#160;    gen_clken: <span class="keywordflow">process</span>(<a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a>, <a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a>)</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="vhdlkeyword">    begin</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;          <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2558008500f2b0174d1ddf67e9bf6d61">cnt</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;          <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac7d7df4ec93b07f5b52e57779dab9838">clk_en</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;          <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2558008500f2b0174d1ddf67e9bf6d61">cnt</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac7d7df4ec93b07f5b52e57779dab9838">clk_en</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;              <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae6dcf4bba6c8fb1f6a6a5ff2063c2f93">ena</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a30fdc1d31201900d2dc1b4daa95ec650">csync</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2558008500f2b0174d1ddf67e9bf6d61">cnt</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a82dec9e569cb3ba010b9fdab74e82744">clk_cnt</a></span>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac7d7df4ec93b07f5b52e57779dab9838">clk_en</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;              <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac495c1607d699ae3e12d242eba3508cf">slave_wait</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2558008500f2b0174d1ddf67e9bf6d61">cnt</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2558008500f2b0174d1ddf67e9bf6d61">cnt</a></span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac7d7df4ec93b07f5b52e57779dab9838">clk_en</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;          <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2558008500f2b0174d1ddf67e9bf6d61">cnt</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">X</span><span class="vhdllogic">&quot;0000&quot;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2558008500f2b0174d1ddf67e9bf6d61">cnt</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a82dec9e569cb3ba010b9fdab74e82744">clk_cnt</a></span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac7d7df4ec93b07f5b52e57779dab9838">clk_en</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;          <span class="keywordflow">else</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2558008500f2b0174d1ddf67e9bf6d61">cnt</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2558008500f2b0174d1ddf67e9bf6d61">cnt</a></span> <span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac7d7df4ec93b07f5b52e57779dab9838">clk_en</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;          <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">gen_clken</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="keyword">    -- generate bus status controller</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="vhdlchar">bus_status_ctrl</span><span class="vhdlchar">:</span> <span class="keywordflow">block</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a0ba9aef627f2e1a8739495dc4ecf0d58">  255</a></span>&#160;          <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0ba9aef627f2e1a8739495dc4ecf0d58">sta_condition</a></span>       <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="keyword">  -- start detected</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a40b781ca238dded8567407ff8414f1c2">  256</a></span>&#160;      <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a40b781ca238dded8567407ff8414f1c2">sto_condition</a></span>       <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="keyword">  -- stop detected</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">  257</a></span>&#160;      <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">cmd_stop</a></span>            <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="keyword">  -- STOP command</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#aec9a648848b6a4c36b0083d629e1bcbc">  258</a></span>&#160;      <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aec9a648848b6a4c36b0083d629e1bcbc">ibusy</a></span>               <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="keyword">  -- internal busy signal</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a27990a24cc90fb50f3d646e852839d8e">  259</a></span>&#160;          <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a27990a24cc90fb50f3d646e852839d8e">slvw_dis</a></span>            <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="keyword">          -- Slave wait disable;</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="vhdlkeyword">    begin</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keyword">          -- Static filter</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;          <span class="vhdlchar">staticfilt</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a27c0bf441beeeca92dd1b6a58abfb615">dynfilt</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;            <span class="vhdlchar">sfblock</span> <span class="vhdlchar">:</span> <span class="keywordflow">block</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;              <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a961b25e2f0c43c54657b5757b23ccb26">FR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ab645fee7e89d909a042488da6d735bfd">filter</a></span>;<span class="keyword">  -- Filter range MSb</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a961b25e2f0c43c54657b5757b23ccb26">  266</a></span>&#160;              <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a79fa2c0c563df45aae31e7f4693ccfcd">DR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ab645fee7e89d909a042488da6d735bfd">filter</a></span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;<span class="keyword">  -- Delayed SCL/SDA range MSb</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;              </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;              <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a1f767dce91bad16262ad2e4c64429101">sSCL</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5a00c6ccb21428d99f813d0e36b8a1f5">sSDA</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a961b25e2f0c43c54657b5757b23ccb26">FR</a></span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- synchronized SCL and SDA inputs</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;              <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">discl_oen</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a79fa2c0c563df45aae31e7f4693ccfcd">DR</a></span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- delayed scl_oen signal</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;              <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">disda_oen</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a79fa2c0c563df45aae31e7f4693ccfcd">DR</a></span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- delayed isda_oen</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="vhdlkeyword">            begin</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keyword">              -- synchronize SCL and SDA inputs</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;              synch_scl_sda: <span class="keywordflow">process</span>(<a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a>, <a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a>)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="vhdlkeyword">              begin</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span>                  </div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;              <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a1f767dce91bad16262ad2e4c64429101">sSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;              <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5a00c6ccb21428d99f813d0e36b8a1f5">sSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;              <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span>                    </div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a1f767dce91bad16262ad2e4c64429101">sSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5a00c6ccb21428d99f813d0e36b8a1f5">sSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;              <span class="keywordflow">else</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a1f767dce91bad16262ad2e4c64429101">sSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a1f767dce91bad16262ad2e4c64429101">sSCL</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a961b25e2f0c43c54657b5757b23ccb26">FR</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a9e7304faa7ee95a8bf124e4ba57c9cfa">scl_i</a></span>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5a00c6ccb21428d99f813d0e36b8a1f5">sSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5a00c6ccb21428d99f813d0e36b8a1f5">sSDA</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a961b25e2f0c43c54657b5757b23ccb26">FR</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a22a5b78c377610cba5318a7de5488ca6">sda_i</a></span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="keyword">                    -- Filtering</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar">andv</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a1f767dce91bad16262ad2e4c64429101">sSCL</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a961b25e2f0c43c54657b5757b23ccb26">FR</a></span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                    <span class="keywordflow">elsif</span> <span class="vhdlchar">orv</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a1f767dce91bad16262ad2e4c64429101">sSCL</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a961b25e2f0c43c54657b5757b23ccb26">FR</a></span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                    <span class="keywordflow">else</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar">andv</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5a00c6ccb21428d99f813d0e36b8a1f5">sSDA</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a961b25e2f0c43c54657b5757b23ccb26">FR</a></span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                    <span class="keywordflow">elsif</span> <span class="vhdlchar">orv</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5a00c6ccb21428d99f813d0e36b8a1f5">sSDA</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a961b25e2f0c43c54657b5757b23ccb26">FR</a></span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                    <span class="keywordflow">else</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">synch_SCL_SDA</span>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="keyword">              -- whenever the slave is not ready it can delay the cycle by pulling SCL low</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="keyword">              -- delay scl_oen</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;              <span class="keywordflow">process</span> (<a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a>)</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="vhdlkeyword">              begin</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                  <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">discl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a27990a24cc90fb50f3d646e852839d8e">slvw_dis</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                  <span class="keywordflow">else</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="keyword">                    -- Keep SCL output enable values</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">discl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">discl_oen</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a79fa2c0c563df45aae31e7f4693ccfcd">DR</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="keyword">                    -- Disable slave stretch detection when other device drives SCL</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="keyword">                    -- H-&gt;L (only a master should to this).</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a27990a24cc90fb50f3d646e852839d8e">slvw_dis</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a27990a24cc90fb50f3d646e852839d8e">slvw_dis</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a30fdc1d31201900d2dc1b4daa95ec650">csync</a></span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">discl_oen</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">process</span>;        </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keyword">              -- SCL forced low after master tried to assert, slave is stretching clock</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;              <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac495c1607d699ae3e12d242eba3508cf">slave_wait</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">andv</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">discl_oen</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a79fa2c0c563df45aae31e7f4693ccfcd">DR</a></span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a27990a24cc90fb50f3d646e852839d8e">slvw_dis</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keyword">              -- SCL HIGH time cut short, master clock synchronization</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;              <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a30fdc1d31201900d2dc1b4daa95ec650">csync</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">andv</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">discl_oen</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a79fa2c0c563df45aae31e7f4693ccfcd">DR</a></span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="keyword">              -- generate arbitration lost signal</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="keyword">              -- aribitration lost when:</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="keyword">              -- 1) master drives SDA high, but the i2c bus is low</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keyword">              -- 2) stop detected while not requested (detect during &#39;idle&#39; state)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;              gen_al: <span class="keywordflow">process</span>(<a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a>, <a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a>)</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="vhdlkeyword">              begin</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">cmd_stop</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">ial</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">disda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                  <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">cmd_stop</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">ial</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">disda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                  <span class="keywordflow">else</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac7d7df4ec93b07f5b52e57779dab9838">clk_en</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#abc17dde9585667bef29b90dccb5b40d3">cmd</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a18ded08894902afa343124002b0b88a9">I2C_CMD_STOP</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">cmd_stop</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                      <span class="keywordflow">else</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">cmd_stop</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">idle</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">ial</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">disda_oen</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a79fa2c0c563df45aae31e7f4693ccfcd">DR</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>; </div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                    <span class="keywordflow">else</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">ial</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">disda_oen</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a79fa2c0c563df45aae31e7f4693ccfcd">DR</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                             <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a40b781ca238dded8567407ff8414f1c2">sto_condition</a></span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">cmd_stop</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">disda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">disda_oen</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a79fa2c0c563df45aae31e7f4693ccfcd">DR</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span>;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">gen_al</span>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">block</span> <span class="vhdlchar">sfblock</span>;            </div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#af5a64efa33adb238d025b9256f8ca376">  365</a></span>&#160;          <span class="keywordflow">end</span> <span class="keywordflow">generate</span> <span class="vhdlchar">staticfilt</span>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="keyword">          -- Dynamic filter</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;          <span class="vhdlchar">dynamicfilt</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a27c0bf441beeeca92dd1b6a58abfb615">dynfilt</a></span> <span class="vhdlchar">/=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="keyword">            -- Fixed window</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            <span class="vhdlchar">dfblock</span> <span class="vhdlchar">:</span> <span class="keywordflow">block</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;              <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aff50aa46695407b5936d669405205003">filtcnt</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ab645fee7e89d909a042488da6d735bfd">filter</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;              <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a1f767dce91bad16262ad2e4c64429101">sSCL</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5a00c6ccb21428d99f813d0e36b8a1f5">sSDA</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- synchronized SCL and SDA inputs</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;              <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2578d0ca705fc528066f6fed9bdc3039">fiscl_oen</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword">  -- &quot;filtered&quot; scl_oen signal</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;              <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a35c7c71c210ff6091e125ec8f24e3a3d">fisda_oen</a></span> <span class="vhdlchar">:</span> <span class="comment">std_ulogic</span>;<span class="keyword">  -- &quot;filtered&quot; sda_oen signal</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;              <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ad1db976c994f4d93f54a7a9082b24d1c">fSCL_chg</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#af15be6bd7bd7109bc6edbbc91aabd2d9">fSDA_chg</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a66a991e47a5dcfdc72a8ee18d5db145c">fiscl_oen_chg</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2ba4baf0b340ecd5d94df9a7a40912c0">fisda_oen_chg</a></span> <span class="vhdlchar">:</span> <span class="comment">std_ulogic</span>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;              <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">discl_oen</a></span> <span class="vhdlchar">:</span> <span class="comment">std_ulogic</span>;<span class="keyword">  -- delayed scl_oen signal</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;              <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">disda_oen</a></span> <span class="vhdlchar">:</span> <span class="comment">std_ulogic</span>;<span class="keyword">  -- delayed sda_oen signal</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="vhdlkeyword">            begin</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="keyword">              -- Provides filtered signals for SCL and SDA, and corresponding</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="keyword">              -- output enable signals.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;              sync_scl_sda: <span class="keywordflow">process</span>(<a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a>, <a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a>, <a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ad1db976c994f4d93f54a7a9082b24d1c">fSCL_chg</a>, <a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#af15be6bd7bd7109bc6edbbc91aabd2d9">fSDA_chg</a>, <a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a66a991e47a5dcfdc72a8ee18d5db145c">fiscl_oen_chg</a>, <a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2ba4baf0b340ecd5d94df9a7a40912c0">fisda_oen_chg</a>)</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                <span class="keywordflow">variable</span> <span class="vhdlchar">scl_chg</span><span class="vhdlchar">,</span> <span class="vhdlchar">sda_chg</span><span class="vhdlchar">,</span> <span class="vhdlchar">iscl_oen_chg</span><span class="vhdlchar">,</span> <span class="vhdlchar">isda_oen_chg</span> <span class="vhdlchar">:</span> <span class="comment">std_ulogic</span>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="vhdlkeyword">              begin</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                <span class="vhdlchar">scl_chg</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ad1db976c994f4d93f54a7a9082b24d1c">fSCL_chg</a></span>; <span class="vhdlchar">sda_chg</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#af15be6bd7bd7109bc6edbbc91aabd2d9">fSDA_chg</a></span>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                <span class="vhdlchar">iscl_oen_chg</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a66a991e47a5dcfdc72a8ee18d5db145c">fiscl_oen_chg</a></span>; <span class="vhdlchar">isda_oen_chg</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2ba4baf0b340ecd5d94df9a7a40912c0">fisda_oen_chg</a></span>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span>                  </div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aff50aa46695407b5936d669405205003">filtcnt</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>; <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ad1db976c994f4d93f54a7a9082b24d1c">fSCL_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>; <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#af15be6bd7bd7109bc6edbbc91aabd2d9">fSDA_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2578d0ca705fc528066f6fed9bdc3039">fiscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>; <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a66a991e47a5dcfdc72a8ee18d5db145c">fiscl_oen_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a35c7c71c210ff6091e125ec8f24e3a3d">fisda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>; <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2ba4baf0b340ecd5d94df9a7a40912c0">fisda_oen_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;            <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;              <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae6dcf4bba6c8fb1f6a6a5ff2063c2f93">ena</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span>                    </div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aff50aa46695407b5936d669405205003">filtcnt</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>; <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ad1db976c994f4d93f54a7a9082b24d1c">fSCL_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>; <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#af15be6bd7bd7109bc6edbbc91aabd2d9">fSDA_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2578d0ca705fc528066f6fed9bdc3039">fiscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>; <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a66a991e47a5dcfdc72a8ee18d5db145c">fiscl_oen_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a35c7c71c210ff6091e125ec8f24e3a3d">fisda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>; <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2ba4baf0b340ecd5d94df9a7a40912c0">fisda_oen_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                  <span class="keywordflow">else</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a1f767dce91bad16262ad2e4c64429101">sSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">xor</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span> <span class="vhdlchar">scl_chg</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>; <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5a00c6ccb21428d99f813d0e36b8a1f5">sSDA</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">xor</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span> <span class="vhdlchar">sda_chg</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>; <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">discl_oen</a></span> <span class="keywordflow">xor</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2578d0ca705fc528066f6fed9bdc3039">fiscl_oen</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span> <span class="vhdlchar">iscl_oen_chg</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>; <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">disda_oen</a></span> <span class="keywordflow">xor</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a35c7c71c210ff6091e125ec8f24e3a3d">fisda_oen</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span> <span class="vhdlchar">isda_oen_chg</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>; <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aff50aa46695407b5936d669405205003">filtcnt</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">zero32</span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ab645fee7e89d909a042488da6d735bfd">filter</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">*</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a27c0bf441beeeca92dd1b6a58abfb615">dynfilt</a></span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aff50aa46695407b5936d669405205003">filtcnt</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a9d8e98a8c5c8da823ee710b0f21fe508">filt</a></span>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">xor</span> <span class="vhdlchar">scl_chg</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">xor</span> <span class="vhdlchar">sda_chg</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ad1db976c994f4d93f54a7a9082b24d1c">fSCL_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>; <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#af15be6bd7bd7109bc6edbbc91aabd2d9">fSDA_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2578d0ca705fc528066f6fed9bdc3039">fiscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2578d0ca705fc528066f6fed9bdc3039">fiscl_oen</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2578d0ca705fc528066f6fed9bdc3039">fiscl_oen</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">xor</span> <span class="vhdlchar">iscl_oen_chg</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a66a991e47a5dcfdc72a8ee18d5db145c">fiscl_oen_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a35c7c71c210ff6091e125ec8f24e3a3d">fisda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a35c7c71c210ff6091e125ec8f24e3a3d">fisda_oen</a></span> <span class="keywordflow">xor</span> <span class="vhdlchar">isda_oen_chg</span>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2ba4baf0b340ecd5d94df9a7a40912c0">fisda_oen_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                    <span class="keywordflow">else</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aff50aa46695407b5936d669405205003">filtcnt</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aff50aa46695407b5936d669405205003">filtcnt</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span>; <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ad1db976c994f4d93f54a7a9082b24d1c">fSCL_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">scl_chg</span>; <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#af15be6bd7bd7109bc6edbbc91aabd2d9">fSDA_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">sda_chg</span>;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2578d0ca705fc528066f6fed9bdc3039">fiscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2578d0ca705fc528066f6fed9bdc3039">fiscl_oen</a></span>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a66a991e47a5dcfdc72a8ee18d5db145c">fiscl_oen_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">iscl_oen_chg</span>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a35c7c71c210ff6091e125ec8f24e3a3d">fisda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a35c7c71c210ff6091e125ec8f24e3a3d">fisda_oen</a></span>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2ba4baf0b340ecd5d94df9a7a40912c0">fisda_oen_chg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">isda_oen_chg</span>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a1f767dce91bad16262ad2e4c64429101">sSCL</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a1f767dce91bad16262ad2e4c64429101">sSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a9e7304faa7ee95a8bf124e4ba57c9cfa">scl_i</a></span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5a00c6ccb21428d99f813d0e36b8a1f5">sSDA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5a00c6ccb21428d99f813d0e36b8a1f5">sSDA</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a22a5b78c377610cba5318a7de5488ca6">sda_i</a></span>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">sync_SCL_SDA</span>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="keyword">              -- whenever the slave is not ready it can delay the cycle by pulling SCL low</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="keyword">              -- delay scl_oen</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;              <span class="keywordflow">process</span> (<a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a>)</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="vhdlkeyword">              begin</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                  <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">discl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a27990a24cc90fb50f3d646e852839d8e">slvw_dis</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                  <span class="keywordflow">else</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="keyword">                    -- Keep SCL output enable values</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">discl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="keyword">                    -- Disable slave stretch detection when other device drives SCL</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="keyword">                    -- H-&gt;L (only a master should to this).</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a27990a24cc90fb50f3d646e852839d8e">slvw_dis</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a27990a24cc90fb50f3d646e852839d8e">slvw_dis</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a30fdc1d31201900d2dc1b4daa95ec650">csync</a></span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">discl_oen</a></span>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">process</span>;        </div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="keyword">              -- SCL forced low after master tried to assert, slave is stretching clock</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;              <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac495c1607d699ae3e12d242eba3508cf">slave_wait</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">andv</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2578d0ca705fc528066f6fed9bdc3039">fiscl_oen</a></span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a27990a24cc90fb50f3d646e852839d8e">slvw_dis</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="keyword">              -- SCL HIGH time cut short, master clock synchronization</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;              <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a30fdc1d31201900d2dc1b4daa95ec650">csync</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">andv</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2578d0ca705fc528066f6fed9bdc3039">fiscl_oen</a></span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="keyword">              -- generate arbitration lost signal</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keyword">              -- aribitration lost when:</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="keyword">              -- 1) master drives SDA high, but the i2c bus is low</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="keyword">              -- 2) stop detected while not requested (detect during &#39;idle&#39; state)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;              gen_ald: <span class="keywordflow">process</span>(<a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a>, <a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a>)</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="vhdlkeyword">              begin</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">cmd_stop</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">ial</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                  <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">disda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                  <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">cmd_stop</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">ial</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">disda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                  <span class="keywordflow">else</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac7d7df4ec93b07f5b52e57779dab9838">clk_en</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#abc17dde9585667bef29b90dccb5b40d3">cmd</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a18ded08894902afa343124002b0b88a9">I2C_CMD_STOP</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">cmd_stop</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                      <span class="keywordflow">else</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">cmd_stop</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">idle</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">ial</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a35c7c71c210ff6091e125ec8f24e3a3d">fisda_oen</a></span><span class="vhdlchar">)</span>; </div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                    <span class="keywordflow">else</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">ial</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a35c7c71c210ff6091e125ec8f24e3a3d">fisda_oen</a></span><span class="vhdlchar">)</span> <span class="keywordflow">or</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                             <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a40b781ca238dded8567407ff8414f1c2">sto_condition</a></span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">cmd_stop</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">disda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">gen_ald</span>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">block</span> <span class="vhdlchar">dfblock</span>;</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a7d40f8c7b1742a11c418d5d3abc5b8b7">  484</a></span>&#160;          <span class="keywordflow">end</span> <span class="keywordflow">generate</span> <span class="vhdlchar">dynamicfilt</span>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;          </div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;          <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#aa9183f4f9d53c66a24c6717d29c90897">al</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">ial</a></span>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;          </div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="keyword">          -- detect start condition =&gt; detect falling edge on SDA while SCL is high</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="keyword">          -- detect stop condition  =&gt; detect rising edge on SDA while SCL is high</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#aa4006fe0925b631ba6661b293d9ca568">  490</a></span>&#160;          detect_sta_sto: <span class="keywordflow">process</span>(<a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a>, <a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a>)</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="vhdlkeyword">        begin</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;              <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0ba9aef627f2e1a8739495dc4ecf0d58">sta_condition</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;              <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a40b781ca238dded8567407ff8414f1c2">sto_condition</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;            <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;              <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0ba9aef627f2e1a8739495dc4ecf0d58">sta_condition</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a40b781ca238dded8567407ff8414f1c2">sto_condition</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;              <span class="keywordflow">else</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;11&quot;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;10&quot;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0ba9aef627f2e1a8739495dc4ecf0d58">sta_condition</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                    <span class="keywordflow">else</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0ba9aef627f2e1a8739495dc4ecf0d58">sta_condition</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;11&quot;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;01&quot;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a40b781ca238dded8567407ff8414f1c2">sto_condition</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                    <span class="keywordflow">else</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                      <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a40b781ca238dded8567407ff8414f1c2">sto_condition</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">detect_sta_sto</span>;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="keyword">        -- generate i2c-bus busy signal</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a4d7671276fabfef89a1691e33fff91fb">  515</a></span>&#160;        gen_busy: <span class="keywordflow">process</span>(<a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a>, <a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a>)</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="vhdlkeyword">        begin</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;              <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aec9a648848b6a4c36b0083d629e1bcbc">ibusy</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;            <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;              <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aec9a648848b6a4c36b0083d629e1bcbc">ibusy</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;              <span class="keywordflow">else</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aec9a648848b6a4c36b0083d629e1bcbc">ibusy</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0ba9aef627f2e1a8739495dc4ecf0d58">sta_condition</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aec9a648848b6a4c36b0083d629e1bcbc">ibusy</a></span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a40b781ca238dded8567407ff8414f1c2">sto_condition</a></span>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">gen_busy</span>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#aae338b3a18acd4650d65866291f3aece">busy</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#aec9a648848b6a4c36b0083d629e1bcbc">ibusy</a></span>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="keyword">        -- generate dout signal, store dout on rising edge of SCL</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#a56a2ed6aa4b867b7489d8083cdd366b6">  530</a></span>&#160;        gen_dout: <span class="keywordflow">process</span>(<a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a>)</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="vhdlkeyword">        begin</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;          <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">fSCL</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;01&quot;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;              <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a871a5482dfcfbce73250e4659e06a613">dout</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">fSDA</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;          <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">gen_dout</span>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">block</span> <span class="vhdlchar">bus_status_ctrl</span>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="keyword">    -- generate statemachine</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="classi2c__master__bit__ctrl_1_1structural.html#ae76b3393e861d7ba4afa9c55db4eed5a">  542</a></span>&#160;    nxt_state_decoder : <span class="keywordflow">process</span> (<a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a>, <a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a>, <a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a>, <a class="code" href="classi2c__master__bit__ctrl.html#abc17dde9585667bef29b90dccb5b40d3">cmd</a>)</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="vhdlkeyword">    begin</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">nReset</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;          <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;              <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">s_state</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;          <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a15e4affbdf2504e32a621270d99fe44b">cmd_ack</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;          <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;          <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;              <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">ial</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a15e4affbdf2504e32a621270d99fe44b">cmd_ack</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;            <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;             <span class="keywordflow">elsif</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a30fdc1d31201900d2dc1b4daa95ec650">csync</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;               <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">s_state</a></span>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;             <span class="keywordflow">else</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  </div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;               <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a15e4affbdf2504e32a621270d99fe44b">cmd_ack</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- default no acknowledge</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="keyword">               -- csync is always &#39;0&#39; here, but including it in the expression</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="keyword">               -- appears to let some compilers optimize the design more...</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ac7d7df4ec93b07f5b52e57779dab9838">clk_en</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a30fdc1d31201900d2dc1b4daa95ec650">csync</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span>  </div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;              <span class="keywordflow">case</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span><span class="vhdlchar">)</span> <span class="keywordflow">is</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="keyword">                 -- idle</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">idle</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                    <span class="keywordflow">case</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#abc17dde9585667bef29b90dccb5b40d3">cmd</a></span> <span class="keywordflow">is</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                      <span class="keywordflow">when</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#ace6aadcf7af6dd8765a6c9db0311075f">I2C_CMD_START</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">start_a</span>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;                                                <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">s_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">start_g</span>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                      <span class="keywordflow">when</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a18ded08894902afa343124002b0b88a9">I2C_CMD_STOP</a></span>  <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">stop_a</span>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                                                <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">s_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">stop_d</span>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;                      <span class="keywordflow">when</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a329a5589a377c8d472642526261461cc">I2C_CMD_WRITE</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wr_a</span>;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                                                <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">s_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wr_d</span>;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                      <span class="keywordflow">when</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a185dd14969a1b0ec84d422c7bb74e8c0">I2C_CMD_READ</a></span>  <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rd_a</span>;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                                                <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">s_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rd_d</span>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                      <span class="keywordflow">when</span> <span class="keywordflow">others</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;<span class="keyword"> -- NOP command</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                                                <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">s_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                    <span class="keywordflow">end</span> <span class="keywordflow">case</span>;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span>;<span class="keyword"> -- keep SCL in same state</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span>;<span class="keyword"> -- keep SDA in same state</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword">      -- don&#39;t check SDA</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="keyword">                 -- start</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">start_a</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">start_b</span>;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span>;<span class="keyword"> -- keep SCL in same state (for repeated start)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword">      -- set SDA high</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword">      -- don&#39;t check SDA</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                     <span class="keywordflow">when</span> <span class="vhdlchar">start_b</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">start_c</span>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- set SCL high</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SDA high</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                     <span class="keywordflow">when</span> <span class="vhdlchar">start_c</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">start_d</span>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- set SCL high</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SDA high</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                        </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">start_d</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">start_e</span>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- set SCL high</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SDA high</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">start_e</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">start_f</span>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SCL high</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- set SDA low</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">start_f</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">start_g</span>;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SCL high</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SDA low</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">start_g</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a15e4affbdf2504e32a621270d99fe44b">cmd_ack</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- command completed</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- set SCL low</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SDA low</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;                        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">s_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="keyword">                 -- stop</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">stop_a</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">stop_b</span>;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SCL low</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- set SDA low</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">stop_b</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">stop_c</span>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- set SCL high</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SDA low</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">stop_c</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">stop_d</span>;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SCL high</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SDA low</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">stop_d</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a15e4affbdf2504e32a621270d99fe44b">cmd_ack</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- command completed</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SCL high</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- set SDA high</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">s_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="keyword">                 -- read</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">rd_a</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rd_b</span>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SCL low</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- tri-state SDA</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">rd_b</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rd_c</span>;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- set SCL high</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- tri-state SDA</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">rd_c</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rd_d</span>;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SCL high</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- tri-state SDA</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">rd_d</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a15e4affbdf2504e32a621270d99fe44b">cmd_ack</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- command completed</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- set SCL low</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- tri-state SDA</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">s_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="keyword">                 -- write</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">wr_a</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wr_b</span>;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SCL low</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae95cd5b9d446bf9ad9525df01d5bee14">din</a></span>;<span class="keyword"> -- set SDA</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA (SCL low)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">wr_b</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wr_c</span>;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- set SCL high</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae95cd5b9d446bf9ad9525df01d5bee14">din</a></span>;<span class="keyword"> -- keep SDA</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA (allow signals to settle)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">wr_c</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wr_d</span>;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- keep SCL high</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae95cd5b9d446bf9ad9525df01d5bee14">din</a></span>;<span class="keyword"> -- keep SDA</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- check SDA</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                 <span class="keywordflow">when</span> <span class="vhdlchar">wr_d</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">c_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a15e4affbdf2504e32a621270d99fe44b">cmd_ack</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- command completed</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- set SCL low</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ae95cd5b9d446bf9ad9525df01d5bee14">din</a></span>;<span class="keyword"> -- keep SDA</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">sda_chk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword"> -- don&#39;t check SDA (SCL low)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                        <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">s_state</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">idle</span>;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                 <span class="keywordflow">when</span> <span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">case</span>;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;          <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">nxt_state_decoder</span>;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="keyword">    -- assign outputs</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a1eacc5c06407fe9e9618138863de3152">scl_o</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ac11dd8cb0cf4dc159178abac5c976bf2">scl_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">iscl_oen</a></span>;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#ad2c47fd5f08ecd59c02cea305c5d839c">sda_o</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl.html#a0b4b49b4b0e9738cf00141b163cf43bb">sda_oen</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">isda_oen</a></span>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span> <span class="vhdlchar">structural</span>;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a4d7180fe696605ccb66c2a92d20b098f"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a4d7180fe696605ccb66c2a92d20b098f">i2c_master_bit_ctrl.structural.I2C_CMD_NOP</a></div><div class="ttdeci">std_logic_vector( 3 downto  0)  :=   &quot;0000&quot; I2C_CMD_NOP</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00207">i2c_master_bit_ctrl.vhd:207</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_ae95cd5b9d446bf9ad9525df01d5bee14"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#ae95cd5b9d446bf9ad9525df01d5bee14">i2c_master_bit_ctrl.din</a></div><div class="ttdeci">in dinstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00191">i2c_master_bit_ctrl.vhd:191</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a40b781ca238dded8567407ff8414f1c2"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a40b781ca238dded8567407ff8414f1c2">i2c_master_bit_ctrl.structural.sto_condition</a></div><div class="ttdeci">std_logic   sto_condition</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00256">i2c_master_bit_ctrl.vhd:256</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_a1eacc5c06407fe9e9618138863de3152"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#a1eacc5c06407fe9e9618138863de3152">i2c_master_bit_ctrl.scl_o</a></div><div class="ttdeci">out scl_ostd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00198">i2c_master_bit_ctrl.vhd:198</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a5e118f280e741986ab258d3acd3dc85c"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a5e118f280e741986ab258d3acd3dc85c">i2c_master_bit_ctrl.structural.discl_oen</a></div><div class="ttdeci">std_logic_vector(   DR downto  0)   discl_oen</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00365">i2c_master_bit_ctrl.vhd:365</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_aff50aa46695407b5936d669405205003"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#aff50aa46695407b5936d669405205003">i2c_master_bit_ctrl.structural.filtcnt</a></div><div class="ttdeci">std_logic_vector(   filter- 1 downto  0)   filtcnt</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00484">i2c_master_bit_ctrl.vhd:484</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_a0b4b49b4b0e9738cf00141b163cf43bb"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#a0b4b49b4b0e9738cf00141b163cf43bb">i2c_master_bit_ctrl.sda_oen</a></div><div class="ttdeci">out sda_oenstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00203">i2c_master_bit_ctrl.vhd:203</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a2558008500f2b0174d1ddf67e9bf6d61"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a2558008500f2b0174d1ddf67e9bf6d61">i2c_master_bit_ctrl.structural.cnt</a></div><div class="ttdeci">std_logic_vector( 15 downto  0)   cnt</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00222">i2c_master_bit_ctrl.vhd:222</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a30fdc1d31201900d2dc1b4daa95ec650"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a30fdc1d31201900d2dc1b4daa95ec650">i2c_master_bit_ctrl.structural.csync</a></div><div class="ttdeci">std_logic   csync</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00223">i2c_master_bit_ctrl.vhd:223</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_aa9183f4f9d53c66a24c6717d29c90897"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#aa9183f4f9d53c66a24c6717d29c90897">i2c_master_bit_ctrl.al</a></div><div class="ttdeci">out alstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00189">i2c_master_bit_ctrl.vhd:189</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html"><div class="ttname"><a href="classi2c__master__bit__ctrl.html">i2c_master_bit_ctrl</a></div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00176">i2c_master_bit_ctrl.vhd:176</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_a69ac1accfae373c7457e4115b81b1ee9"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#a69ac1accfae373c7457e4115b81b1ee9">i2c_master_bit_ctrl.nReset</a></div><div class="ttdeci">in nResetstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00181">i2c_master_bit_ctrl.vhd:181</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a2578d0ca705fc528066f6fed9bdc3039"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a2578d0ca705fc528066f6fed9bdc3039">i2c_master_bit_ctrl.structural.fiscl_oen</a></div><div class="ttdeci">std_logic_vector( 1 downto  0)   fiscl_oen</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00484">i2c_master_bit_ctrl.vhd:484</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_ab645fee7e89d909a042488da6d735bfd"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#ab645fee7e89d909a042488da6d735bfd">i2c_master_bit_ctrl.filter</a></div><div class="ttdeci">filterinteger  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00177">i2c_master_bit_ctrl.vhd:177</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a79fa2c0c563df45aae31e7f4693ccfcd"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a79fa2c0c563df45aae31e7f4693ccfcd">i2c_master_bit_ctrl.structural.DR</a></div><div class="ttdeci">integer  :=   filter+ 1 DR</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00266">i2c_master_bit_ctrl.vhd:266</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a0ba9aef627f2e1a8739495dc4ecf0d58"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a0ba9aef627f2e1a8739495dc4ecf0d58">i2c_master_bit_ctrl.structural.sta_condition</a></div><div class="ttdeci">std_logic   sta_condition</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00255">i2c_master_bit_ctrl.vhd:255</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a2f902df211afe1f5c511ffcc5c314133"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a2f902df211afe1f5c511ffcc5c314133">i2c_master_bit_ctrl.structural.s_state</a></div><div class="ttdeci">states   s_state</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00215">i2c_master_bit_ctrl.vhd:215</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a18ded08894902afa343124002b0b88a9"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a18ded08894902afa343124002b0b88a9">i2c_master_bit_ctrl.structural.I2C_CMD_STOP</a></div><div class="ttdeci">std_logic_vector( 3 downto  0)  :=   &quot;0010&quot; I2C_CMD_STOP</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00209">i2c_master_bit_ctrl.vhd:209</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_ac495c1607d699ae3e12d242eba3508cf"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#ac495c1607d699ae3e12d242eba3508cf">i2c_master_bit_ctrl.structural.slave_wait</a></div><div class="ttdeci">std_logic   slave_wait</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00220">i2c_master_bit_ctrl.vhd:220</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_ae6dcf4bba6c8fb1f6a6a5ff2063c2f93"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#ae6dcf4bba6c8fb1f6a6a5ff2063c2f93">i2c_master_bit_ctrl.ena</a></div><div class="ttdeci">in enastd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00182">i2c_master_bit_ctrl.vhd:182</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a429e8e25aced120743f628e8e653aa2e"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a429e8e25aced120743f628e8e653aa2e">i2c_master_bit_ctrl.structural.c_state</a></div><div class="ttdeci">states   c_state</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00215">i2c_master_bit_ctrl.vhd:215</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a0fbfeab2c9939b2b05f5ee3ce505e3ce"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a0fbfeab2c9939b2b05f5ee3ce505e3ce">i2c_master_bit_ctrl.structural.ial</a></div><div class="ttdeci">std_logic   ial</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00221">i2c_master_bit_ctrl.vhd:221</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a2274497a7074c9bb0c52f4479a55e3f9"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a2274497a7074c9bb0c52f4479a55e3f9">i2c_master_bit_ctrl.structural.fSCL</a></div><div class="ttdeci">std_logic_vector( 1 downto  0)   fSCL</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00219">i2c_master_bit_ctrl.vhd:219</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a5483f397c75d9303455ea68a1f5d5323"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a5483f397c75d9303455ea68a1f5d5323">i2c_master_bit_ctrl.structural.disda_oen</a></div><div class="ttdeci">std_logic_vector(   DR downto  0)   disda_oen</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00365">i2c_master_bit_ctrl.vhd:365</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a5a00c6ccb21428d99f813d0e36b8a1f5"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a5a00c6ccb21428d99f813d0e36b8a1f5">i2c_master_bit_ctrl.structural.sSDA</a></div><div class="ttdeci">std_logic_vector(   FR downto  0)   sSDA</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00365">i2c_master_bit_ctrl.vhd:365</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a329a5589a377c8d472642526261461cc"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a329a5589a377c8d472642526261461cc">i2c_master_bit_ctrl.structural.I2C_CMD_WRITE</a></div><div class="ttdeci">std_logic_vector( 3 downto  0)  :=   &quot;1000&quot; I2C_CMD_WRITE</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00211">i2c_master_bit_ctrl.vhd:211</a></div></div>
<div class="ttc" id="classAxiI2cRegMaster_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classAxiI2cRegMaster.html#a0a6af6eef40212dbaf130d57ce711256">AxiI2cRegMaster.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cRegMaster_8vhd_source.html#l00018">AxiI2cRegMaster.vhd:18</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_a4a4609c199d30b3adebbeb3a01276ec5"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#a4a4609c199d30b3adebbeb3a01276ec5">i2c_master_bit_ctrl.clk</a></div><div class="ttdeci">in clkstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00179">i2c_master_bit_ctrl.vhd:179</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_aa8ee182730010e4d993edccdbffeb170"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#aa8ee182730010e4d993edccdbffeb170">i2c_master_bit_ctrl.structural.cmd_stop</a></div><div class="ttdeci">std_logic   cmd_stop</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00257">i2c_master_bit_ctrl.vhd:257</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_af15be6bd7bd7109bc6edbbc91aabd2d9"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#af15be6bd7bd7109bc6edbbc91aabd2d9">i2c_master_bit_ctrl.structural.fSDA_chg</a></div><div class="ttdeci">std_ulogic   fSDA_chg</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00484">i2c_master_bit_ctrl.vhd:484</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a87f90e7e811bf1c3483a22f1c3252d54"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a87f90e7e811bf1c3483a22f1c3252d54">i2c_master_bit_ctrl.structural.states</a></div><div class="ttdeci">(idle,start_a,start_b,start_c,start_d,start_e,start_f,start_g,stop_a,stop_b,stop_c,stop_d,rd_a,rd_b,rd_c,rd_d,wr_a,wr_b,wr_c,wr_d) states</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00213">i2c_master_bit_ctrl.vhd:213</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_ae0366c76519a377d49a533f4eff582ad"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#ae0366c76519a377d49a533f4eff582ad">i2c_master_bit_ctrl.rst</a></div><div class="ttdeci">in rststd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00180">i2c_master_bit_ctrl.vhd:180</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a0d944de3d0eab6c84d36bb497c77c309"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a0d944de3d0eab6c84d36bb497c77c309">i2c_master_bit_ctrl.structural.isda_oen</a></div><div class="ttdeci">std_logic   isda_oen</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00217">i2c_master_bit_ctrl.vhd:217</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_a82dec9e569cb3ba010b9fdab74e82744"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#a82dec9e569cb3ba010b9fdab74e82744">i2c_master_bit_ctrl.clk_cnt</a></div><div class="ttdeci">in clk_cntstd_logic_vector( 15 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00184">i2c_master_bit_ctrl.vhd:184</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_aec9a648848b6a4c36b0083d629e1bcbc"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#aec9a648848b6a4c36b0083d629e1bcbc">i2c_master_bit_ctrl.structural.ibusy</a></div><div class="ttdeci">std_logic   ibusy</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00258">i2c_master_bit_ctrl.vhd:258</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_a871a5482dfcfbce73250e4659e06a613"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#a871a5482dfcfbce73250e4659e06a613">i2c_master_bit_ctrl.dout</a></div><div class="ttdeci">out doutstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00192">i2c_master_bit_ctrl.vhd:192</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a27990a24cc90fb50f3d646e852839d8e"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a27990a24cc90fb50f3d646e852839d8e">i2c_master_bit_ctrl.structural.slvw_dis</a></div><div class="ttdeci">std_logic   slvw_dis</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00259">i2c_master_bit_ctrl.vhd:259</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a45f6b4f3792392e3347406a972365f7a"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a45f6b4f3792392e3347406a972365f7a">i2c_master_bit_ctrl.structural.iscl_oen</a></div><div class="ttdeci">std_logic   iscl_oen</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00217">i2c_master_bit_ctrl.vhd:217</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_ac11dd8cb0cf4dc159178abac5c976bf2"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#ac11dd8cb0cf4dc159178abac5c976bf2">i2c_master_bit_ctrl.scl_oen</a></div><div class="ttdeci">out scl_oenstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00199">i2c_master_bit_ctrl.vhd:199</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_a15e4affbdf2504e32a621270d99fe44b"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#a15e4affbdf2504e32a621270d99fe44b">i2c_master_bit_ctrl.cmd_ack</a></div><div class="ttdeci">out cmd_ackstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00187">i2c_master_bit_ctrl.vhd:187</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a961b25e2f0c43c54657b5757b23ccb26"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a961b25e2f0c43c54657b5757b23ccb26">i2c_master_bit_ctrl.structural.FR</a></div><div class="ttdeci">integer  :=   filter FR</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00266">i2c_master_bit_ctrl.vhd:266</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_a9d8e98a8c5c8da823ee710b0f21fe508"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#a9d8e98a8c5c8da823ee710b0f21fe508">i2c_master_bit_ctrl.filt</a></div><div class="ttdeci">in filtstd_logic_vector((   filter- 1)*   dynfilt downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00194">i2c_master_bit_ctrl.vhd:194</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_ace6aadcf7af6dd8765a6c9db0311075f"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#ace6aadcf7af6dd8765a6c9db0311075f">i2c_master_bit_ctrl.structural.I2C_CMD_START</a></div><div class="ttdeci">std_logic_vector( 3 downto  0)  :=   &quot;0001&quot; I2C_CMD_START</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00208">i2c_master_bit_ctrl.vhd:208</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_ad2c47fd5f08ecd59c02cea305c5d839c"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#ad2c47fd5f08ecd59c02cea305c5d839c">i2c_master_bit_ctrl.sda_o</a></div><div class="ttdeci">out sda_ostd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00201">i2c_master_bit_ctrl.vhd:201</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_a22a5b78c377610cba5318a7de5488ca6"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#a22a5b78c377610cba5318a7de5488ca6">i2c_master_bit_ctrl.sda_i</a></div><div class="ttdeci">in sda_istd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00200">i2c_master_bit_ctrl.vhd:200</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_a9e7304faa7ee95a8bf124e4ba57c9cfa"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#a9e7304faa7ee95a8bf124e4ba57c9cfa">i2c_master_bit_ctrl.scl_i</a></div><div class="ttdeci">in scl_istd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00197">i2c_master_bit_ctrl.vhd:197</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a35c7c71c210ff6091e125ec8f24e3a3d"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a35c7c71c210ff6091e125ec8f24e3a3d">i2c_master_bit_ctrl.structural.fisda_oen</a></div><div class="ttdeci">std_ulogic   fisda_oen</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00484">i2c_master_bit_ctrl.vhd:484</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_a27c0bf441beeeca92dd1b6a58abfb615"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#a27c0bf441beeeca92dd1b6a58abfb615">i2c_master_bit_ctrl.dynfilt</a></div><div class="ttdeci">dynfiltinteger  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00177">i2c_master_bit_ctrl.vhd:177</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a2ba4baf0b340ecd5d94df9a7a40912c0"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a2ba4baf0b340ecd5d94df9a7a40912c0">i2c_master_bit_ctrl.structural.fisda_oen_chg</a></div><div class="ttdeci">std_ulogic   fisda_oen_chg</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00484">i2c_master_bit_ctrl.vhd:484</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a39e6a32130061e22e8fc35d5ee3ef3d7"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a39e6a32130061e22e8fc35d5ee3ef3d7">i2c_master_bit_ctrl.structural.fSDA</a></div><div class="ttdeci">std_logic_vector( 1 downto  0)   fSDA</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00219">i2c_master_bit_ctrl.vhd:219</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_aae338b3a18acd4650d65866291f3aece"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#aae338b3a18acd4650d65866291f3aece">i2c_master_bit_ctrl.busy</a></div><div class="ttdeci">out busystd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00188">i2c_master_bit_ctrl.vhd:188</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a185dd14969a1b0ec84d422c7bb74e8c0"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a185dd14969a1b0ec84d422c7bb74e8c0">i2c_master_bit_ctrl.structural.I2C_CMD_READ</a></div><div class="ttdeci">std_logic_vector( 3 downto  0)  :=   &quot;0100&quot; I2C_CMD_READ</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00210">i2c_master_bit_ctrl.vhd:210</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_html_abc17dde9585667bef29b90dccb5b40d3"><div class="ttname"><a href="classi2c__master__bit__ctrl.html#abc17dde9585667bef29b90dccb5b40d3">i2c_master_bit_ctrl.cmd</a></div><div class="ttdeci">in cmdstd_logic_vector( 3 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00186">i2c_master_bit_ctrl.vhd:186</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_ac7d7df4ec93b07f5b52e57779dab9838"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#ac7d7df4ec93b07f5b52e57779dab9838">i2c_master_bit_ctrl.structural.clk_en</a></div><div class="ttdeci">std_logic   clk_en</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00220">i2c_master_bit_ctrl.vhd:220</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a1f767dce91bad16262ad2e4c64429101"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a1f767dce91bad16262ad2e4c64429101">i2c_master_bit_ctrl.structural.sSCL</a></div><div class="ttdeci">std_logic_vector(   FR downto  0)   sSCL</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00365">i2c_master_bit_ctrl.vhd:365</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_ad1db976c994f4d93f54a7a9082b24d1c"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#ad1db976c994f4d93f54a7a9082b24d1c">i2c_master_bit_ctrl.structural.fSCL_chg</a></div><div class="ttdeci">std_ulogic   fSCL_chg</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00484">i2c_master_bit_ctrl.vhd:484</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a398daefb4d5fda0fb3cbe8f4d12fb991"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a398daefb4d5fda0fb3cbe8f4d12fb991">i2c_master_bit_ctrl.structural.sda_chk</a></div><div class="ttdeci">std_logic   sda_chk</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00218">i2c_master_bit_ctrl.vhd:218</a></div></div>
<div class="ttc" id="classi2c__master__bit__ctrl_1_1structural_html_a66a991e47a5dcfdc72a8ee18d5db145c"><div class="ttname"><a href="classi2c__master__bit__ctrl_1_1structural.html#a66a991e47a5dcfdc72a8ee18d5db145c">i2c_master_bit_ctrl.structural.fiscl_oen_chg</a></div><div class="ttdeci">std_ulogic   fiscl_oen_chg</div><div class="ttdef"><b>Definition:</b> <a href="i2c__master__bit__ctrl_8vhd_source.html#l00484">i2c_master_bit_ctrl.vhd:484</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5280ec33e0efe019e655258f927f0b9b.html">protocols</a></li><li class="navelem"><a class="el" href="dir_0c478631c169ad3352ad5b45a621dccb.html">i2c</a></li><li class="navelem"><a class="el" href="dir_f521894f39dc095eff2f3c76c635f50c.html">rtl</a></li><li class="navelem"><a class="el" href="i2c__master__bit__ctrl_8vhd.html">i2c_master_bit_ctrl.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
