Warning (10268): Verilog HDL information at uart_fre_div.v(9): always construct contains both blocking and non-blocking assignments File: G:/software/FPGA/workplace/yfr/uart_fre_div.v Line: 9
