{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526864003998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526864004008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 09:53:23 2018 " "Processing started: Mon May 21 09:53:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526864004008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864004008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CDECsv_with_monitor -c CDECsv_with_monitor " "Command: quartus_map --read_settings_files=on --write_settings_files=off CDECsv_with_monitor -c CDECsv_with_monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864004008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526864005220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526864005221 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "monitor.qsys " "Elaborating Platform Designer system entity \"monitor.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864014911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:38 Progress: Loading monitor/monitor.qsys " "2018.05.21.09:53:38 Progress: Loading monitor/monitor.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864018799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:39 Progress: Reading input file " "2018.05.21.09:53:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864019240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:39 Progress: Adding clk \[clock_source 17.1\] " "2018.05.21.09:53:39 Progress: Adding clk \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864019350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Parameterizing module clk " "2018.05.21.09:53:40 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Adding nios2_processor \[altera_nios2_gen2 17.1\] " "2018.05.21.09:53:40 Progress: Adding nios2_processor \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Parameterizing module nios2_processor " "2018.05.21.09:53:40 Progress: Parameterizing module nios2_processor" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\] " "2018.05.21.09:53:40 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Parameterizing module onchip_memory2_0 " "2018.05.21.09:53:40 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Adding prg_MA \[altera_avalon_pio 17.1\] " "2018.05.21.09:53:40 Progress: Adding prg_MA \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Parameterizing module prg_MA " "2018.05.21.09:53:40 Progress: Parameterizing module prg_MA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Adding prg_RD \[altera_avalon_pio 17.1\] " "2018.05.21.09:53:40 Progress: Adding prg_RD \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Parameterizing module prg_RD " "2018.05.21.09:53:40 Progress: Parameterizing module prg_RD" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Adding prg_WD \[altera_avalon_pio 17.1\] " "2018.05.21.09:53:40 Progress: Adding prg_WD \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Parameterizing module prg_WD " "2018.05.21.09:53:40 Progress: Parameterizing module prg_WD" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Adding prg_clock \[altera_avalon_pio 17.1\] " "2018.05.21.09:53:40 Progress: Adding prg_clock \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Parameterizing module prg_clock " "2018.05.21.09:53:40 Progress: Parameterizing module prg_clock" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Adding prg_we \[altera_avalon_pio 17.1\] " "2018.05.21.09:53:40 Progress: Adding prg_we \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Parameterizing module prg_we " "2018.05.21.09:53:40 Progress: Parameterizing module prg_we" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.1\] " "2018.05.21.09:53:40 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Parameterizing module sysid " "2018.05.21.09:53:40 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Adding uart_0 \[altera_avalon_uart 17.1\] " "2018.05.21.09:53:40 Progress: Adding uart_0 \[altera_avalon_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Parameterizing module uart_0 " "2018.05.21.09:53:40 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Building connections " "2018.05.21.09:53:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Parameterizing connections " "2018.05.21.09:53:40 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:40 Progress: Validating " "2018.05.21.09:53:40 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864020932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.21.09:53:41 Progress: Done reading input file " "2018.05.21.09:53:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864021545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Monitor.prg_RD: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Monitor.prg_RD: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864022135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Monitor.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Monitor.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864022135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Monitor.sysid: Time stamp will be automatically updated when this component is generated. " "Monitor.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864022135 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Monitor.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver " "Monitor.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864022137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Monitor: Generating monitor \"monitor\" for QUARTUS_SYNTH " "Monitor: Generating monitor \"monitor\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864022881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: \"monitor\" instantiated altera_nios2_gen2 \"nios2_processor\" " "Nios2_processor: \"monitor\" instantiated altera_nios2_gen2 \"nios2_processor\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'monitor_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'monitor_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=monitor_onchip_memory2_0 --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0002_onchip_memory2_0_gen//monitor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=monitor_onchip_memory2_0 --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0002_onchip_memory2_0_gen//monitor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'monitor_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'monitor_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"monitor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"monitor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prg_MA: Starting RTL generation for module 'monitor_prg_MA' " "Prg_MA: Starting RTL generation for module 'monitor_prg_MA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prg_MA:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=monitor_prg_MA --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0003_prg_MA_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0003_prg_MA_gen//monitor_prg_MA_component_configuration.pl  --do_build_sim=0  \] " "Prg_MA:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=monitor_prg_MA --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0003_prg_MA_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0003_prg_MA_gen//monitor_prg_MA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prg_MA: Done RTL generation for module 'monitor_prg_MA' " "Prg_MA: Done RTL generation for module 'monitor_prg_MA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prg_MA: \"monitor\" instantiated altera_avalon_pio \"prg_MA\" " "Prg_MA: \"monitor\" instantiated altera_avalon_pio \"prg_MA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prg_RD: Starting RTL generation for module 'monitor_prg_RD' " "Prg_RD: Starting RTL generation for module 'monitor_prg_RD'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prg_RD:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=monitor_prg_RD --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0004_prg_RD_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0004_prg_RD_gen//monitor_prg_RD_component_configuration.pl  --do_build_sim=0  \] " "Prg_RD:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=monitor_prg_RD --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0004_prg_RD_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0004_prg_RD_gen//monitor_prg_RD_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prg_RD: Done RTL generation for module 'monitor_prg_RD' " "Prg_RD: Done RTL generation for module 'monitor_prg_RD'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prg_RD: \"monitor\" instantiated altera_avalon_pio \"prg_RD\" " "Prg_RD: \"monitor\" instantiated altera_avalon_pio \"prg_RD\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prg_clock: Starting RTL generation for module 'monitor_prg_clock' " "Prg_clock: Starting RTL generation for module 'monitor_prg_clock'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prg_clock:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=monitor_prg_clock --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0005_prg_clock_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0005_prg_clock_gen//monitor_prg_clock_component_configuration.pl  --do_build_sim=0  \] " "Prg_clock:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=monitor_prg_clock --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0005_prg_clock_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0005_prg_clock_gen//monitor_prg_clock_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864027993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prg_clock: Done RTL generation for module 'monitor_prg_clock' " "Prg_clock: Done RTL generation for module 'monitor_prg_clock'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864028211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prg_clock: \"monitor\" instantiated altera_avalon_pio \"prg_clock\" " "Prg_clock: \"monitor\" instantiated altera_avalon_pio \"prg_clock\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864028215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"monitor\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"monitor\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864028222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'monitor_uart_0' " "Uart_0: Starting RTL generation for module 'monitor_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864028234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=monitor_uart_0 --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0007_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0007_uart_0_gen//monitor_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=monitor_uart_0 --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0007_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0007_uart_0_gen//monitor_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864028235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'monitor_uart_0' " "Uart_0: Done RTL generation for module 'monitor_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864028660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"monitor\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"monitor\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864028664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864030835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864030991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864031166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864031320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864031470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864031625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864031775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864031937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864032091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"monitor\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"monitor\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864033670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"monitor\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"monitor\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864033678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"monitor\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"monitor\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864033687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'monitor_nios2_processor_cpu' " "Cpu: Starting RTL generation for module 'monitor_nios2_processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864033705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=monitor_nios2_processor_cpu --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0010_cpu_gen//monitor_nios2_processor_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=monitor_nios2_processor_cpu --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7672_5986036951556583541.dir/0010_cpu_gen//monitor_nios2_processor_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864033706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.05.21 09:53:54 (*) Starting Nios II generation " "Cpu: # 2018.05.21 09:53:54 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.05.21 09:53:54 (*)   Checking for plaintext license. " "Cpu: # 2018.05.21 09:53:54 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.05.21 09:53:55 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2018.05.21 09:53:55 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.05.21 09:53:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.05.21 09:53:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.05.21 09:53:55 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.05.21 09:53:55 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.05.21 09:53:55 (*)   Plaintext license not found. " "Cpu: # 2018.05.21 09:53:55 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.05.21 09:53:55 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2018.05.21 09:53:55 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.05.21 09:53:55 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.05.21 09:53:55 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.05.21 09:53:55 (*)   Creating all objects for CPU " "Cpu: # 2018.05.21 09:53:55 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.05.21 09:53:56 (*)   Generating RTL from CPU objects " "Cpu: # 2018.05.21 09:53:56 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.05.21 09:53:56 (*)   Creating plain-text RTL " "Cpu: # 2018.05.21 09:53:56 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.05.21 09:53:56 (*) Done Nios II generation " "Cpu: # 2018.05.21 09:53:56 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'monitor_nios2_processor_cpu' " "Cpu: Done RTL generation for module 'monitor_nios2_processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_processor\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_processor\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_processor_data_master_translator\" " "Nios2_processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_processor_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_control_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sysid_control_slave_translator\" " "Sysid_control_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sysid_control_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_processor_data_master_agent\" " "Nios2_processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_processor_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_control_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sysid_control_slave_agent\" " "Sysid_control_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sysid_control_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_control_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sysid_control_slave_agent_rsp_fifo\" " "Sysid_control_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sysid_control_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864036929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864037184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864037192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Monitor: Done \"monitor\" with 25 modules, 38 files " "Monitor: Done \"monitor\" with 25 modules, 38 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864037193 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "monitor.qsys " "Finished elaborating Platform Designer system entity \"monitor.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864038081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/control_unit/output_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/control_unit/output_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_function " "Found entity 1: output_function" {  } { { "hardware/CDECv/control_unit/output_function.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/control_unit/output_function.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/control_unit/next_state_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/control_unit/next_state_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 next_state_function " "Found entity 1: next_state_function" {  } { { "hardware/CDECv/control_unit/next_state_function.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/control_unit/next_state_function.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/control_unit/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/control_unit/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "hardware/CDECv/control_unit/control_unit.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/control_unit/control_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/control_unit/constants_state_code.sv 0 0 " "Found 0 design units, including 0 entities, in source file hardware/cdecv/control_unit/constants_state_code.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/control_unit/constants_control_code.sv 0 0 " "Found 0 design units, including 0 entities, in source file hardware/cdecv/control_unit/constants_control_code.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/clock_generator/toggle.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/clock_generator/toggle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toggle " "Found entity 1: toggle" {  } { { "hardware/clock_generator/toggle.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/clock_generator/toggle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/clock_generator/prescalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/clock_generator/prescalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescalar " "Found entity 1: prescalar" {  } { { "hardware/clock_generator/prescalar.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/clock_generator/prescalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/clock_generator/clock_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/clock_generator/clock_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "hardware/clock_generator/clock_generator.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/clock_generator/clock_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/components/register.sv 4 4 " "Found 4 design units, including 4 entities, in source file hardware/cdecv/components/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_r " "Found entity 1: register_r" {  } { { "hardware/CDECv/components/register.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038554 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "hardware/CDECv/components/register.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/register.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038554 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_nr " "Found entity 3: register_nr" {  } { { "hardware/CDECv/components/register.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/register.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038554 ""} { "Info" "ISGN_ENTITY_NAME" "4 register_n " "Found entity 4: register_n" {  } { { "hardware/CDECv/components/register.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/register.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/components/mux.sv 4 4 " "Found 4 design units, including 4 entities, in source file hardware/cdecv/components/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "hardware/CDECv/components/mux.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038579 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "hardware/CDECv/components/mux.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/mux.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038579 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Found entity 3: mux8" {  } { { "hardware/CDECv/components/mux.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/mux.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038579 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux16 " "Found entity 4: mux16" {  } { { "hardware/CDECv/components/mux.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/mux.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/components/line_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/components/line_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_decoder " "Found entity 1: line_decoder" {  } { { "hardware/CDECv/components/line_decoder.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/line_decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/components/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/components/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hardware/CDECv/components/alu.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/datapath_core/datapath_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/datapath_core/datapath_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_core " "Found entity 1: datapath_core" {  } { { "hardware/CDECv/datapath_core/datapath_core.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/datapath_core/datapath_core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/memory/dualportram.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/memory/dualportram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualportram " "Found entity 1: dualportram" {  } { { "hardware/CDECv/memory/dualportram.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/dualportram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "hardware/CDECv/memory/memory.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/memory/io_device.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/memory/io_device.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_device " "Found entity 1: io_device" {  } { { "hardware/CDECv/memory/io_device.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/io_device.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/memory/address_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/memory/address_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "hardware/CDECv/memory/address_decoder.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/address_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/cdecv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/cdecv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CDECv " "Found entity 1: CDECv" {  } { { "hardware/CDECv/CDECv.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/CDECv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cycle_counter/cycle_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cycle_counter/cycle_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cycle_counter " "Found entity 1: cycle_counter" {  } { { "hardware/cycle_counter/cycle_counter.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/cycle_counter/cycle_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv_shell_de0cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv_shell_de0cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CDECv_shell_DE0CV " "Found entity 1: CDECv_shell_DE0CV" {  } { { "hardware/CDECv_shell_DE0CV.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv_shell_DE0CV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/hex_decoder/hex_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/hex_decoder/hex_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "hardware/hex_decoder/hex_decoder.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/hex_decoder/hex_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "db/ip/monitor/monitor.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/monitor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/monitor/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/monitor/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/monitor/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038762 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/monitor/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/monitor/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/monitor/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/monitor/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/monitor/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/monitor/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/monitor/submodules/altera_reset_controller.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/monitor/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_irq_mapper " "Found entity 1: monitor_irq_mapper" {  } { { "db/ip/monitor/submodules/monitor_irq_mapper.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_mm_interconnect_0 " "Found entity 1: monitor_mm_interconnect_0" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_mm_interconnect_0_avalon_st_adapter " "Found entity 1: monitor_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: monitor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_mm_interconnect_0_cmd_demux " "Found entity 1: monitor_mm_interconnect_0_cmd_demux" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_mm_interconnect_0_cmd_mux " "Found entity 1: monitor_mm_interconnect_0_cmd_mux" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel monitor_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at monitor_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_router.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526864038892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel monitor_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at monitor_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_router.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526864038893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/monitor/submodules/monitor_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_mm_interconnect_0_router_default_decode " "Found entity 1: monitor_mm_interconnect_0_router_default_decode" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_router.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038902 ""} { "Info" "ISGN_ENTITY_NAME" "2 monitor_mm_interconnect_0_router " "Found entity 2: monitor_mm_interconnect_0_router" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_router.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel monitor_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at monitor_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526864038906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel monitor_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at monitor_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526864038907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/monitor/submodules/monitor_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_mm_interconnect_0_router_002_default_decode " "Found entity 1: monitor_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038917 ""} { "Info" "ISGN_ENTITY_NAME" "2 monitor_mm_interconnect_0_router_002 " "Found entity 2: monitor_mm_interconnect_0_router_002" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_mm_interconnect_0_rsp_demux " "Found entity 1: monitor_mm_interconnect_0_rsp_demux" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_mm_interconnect_0_rsp_mux " "Found entity 1: monitor_mm_interconnect_0_rsp_mux" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_nios2_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_nios2_processor " "Found entity 1: monitor_nios2_processor" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864038947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864038947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_nios2_processor_cpu_register_bank_a_module " "Found entity 1: monitor_nios2_processor_cpu_register_bank_a_module" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "2 monitor_nios2_processor_cpu_register_bank_b_module " "Found entity 2: monitor_nios2_processor_cpu_register_bank_b_module" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "3 monitor_nios2_processor_cpu_nios2_oci_debug " "Found entity 3: monitor_nios2_processor_cpu_nios2_oci_debug" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "4 monitor_nios2_processor_cpu_nios2_oci_break " "Found entity 4: monitor_nios2_processor_cpu_nios2_oci_break" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "5 monitor_nios2_processor_cpu_nios2_oci_xbrk " "Found entity 5: monitor_nios2_processor_cpu_nios2_oci_xbrk" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "6 monitor_nios2_processor_cpu_nios2_oci_dbrk " "Found entity 6: monitor_nios2_processor_cpu_nios2_oci_dbrk" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "7 monitor_nios2_processor_cpu_nios2_oci_itrace " "Found entity 7: monitor_nios2_processor_cpu_nios2_oci_itrace" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "8 monitor_nios2_processor_cpu_nios2_oci_td_mode " "Found entity 8: monitor_nios2_processor_cpu_nios2_oci_td_mode" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "9 monitor_nios2_processor_cpu_nios2_oci_dtrace " "Found entity 9: monitor_nios2_processor_cpu_nios2_oci_dtrace" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "10 monitor_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: monitor_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "11 monitor_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: monitor_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "12 monitor_nios2_processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: monitor_nios2_processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "13 monitor_nios2_processor_cpu_nios2_oci_fifo " "Found entity 13: monitor_nios2_processor_cpu_nios2_oci_fifo" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "14 monitor_nios2_processor_cpu_nios2_oci_pib " "Found entity 14: monitor_nios2_processor_cpu_nios2_oci_pib" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "15 monitor_nios2_processor_cpu_nios2_oci_im " "Found entity 15: monitor_nios2_processor_cpu_nios2_oci_im" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "16 monitor_nios2_processor_cpu_nios2_performance_monitors " "Found entity 16: monitor_nios2_processor_cpu_nios2_performance_monitors" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "17 monitor_nios2_processor_cpu_nios2_avalon_reg " "Found entity 17: monitor_nios2_processor_cpu_nios2_avalon_reg" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "18 monitor_nios2_processor_cpu_ociram_sp_ram_module " "Found entity 18: monitor_nios2_processor_cpu_ociram_sp_ram_module" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "19 monitor_nios2_processor_cpu_nios2_ocimem " "Found entity 19: monitor_nios2_processor_cpu_nios2_ocimem" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "20 monitor_nios2_processor_cpu_nios2_oci " "Found entity 20: monitor_nios2_processor_cpu_nios2_oci" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""} { "Info" "ISGN_ENTITY_NAME" "21 monitor_nios2_processor_cpu " "Found entity 21: monitor_nios2_processor_cpu" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864039046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_nios2_processor_cpu_debug_slave_sysclk " "Found entity 1: monitor_nios2_processor_cpu_debug_slave_sysclk" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864039058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_nios2_processor_cpu_debug_slave_tck " "Found entity 1: monitor_nios2_processor_cpu_debug_slave_tck" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_tck.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864039070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_nios2_processor_cpu_debug_slave_wrapper " "Found entity 1: monitor_nios2_processor_cpu_debug_slave_wrapper" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864039081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_nios2_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_nios2_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_nios2_processor_cpu_test_bench " "Found entity 1: monitor_nios2_processor_cpu_test_bench" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu_test_bench.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864039094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_onchip_memory2_0 " "Found entity 1: monitor_onchip_memory2_0" {  } { { "db/ip/monitor/submodules/monitor_onchip_memory2_0.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864039105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_prg_ma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_prg_ma.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_prg_MA " "Found entity 1: monitor_prg_MA" {  } { { "db/ip/monitor/submodules/monitor_prg_ma.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_prg_ma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864039117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_prg_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_prg_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_prg_RD " "Found entity 1: monitor_prg_RD" {  } { { "db/ip/monitor/submodules/monitor_prg_rd.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_prg_rd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864039129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_prg_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_prg_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_prg_clock " "Found entity 1: monitor_prg_clock" {  } { { "db/ip/monitor/submodules/monitor_prg_clock.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_prg_clock.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864039141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/monitor/submodules/monitor_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_sysid " "Found entity 1: monitor_sysid" {  } { { "db/ip/monitor/submodules/monitor_sysid.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864039151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/monitor/submodules/monitor_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/monitor/submodules/monitor_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_uart_0_tx " "Found entity 1: monitor_uart_0_tx" {  } { { "db/ip/monitor/submodules/monitor_uart_0.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039182 ""} { "Info" "ISGN_ENTITY_NAME" "2 monitor_uart_0_rx_stimulus_source " "Found entity 2: monitor_uart_0_rx_stimulus_source" {  } { { "db/ip/monitor/submodules/monitor_uart_0.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039182 ""} { "Info" "ISGN_ENTITY_NAME" "3 monitor_uart_0_rx " "Found entity 3: monitor_uart_0_rx" {  } { { "db/ip/monitor/submodules/monitor_uart_0.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039182 ""} { "Info" "ISGN_ENTITY_NAME" "4 monitor_uart_0_regs " "Found entity 4: monitor_uart_0_regs" {  } { { "db/ip/monitor/submodules/monitor_uart_0.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039182 ""} { "Info" "ISGN_ENTITY_NAME" "5 monitor_uart_0 " "Found entity 5: monitor_uart_0" {  } { { "db/ip/monitor/submodules/monitor_uart_0.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864039182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864039182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CDECv_shell_DE0CV " "Elaborating entity \"CDECv_shell_DE0CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526864039642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDECv CDECv:CDECv " "Elaborating entity \"CDECv\" for hierarchy \"CDECv:CDECv\"" {  } { { "hardware/CDECv_shell_DE0CV.sv" "CDECv" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv_shell_DE0CV.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_core CDECv:CDECv\|datapath_core:datapath_core " "Elaborating entity \"datapath_core\" for hierarchy \"CDECv:CDECv\|datapath_core:datapath_core\"" {  } { { "hardware/CDECv/CDECv.sv" "datapath_core" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/CDECv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_r CDECv:CDECv\|datapath_core:datapath_core\|register_r:PCreg " "Elaborating entity \"register_r\" for hierarchy \"CDECv:CDECv\|datapath_core:datapath_core\|register_r:PCreg\"" {  } { { "hardware/CDECv/datapath_core/datapath_core.sv" "PCreg" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/datapath_core/datapath_core.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register CDECv:CDECv\|datapath_core:datapath_core\|register:Areg " "Elaborating entity \"register\" for hierarchy \"CDECv:CDECv\|datapath_core:datapath_core\|register:Areg\"" {  } { { "hardware/CDECv/datapath_core/datapath_core.sv" "Areg" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/datapath_core/datapath_core.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CDECv:CDECv\|datapath_core:datapath_core\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"CDECv:CDECv\|datapath_core:datapath_core\|alu:alu\"" {  } { { "hardware/CDECv/datapath_core/datapath_core.sv" "alu" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/datapath_core/datapath_core.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 CDECv:CDECv\|datapath_core:datapath_core\|mux8:select_xsrc " "Elaborating entity \"mux8\" for hierarchy \"CDECv:CDECv\|datapath_core:datapath_core\|mux8:select_xsrc\"" {  } { { "hardware/CDECv/datapath_core/datapath_core.sv" "select_xsrc" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/datapath_core/datapath_core.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_decoder CDECv:CDECv\|datapath_core:datapath_core\|line_decoder:select_xdst " "Elaborating entity \"line_decoder\" for hierarchy \"CDECv:CDECv\|datapath_core:datapath_core\|line_decoder:select_xdst\"" {  } { { "hardware/CDECv/datapath_core/datapath_core.sv" "select_xdst" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/datapath_core/datapath_core.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 CDECv:CDECv\|datapath_core:datapath_core\|mux8:select_dbgdata " "Elaborating entity \"mux8\" for hierarchy \"CDECv:CDECv\|datapath_core:datapath_core\|mux8:select_dbgdata\"" {  } { { "hardware/CDECv/datapath_core/datapath_core.sv" "select_dbgdata" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/datapath_core/datapath_core.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit CDECv:CDECv\|control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"CDECv:CDECv\|control_unit:control_unit\"" {  } { { "hardware/CDECv/CDECv.sv" "control_unit" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/CDECv.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_nr CDECv:CDECv\|control_unit:control_unit\|register_nr:state_register " "Elaborating entity \"register_nr\" for hierarchy \"CDECv:CDECv\|control_unit:control_unit\|register_nr:state_register\"" {  } { { "hardware/CDECv/control_unit/control_unit.sv" "state_register" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/control_unit/control_unit.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state_function CDECv:CDECv\|control_unit:control_unit\|next_state_function:next_state_function " "Elaborating entity \"next_state_function\" for hierarchy \"CDECv:CDECv\|control_unit:control_unit\|next_state_function:next_state_function\"" {  } { { "hardware/CDECv/control_unit/control_unit.sv" "next_state_function" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/control_unit/control_unit.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_function CDECv:CDECv\|control_unit:control_unit\|output_function:instruction_decoder " "Elaborating entity \"output_function\" for hierarchy \"CDECv:CDECv\|control_unit:control_unit\|output_function:instruction_decoder\"" {  } { { "hardware/CDECv/control_unit/control_unit.sv" "instruction_decoder" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/control_unit/control_unit.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory CDECv:CDECv\|memory:memory " "Elaborating entity \"memory\" for hierarchy \"CDECv:CDECv\|memory:memory\"" {  } { { "hardware/CDECv/CDECv.sv" "memory" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/CDECv.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualportram CDECv:CDECv\|memory:memory\|dualportram:dualportram " "Elaborating entity \"dualportram\" for hierarchy \"CDECv:CDECv\|memory:memory\|dualportram:dualportram\"" {  } { { "hardware/CDECv/memory/memory.sv" "dualportram" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/memory.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864039860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\"" {  } { { "hardware/CDECv/memory/dualportram.v" "altsyncram_component" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/dualportram.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\"" {  } { { "hardware/CDECv/memory/dualportram.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/dualportram.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component " "Instantiated megafunction \"CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040037 ""}  } { { "hardware/CDECv/memory/dualportram.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/dualportram.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526864040037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ij2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ij2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ij2 " "Found entity 1: altsyncram_7ij2" {  } { { "db/altsyncram_7ij2.tdf" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/altsyncram_7ij2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864040123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864040123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ij2 CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated " "Elaborating entity \"altsyncram_7ij2\" for hierarchy \"CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_device CDECv:CDECv\|memory:memory\|io_device:io_device " "Elaborating entity \"io_device\" for hierarchy \"CDECv:CDECv\|memory:memory\|io_device:io_device\"" {  } { { "hardware/CDECv/memory/memory.sv" "io_device" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/memory.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder CDECv:CDECv\|memory:memory\|address_decoder:address_decoder " "Elaborating entity \"address_decoder\" for hierarchy \"CDECv:CDECv\|memory:memory\|address_decoder:address_decoder\"" {  } { { "hardware/CDECv/memory/memory.sv" "address_decoder" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/memory.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 CDECv:CDECv\|memory:memory\|mux2:mux_ram_io " "Elaborating entity \"mux2\" for hierarchy \"CDECv:CDECv\|memory:memory\|mux2:mux_ram_io\"" {  } { { "hardware/CDECv/memory/memory.sv" "mux_ram_io" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/memory.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:clock_generator " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:clock_generator\"" {  } { { "hardware/CDECv_shell_DE0CV.sv" "clock_generator" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv_shell_DE0CV.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toggle clock_generator:clock_generator\|toggle:toggle " "Elaborating entity \"toggle\" for hierarchy \"clock_generator:clock_generator\|toggle:toggle\"" {  } { { "hardware/clock_generator/clock_generator.sv" "toggle" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/clock_generator/clock_generator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescalar clock_generator:clock_generator\|prescalar:prescalar " "Elaborating entity \"prescalar\" for hierarchy \"clock_generator:clock_generator\|prescalar:prescalar\"" {  } { { "hardware/clock_generator/clock_generator.sv" "prescalar" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/clock_generator/clock_generator.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 clock_generator:clock_generator\|mux4:mux_clock " "Elaborating entity \"mux4\" for hierarchy \"clock_generator:clock_generator\|mux4:mux_clock\"" {  } { { "hardware/clock_generator/clock_generator.sv" "mux_clock" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/clock_generator/clock_generator.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_counter cycle_counter:cycle_counter " "Elaborating entity \"cycle_counter\" for hierarchy \"cycle_counter:cycle_counter\"" {  } { { "hardware/CDECv_shell_DE0CV.sv" "cycle_counter" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv_shell_DE0CV.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor monitor:monitor " "Elaborating entity \"monitor\" for hierarchy \"monitor:monitor\"" {  } { { "hardware/CDECv_shell_DE0CV.sv" "monitor" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv_shell_DE0CV.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor monitor:monitor\|monitor_nios2_processor:nios2_processor " "Elaborating entity \"monitor_nios2_processor\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\"" {  } { { "db/ip/monitor/monitor.v" "nios2_processor" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/monitor.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu " "Elaborating entity \"monitor_nios2_processor_cpu\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor.v" "cpu" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_test_bench monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_test_bench:the_monitor_nios2_processor_cpu_test_bench " "Elaborating entity \"monitor_nios2_processor_cpu_test_bench\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_test_bench:the_monitor_nios2_processor_cpu_test_bench\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_test_bench" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_register_bank_a_module monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a " "Elaborating entity \"monitor_nios2_processor_cpu_register_bank_a_module\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "monitor_nios2_processor_cpu_register_bank_a" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_altsyncram" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040524 ""}  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526864040524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864040606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864040606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_register_bank_b_module monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_register_bank_b_module:monitor_nios2_processor_cpu_register_bank_b " "Elaborating entity \"monitor_nios2_processor_cpu_register_bank_b_module\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_register_bank_b_module:monitor_nios2_processor_cpu_register_bank_b\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "monitor_nios2_processor_cpu_register_bank_b" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_debug monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_debug:the_monitor_nios2_processor_cpu_nios2_oci_debug " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_debug\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_debug:the_monitor_nios2_processor_cpu_nios2_oci_debug\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci_debug" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_debug:the_monitor_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_debug:the_monitor_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_debug:the_monitor_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_debug:the_monitor_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_debug:the_monitor_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_debug:the_monitor_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864040861 ""}  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526864040861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_break monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_break:the_monitor_nios2_processor_cpu_nios2_oci_break " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_break\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_break:the_monitor_nios2_processor_cpu_nios2_oci_break\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci_break" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_xbrk monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_xbrk:the_monitor_nios2_processor_cpu_nios2_oci_xbrk " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_xbrk\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_xbrk:the_monitor_nios2_processor_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci_xbrk" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_dbrk monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_dbrk:the_monitor_nios2_processor_cpu_nios2_oci_dbrk " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_dbrk\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_dbrk:the_monitor_nios2_processor_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci_dbrk" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_itrace monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_itrace:the_monitor_nios2_processor_cpu_nios2_oci_itrace " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_itrace\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_itrace:the_monitor_nios2_processor_cpu_nios2_oci_itrace\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci_itrace" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_dtrace monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_dtrace:the_monitor_nios2_processor_cpu_nios2_oci_dtrace " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_dtrace\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_dtrace:the_monitor_nios2_processor_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci_dtrace" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864040998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_td_mode monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_dtrace:the_monitor_nios2_processor_cpu_nios2_oci_dtrace\|monitor_nios2_processor_cpu_nios2_oci_td_mode:monitor_nios2_processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_td_mode\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_dtrace:the_monitor_nios2_processor_cpu_nios2_oci_dtrace\|monitor_nios2_processor_cpu_nios2_oci_td_mode:monitor_nios2_processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "monitor_nios2_processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_fifo monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_fifo:the_monitor_nios2_processor_cpu_nios2_oci_fifo " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_fifo\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_fifo:the_monitor_nios2_processor_cpu_nios2_oci_fifo\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci_fifo" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_fifo:the_monitor_nios2_processor_cpu_nios2_oci_fifo\|monitor_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt:the_monitor_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_fifo:the_monitor_nios2_processor_cpu_nios2_oci_fifo\|monitor_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt:the_monitor_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_fifo:the_monitor_nios2_processor_cpu_nios2_oci_fifo\|monitor_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc:the_monitor_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_fifo:the_monitor_nios2_processor_cpu_nios2_oci_fifo\|monitor_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc:the_monitor_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_fifo_cnt_inc monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_fifo:the_monitor_nios2_processor_cpu_nios2_oci_fifo\|monitor_nios2_processor_cpu_nios2_oci_fifo_cnt_inc:the_monitor_nios2_processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_fifo:the_monitor_nios2_processor_cpu_nios2_oci_fifo\|monitor_nios2_processor_cpu_nios2_oci_fifo_cnt_inc:the_monitor_nios2_processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_pib monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_pib:the_monitor_nios2_processor_cpu_nios2_oci_pib " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_pib\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_pib:the_monitor_nios2_processor_cpu_nios2_oci_pib\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci_pib" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_oci_im monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_im:the_monitor_nios2_processor_cpu_nios2_oci_im " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_oci_im\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_oci_im:the_monitor_nios2_processor_cpu_nios2_oci_im\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_oci_im" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_avalon_reg monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_avalon_reg:the_monitor_nios2_processor_cpu_nios2_avalon_reg " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_avalon_reg\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_avalon_reg:the_monitor_nios2_processor_cpu_nios2_avalon_reg\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_avalon_reg" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_nios2_ocimem monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem " "Elaborating entity \"monitor_nios2_processor_cpu_nios2_ocimem\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_nios2_ocimem" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_ociram_sp_ram_module monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem\|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram " "Elaborating entity \"monitor_nios2_processor_cpu_ociram_sp_ram_module\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem\|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "monitor_nios2_processor_cpu_ociram_sp_ram" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem\|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem\|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_altsyncram" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem\|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem\|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem\|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem\|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041355 ""}  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526864041355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864041438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864041438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem\|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem\|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_debug_slave_wrapper monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper " "Elaborating entity \"monitor_nios2_processor_cpu_debug_slave_wrapper\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" "the_monitor_nios2_processor_cpu_debug_slave_wrapper" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_debug_slave_tck monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck " "Elaborating entity \"monitor_nios2_processor_cpu_debug_slave_tck\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" "the_monitor_nios2_processor_cpu_debug_slave_tck" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_nios2_processor_cpu_debug_slave_sysclk monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|monitor_nios2_processor_cpu_debug_slave_sysclk:the_monitor_nios2_processor_cpu_debug_slave_sysclk " "Elaborating entity \"monitor_nios2_processor_cpu_debug_slave_sysclk\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|monitor_nios2_processor_cpu_debug_slave_sysclk:the_monitor_nios2_processor_cpu_debug_slave_sysclk\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" "the_monitor_nios2_processor_cpu_debug_slave_sysclk" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" "monitor_nios2_processor_cpu_debug_slave_phy" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy\"" {  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy " "Instantiated megafunction \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864041742 ""}  } { { "db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526864041742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864041768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864042442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"monitor:monitor\|monitor_nios2_processor:nios2_processor\|monitor_nios2_processor_cpu:cpu\|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci\|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864042612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_onchip_memory2_0 monitor:monitor\|monitor_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"monitor_onchip_memory2_0\" for hierarchy \"monitor:monitor\|monitor_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/monitor/monitor.v" "onchip_memory2_0" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/monitor.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864042683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram monitor:monitor\|monitor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"monitor:monitor\|monitor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/monitor/submodules/monitor_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864042721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monitor:monitor\|monitor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"monitor:monitor\|monitor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/monitor/submodules/monitor_onchip_memory2_0.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864042735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monitor:monitor\|monitor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"monitor:monitor\|monitor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file monitor_onchip_memory2_0.hex " "Parameter \"init_file\" = \"monitor_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526864042736 ""}  } { { "db/ip/monitor/submodules/monitor_onchip_memory2_0.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526864042736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dcn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dcn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dcn1 " "Found entity 1: altsyncram_dcn1" {  } { { "db/altsyncram_dcn1.tdf" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/altsyncram_dcn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864042820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864042820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dcn1 monitor:monitor\|monitor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dcn1:auto_generated " "Elaborating entity \"altsyncram_dcn1\" for hierarchy \"monitor:monitor\|monitor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dcn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864042830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_prg_MA monitor:monitor\|monitor_prg_MA:prg_ma " "Elaborating entity \"monitor_prg_MA\" for hierarchy \"monitor:monitor\|monitor_prg_MA:prg_ma\"" {  } { { "db/ip/monitor/monitor.v" "prg_ma" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/monitor.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_prg_RD monitor:monitor\|monitor_prg_RD:prg_rd " "Elaborating entity \"monitor_prg_RD\" for hierarchy \"monitor:monitor\|monitor_prg_RD:prg_rd\"" {  } { { "db/ip/monitor/monitor.v" "prg_rd" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/monitor.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_prg_clock monitor:monitor\|monitor_prg_clock:prg_clock " "Elaborating entity \"monitor_prg_clock\" for hierarchy \"monitor:monitor\|monitor_prg_clock:prg_clock\"" {  } { { "db/ip/monitor/monitor.v" "prg_clock" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/monitor.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_sysid monitor:monitor\|monitor_sysid:sysid " "Elaborating entity \"monitor_sysid\" for hierarchy \"monitor:monitor\|monitor_sysid:sysid\"" {  } { { "db/ip/monitor/monitor.v" "sysid" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/monitor.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_uart_0 monitor:monitor\|monitor_uart_0:uart_0 " "Elaborating entity \"monitor_uart_0\" for hierarchy \"monitor:monitor\|monitor_uart_0:uart_0\"" {  } { { "db/ip/monitor/monitor.v" "uart_0" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/monitor.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_uart_0_tx monitor:monitor\|monitor_uart_0:uart_0\|monitor_uart_0_tx:the_monitor_uart_0_tx " "Elaborating entity \"monitor_uart_0_tx\" for hierarchy \"monitor:monitor\|monitor_uart_0:uart_0\|monitor_uart_0_tx:the_monitor_uart_0_tx\"" {  } { { "db/ip/monitor/submodules/monitor_uart_0.v" "the_monitor_uart_0_tx" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_uart_0_rx monitor:monitor\|monitor_uart_0:uart_0\|monitor_uart_0_rx:the_monitor_uart_0_rx " "Elaborating entity \"monitor_uart_0_rx\" for hierarchy \"monitor:monitor\|monitor_uart_0:uart_0\|monitor_uart_0_rx:the_monitor_uart_0_rx\"" {  } { { "db/ip/monitor/submodules/monitor_uart_0.v" "the_monitor_uart_0_rx" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_uart_0_rx_stimulus_source monitor:monitor\|monitor_uart_0:uart_0\|monitor_uart_0_rx:the_monitor_uart_0_rx\|monitor_uart_0_rx_stimulus_source:the_monitor_uart_0_rx_stimulus_source " "Elaborating entity \"monitor_uart_0_rx_stimulus_source\" for hierarchy \"monitor:monitor\|monitor_uart_0:uart_0\|monitor_uart_0_rx:the_monitor_uart_0_rx\|monitor_uart_0_rx_stimulus_source:the_monitor_uart_0_rx_stimulus_source\"" {  } { { "db/ip/monitor/submodules/monitor_uart_0.v" "the_monitor_uart_0_rx_stimulus_source" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_uart_0_regs monitor:monitor\|monitor_uart_0:uart_0\|monitor_uart_0_regs:the_monitor_uart_0_regs " "Elaborating entity \"monitor_uart_0_regs\" for hierarchy \"monitor:monitor\|monitor_uart_0:uart_0\|monitor_uart_0_regs:the_monitor_uart_0_regs\"" {  } { { "db/ip/monitor/submodules/monitor_uart_0.v" "the_monitor_uart_0_regs" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_mm_interconnect_0 monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"monitor_mm_interconnect_0\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/monitor/monitor.v" "mm_interconnect_0" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/monitor.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_data_master_translator\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "nios2_processor_data_master_translator" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_instruction_master_translator\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "nios2_processor_instruction_master_translator" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "nios2_processor_debug_mem_slave_translator" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864043976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:prg_rd_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:prg_rd_s1_translator\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "prg_rd_s1_translator" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_data_master_agent\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "nios2_processor_data_master_agent" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 1525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_instruction_master_agent\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "nios2_processor_instruction_master_agent" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "sysid_control_slave_agent" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/monitor/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "sysid_control_slave_agent_rsp_fifo" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_mm_interconnect_0_router monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_router:router " "Elaborating entity \"monitor_mm_interconnect_0_router\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_router:router\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "router" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 2747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_mm_interconnect_0_router_default_decode monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_router:router\|monitor_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"monitor_mm_interconnect_0_router_default_decode\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_router:router\|monitor_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_mm_interconnect_0_router_002 monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"monitor_mm_interconnect_0_router_002\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "router_002" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_mm_interconnect_0_router_002_default_decode monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_router_002:router_002\|monitor_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"monitor_mm_interconnect_0_router_002_default_decode\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_router_002:router_002\|monitor_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_mm_interconnect_0_cmd_demux monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"monitor_mm_interconnect_0_cmd_demux\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 2972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_mm_interconnect_0_cmd_mux monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"monitor_mm_interconnect_0_cmd_mux\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/monitor/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864044802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_mm_interconnect_0_rsp_demux monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"monitor_mm_interconnect_0_rsp_demux\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864045031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_mm_interconnect_0_rsp_mux monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"monitor_mm_interconnect_0_rsp_mux\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864045136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864045196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/monitor/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864045211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_mm_interconnect_0_avalon_st_adapter monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"monitor_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0.v" 3610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864045260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|monitor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"monitor_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"monitor:monitor\|monitor_mm_interconnect_0:mm_interconnect_0\|monitor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|monitor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/monitor/submodules/monitor_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/monitor_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864045280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_irq_mapper monitor:monitor\|monitor_irq_mapper:irq_mapper " "Elaborating entity \"monitor_irq_mapper\" for hierarchy \"monitor:monitor\|monitor_irq_mapper:irq_mapper\"" {  } { { "db/ip/monitor/monitor.v" "irq_mapper" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/monitor.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864045456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller monitor:monitor\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"monitor:monitor\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/monitor/monitor.v" "rst_controller" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/monitor.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864045477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer monitor:monitor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"monitor:monitor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/monitor/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864045495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer monitor:monitor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"monitor:monitor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/monitor/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/monitor/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864045513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:hex_decoder3 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:hex_decoder3\"" {  } { { "hardware/CDECv_shell_DE0CV.sv" "hex_decoder3" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv_shell_DE0CV.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864045532 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1526864046837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.21.09:54:10 Progress: Loading sld35cd41ea/alt_sld_fab_wrapper_hw.tcl " "2018.05.21.09:54:10 Progress: Loading sld35cd41ea/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864050968 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864053306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864053439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864054957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864055102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864055246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864055417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864055424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864055425 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1526864056100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35cd41ea/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35cd41ea/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld35cd41ea/alt_sld_fab.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/sld35cd41ea/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864056366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864056366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864056462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864056462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864056484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864056484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864056566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864056566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864056664 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864056664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864056664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/db/ip/sld35cd41ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526864056749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864056749 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_generator:clock_generator\|mux4:mux_clock\|Mux0 " "Found clock multiplexer clock_generator:clock_generator\|mux4:mux_clock\|Mux0" {  } { { "hardware/CDECv/components/mux.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/mux.sv" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1526864058535 "|CDECv_shell_DE0CV|clock_generator:clock_generator|mux4:mux_clock|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1526864058535 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1526864060203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864061889 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526864063986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/output_files/CDECsv_with_monitor.map.smsg " "Generated suppressed messages file C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/output_files/CDECsv_with_monitor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864064935 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526864066610 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526864066610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2409 " "Implemented 2409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526864066942 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526864066942 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2212 " "Implemented 2212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526864066942 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1526864066942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526864066942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5003 " "Peak virtual memory: 5003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526864067008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 09:54:27 2018 " "Processing ended: Mon May 21 09:54:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526864067008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526864067008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526864067008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526864067008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1526864068598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526864068604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 09:54:27 2018 " "Processing started: Mon May 21 09:54:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526864068604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1526864068604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CDECsv_with_monitor -c CDECsv_with_monitor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CDECsv_with_monitor -c CDECsv_with_monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1526864068605 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1526864068941 ""}
{ "Info" "0" "" "Project  = CDECsv_with_monitor" {  } {  } 0 0 "Project  = CDECsv_with_monitor" 0 0 "Fitter" 0 0 1526864068941 ""}
{ "Info" "0" "" "Revision = CDECsv_with_monitor" {  } {  } 0 0 "Revision = CDECsv_with_monitor" 0 0 "Fitter" 0 0 1526864068941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1526864069152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1526864069152 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CDECsv_with_monitor 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"CDECsv_with_monitor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526864069182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526864069229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526864069229 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526864069526 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1526864069558 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526864070228 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1526864070282 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1526864074696 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_50MHz~inputCLKENA0 1075 global CLKCTRL_G6 " "clock_50MHz~inputCLKENA0 with 1075 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1526864074837 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1526864074837 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526864074837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526864074860 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526864074864 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526864074872 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1526864074879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1526864074879 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526864074883 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526864075903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1526864075903 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526864075903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526864075903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526864075903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1526864075903 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1526864075903 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yoshiaki/devel/class/cdecsv_with_monitor/db/ip/monitor/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/yoshiaki/devel/class/cdecsv_with_monitor/db/ip/monitor/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526864075917 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yoshiaki/devel/class/cdecsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.sdc " "Reading SDC File: 'c:/users/yoshiaki/devel/class/cdecsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526864075924 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sel_clock_sw\[0\] " "Node: sel_clock_sw\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a4~porta_we_reg sel_clock_sw\[0\] " "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a4~porta_we_reg is being clocked by sel_clock_sw\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864075938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1526864075938 "|CDECv_shell_DE0CV|sel_clock_sw[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "monitor:monitor\|monitor_prg_clock:prg_clock\|data_out " "Node: monitor:monitor\|monitor_prg_clock:prg_clock\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a4~portb_we_reg monitor:monitor\|monitor_prg_clock:prg_clock\|data_out " "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a4~portb_we_reg is being clocked by monitor:monitor\|monitor_prg_clock:prg_clock\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864075938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1526864075938 "|CDECv_shell_DE0CV|monitor:monitor|monitor_prg_clock:prg_clock|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50MHz " "Node: clock_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register monitor:monitor\|monitor_prg_MA:prg_ma\|data_out\[7\] clock_50MHz " "Register monitor:monitor\|monitor_prg_MA:prg_ma\|data_out\[7\] is being clocked by clock_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864075938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1526864075938 "|CDECv_shell_DE0CV|clock_50MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_manual_key " "Node: clock_manual_key was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_generator:clock_generator\|toggle:toggle\|clock_out clock_manual_key " "Register clock_generator:clock_generator\|toggle:toggle\|clock_out is being clocked by clock_manual_key" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864075938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1526864075938 "|CDECv_shell_DE0CV|clock_manual_key"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1526864075956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1526864075956 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1526864075961 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526864075961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526864075961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526864075961 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1526864075961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526864076087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1526864076091 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526864076091 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526864076204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526864078317 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1526864078775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526864083064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526864087179 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526864088802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526864088802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526864090381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1526864093738 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526864093738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1526864097671 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526864097671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526864097675 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.50 " "Total time spent on timing analysis during the Fitter is 1.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1526864101842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526864101872 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526864102957 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526864102958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526864104020 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526864109479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/output_files/CDECsv_with_monitor.fit.smsg " "Generated suppressed messages file C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/output_files/CDECsv_with_monitor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526864109935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6384 " "Peak virtual memory: 6384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526864111298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 09:55:11 2018 " "Processing ended: Mon May 21 09:55:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526864111298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526864111298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526864111298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526864111298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1526864112569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526864112575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 09:55:12 2018 " "Processing started: Mon May 21 09:55:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526864112575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1526864112575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CDECsv_with_monitor -c CDECsv_with_monitor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CDECsv_with_monitor -c CDECsv_with_monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1526864112575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1526864113909 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1526864117547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526864117889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 09:55:17 2018 " "Processing ended: Mon May 21 09:55:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526864117889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526864117889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526864117889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1526864117889 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1526864118558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1526864119335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526864119342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 09:55:18 2018 " "Processing started: Mon May 21 09:55:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526864119342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864119342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CDECsv_with_monitor -c CDECsv_with_monitor " "Command: quartus_sta CDECsv_with_monitor -c CDECsv_with_monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864119342 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1526864119706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121371 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526864121876 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1526864121876 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526864121876 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526864121876 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526864121876 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1526864121876 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121876 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yoshiaki/devel/class/cdecsv_with_monitor/db/ip/monitor/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/yoshiaki/devel/class/cdecsv_with_monitor/db/ip/monitor/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121889 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yoshiaki/devel/class/cdecsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.sdc " "Reading SDC File: 'c:/users/yoshiaki/devel/class/cdecsv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121898 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sel_clock_sw\[0\] " "Node: sel_clock_sw\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~porta_address_reg6 sel_clock_sw\[0\] " "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~porta_address_reg6 is being clocked by sel_clock_sw\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864121912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121912 "|CDECv_shell_DE0CV|sel_clock_sw[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "monitor:monitor\|monitor_prg_clock:prg_clock\|data_out " "Node: monitor:monitor\|monitor_prg_clock:prg_clock\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~portb_address_reg4 monitor:monitor\|monitor_prg_clock:prg_clock\|data_out " "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~portb_address_reg4 is being clocked by monitor:monitor\|monitor_prg_clock:prg_clock\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864121913 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121913 "|CDECv_shell_DE0CV|monitor:monitor|monitor_prg_clock:prg_clock|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50MHz " "Node: clock_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_generator:clock_generator\|prescalar:prescalar\|cnt\[24\] clock_50MHz " "Register clock_generator:clock_generator\|prescalar:prescalar\|cnt\[24\] is being clocked by clock_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864121913 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121913 "|CDECv_shell_DE0CV|clock_50MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_manual_key " "Node: clock_manual_key was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_generator:clock_generator\|toggle:toggle\|clock_out clock_manual_key " "Register clock_generator:clock_generator\|toggle:toggle\|clock_out is being clocked by clock_manual_key" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864121913 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121913 "|CDECv_shell_DE0CV|clock_manual_key"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864121976 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1526864121980 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526864121998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.948 " "Worst-case setup slack is 10.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.948               0.000 altera_reserved_tck  " "   10.948               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864122022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 altera_reserved_tck  " "    0.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864122027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.374 " "Worst-case recovery slack is 30.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.374               0.000 altera_reserved_tck  " "   30.374               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864122031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.940 " "Worst-case removal slack is 0.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.940               0.000 altera_reserved_tck  " "    0.940               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864122034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.739 " "Worst-case minimum pulse width slack is 15.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.739               0.000 altera_reserved_tck  " "   15.739               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864122037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864122037 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864122052 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864122052 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864122052 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864122052 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864122052 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.935 ns " "Worst Case Available Settling Time: 61.935 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864122052 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864122052 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864122052 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864122052 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864122052 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864122052 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864122052 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526864122057 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864122097 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864123974 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sel_clock_sw\[0\] " "Node: sel_clock_sw\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~porta_address_reg6 sel_clock_sw\[0\] " "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~porta_address_reg6 is being clocked by sel_clock_sw\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864124178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864124178 "|CDECv_shell_DE0CV|sel_clock_sw[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "monitor:monitor\|monitor_prg_clock:prg_clock\|data_out " "Node: monitor:monitor\|monitor_prg_clock:prg_clock\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~portb_address_reg4 monitor:monitor\|monitor_prg_clock:prg_clock\|data_out " "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~portb_address_reg4 is being clocked by monitor:monitor\|monitor_prg_clock:prg_clock\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864124178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864124178 "|CDECv_shell_DE0CV|monitor:monitor|monitor_prg_clock:prg_clock|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50MHz " "Node: clock_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_generator:clock_generator\|prescalar:prescalar\|cnt\[24\] clock_50MHz " "Register clock_generator:clock_generator\|prescalar:prescalar\|cnt\[24\] is being clocked by clock_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864124178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864124178 "|CDECv_shell_DE0CV|clock_50MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_manual_key " "Node: clock_manual_key was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_generator:clock_generator\|toggle:toggle\|clock_out clock_manual_key " "Register clock_generator:clock_generator\|toggle:toggle\|clock_out is being clocked by clock_manual_key" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864124178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864124178 "|CDECv_shell_DE0CV|clock_manual_key"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864124232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.069 " "Worst-case setup slack is 11.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.069               0.000 altera_reserved_tck  " "   11.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864124260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 altera_reserved_tck  " "    0.140               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864124266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.492 " "Worst-case recovery slack is 30.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.492               0.000 altera_reserved_tck  " "   30.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864124270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.887 " "Worst-case removal slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 altera_reserved_tck  " "    0.887               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864124273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.737 " "Worst-case minimum pulse width slack is 15.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.737               0.000 altera_reserved_tck  " "   15.737               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864124275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864124275 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864124291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864124291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864124291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864124291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864124291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.975 ns " "Worst Case Available Settling Time: 61.975 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864124291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864124291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864124291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864124291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864124291 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864124291 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864124291 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526864124295 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864124477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126230 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sel_clock_sw\[0\] " "Node: sel_clock_sw\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~porta_address_reg6 sel_clock_sw\[0\] " "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~porta_address_reg6 is being clocked by sel_clock_sw\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864126401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126401 "|CDECv_shell_DE0CV|sel_clock_sw[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "monitor:monitor\|monitor_prg_clock:prg_clock\|data_out " "Node: monitor:monitor\|monitor_prg_clock:prg_clock\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~portb_address_reg4 monitor:monitor\|monitor_prg_clock:prg_clock\|data_out " "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~portb_address_reg4 is being clocked by monitor:monitor\|monitor_prg_clock:prg_clock\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864126401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126401 "|CDECv_shell_DE0CV|monitor:monitor|monitor_prg_clock:prg_clock|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50MHz " "Node: clock_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_generator:clock_generator\|prescalar:prescalar\|cnt\[24\] clock_50MHz " "Register clock_generator:clock_generator\|prescalar:prescalar\|cnt\[24\] is being clocked by clock_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864126401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126401 "|CDECv_shell_DE0CV|clock_50MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_manual_key " "Node: clock_manual_key was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_generator:clock_generator\|toggle:toggle\|clock_out clock_manual_key " "Register clock_generator:clock_generator\|toggle:toggle\|clock_out is being clocked by clock_manual_key" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864126401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126401 "|CDECv_shell_DE0CV|clock_manual_key"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.068 " "Worst-case setup slack is 14.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.068               0.000 altera_reserved_tck  " "   14.068               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.034 " "Worst-case hold slack is 0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 altera_reserved_tck  " "    0.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.523 " "Worst-case recovery slack is 31.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.523               0.000 altera_reserved_tck  " "   31.523               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.374 " "Worst-case removal slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 altera_reserved_tck  " "    0.374               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.752 " "Worst-case minimum pulse width slack is 15.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.752               0.000 altera_reserved_tck  " "   15.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126492 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.755 ns " "Worst Case Available Settling Time: 63.755 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126508 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126508 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526864126512 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sel_clock_sw\[0\] " "Node: sel_clock_sw\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~porta_address_reg6 sel_clock_sw\[0\] " "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~porta_address_reg6 is being clocked by sel_clock_sw\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864126749 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126749 "|CDECv_shell_DE0CV|sel_clock_sw[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "monitor:monitor\|monitor_prg_clock:prg_clock\|data_out " "Node: monitor:monitor\|monitor_prg_clock:prg_clock\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~portb_address_reg4 monitor:monitor\|monitor_prg_clock:prg_clock\|data_out " "Register CDECv:CDECv\|memory:memory\|dualportram:dualportram\|altsyncram:altsyncram_component\|altsyncram_7ij2:auto_generated\|ram_block1a0~portb_address_reg4 is being clocked by monitor:monitor\|monitor_prg_clock:prg_clock\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864126749 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126749 "|CDECv_shell_DE0CV|monitor:monitor|monitor_prg_clock:prg_clock|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50MHz " "Node: clock_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_generator:clock_generator\|prescalar:prescalar\|cnt\[24\] clock_50MHz " "Register clock_generator:clock_generator\|prescalar:prescalar\|cnt\[24\] is being clocked by clock_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864126749 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126749 "|CDECv_shell_DE0CV|clock_50MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_manual_key " "Node: clock_manual_key was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_generator:clock_generator\|toggle:toggle\|clock_out clock_manual_key " "Register clock_generator:clock_generator\|toggle:toggle\|clock_out is being clocked by clock_manual_key" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526864126749 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126749 "|CDECv_shell_DE0CV|clock_manual_key"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.313 " "Worst-case setup slack is 14.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.313               0.000 altera_reserved_tck  " "   14.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.021 " "Worst-case hold slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 altera_reserved_tck  " "    0.021               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.691 " "Worst-case recovery slack is 31.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.691               0.000 altera_reserved_tck  " "   31.691               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.329 " "Worst-case removal slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 altera_reserved_tck  " "    0.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.780 " "Worst-case minimum pulse width slack is 15.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.780               0.000 altera_reserved_tck  " "   15.780               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526864126832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126832 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.965 ns " "Worst Case Available Settling Time: 63.965 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526864126846 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864126846 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864128549 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864128552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5145 " "Peak virtual memory: 5145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526864128635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 09:55:28 2018 " "Processing ended: Mon May 21 09:55:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526864128635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526864128635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526864128635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864128635 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus Prime Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526864129377 ""}
