{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:2osOgNQ5qMEC", "title": "Redefine: Runtime reconfigurable polymorphic asic", "published_by": "ACM Transactions on Embedded Computing Systems (TECS) 9 (2), 1-48, 2009", "authors": ["M Alle", "K Varadarajan", "A Fell", "N Joseph", "S Das", "P Biswas", "J Chetia", "A Rao", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11724137782749307381", "cited_by": 63.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:YsMSGLbcyi4C", "title": "Force-directed scheduling for data flow graph mapping on coarse-grained reconfigurable architectures", "published_by": "2014 International Conference on ReConFigurable Computing and FPGAs\u00a0\u2026, 2014", "authors": ["A Fell", "ZE R\u00e1kossy", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12342031390050575098", "cited_by": 29.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:u-x6o8ySG0sC", "title": "Compiling techniques for coarse grained runtime reconfigurable architectures", "published_by": "Reconfigurable Computing: Architectures, Tools and Applications: 5th\u00a0\u2026, 2009", "authors": ["M Alle", "K Varadarajan", "A Fell", "SK Nandy", "R Narayan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=811805216541077684", "cited_by": 25.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:u5HHmVD_uO8C", "title": "RECONNECT: A NoC for polymorphic ASICs using a low overhead single cycle router", "published_by": "2008 International Conference on Application-Specific Systems, Architectures\u00a0\u2026, 2008", "authors": ["J Nimmy", "CR Reddy", "K Varadarajan", "M Alle", "A Fell", "SK Nandy", "R Narayan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16382548281331707451", "cited_by": 24.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:d1gkVwhDpl0C", "title": "Synthesis of application accelerators on runtime reconfigurable hardware", "published_by": "2008 International Conference on Application-Specific Systems, Architectures\u00a0\u2026, 2008", "authors": ["M Alle", "K Varadarajan", "RC Ramesh", "J Nimmy", "A Fell", "A Rao", "SK Nandy", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7408412552494021507", "cited_by": 23.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:UeHWp8X0CEIC", "title": "Generic routing rules and a scalable access enhancement for the network-on-chip reconnect", "published_by": "2009 IEEE International SOC Conference (SOCC), 251-254, 2009", "authors": ["A Fell", "P Biswas", "J Chetia", "SK Nandy", "R Narayan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9272085082773350129", "cited_by": 18.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:hC7cP41nSMkC", "title": "Symmetric -Means for Deep Neural Network Compression and Hardware Acceleration on FPGAs", "published_by": "IEEE Journal of Selected Topics in Signal Processing 14 (4), 737-749, 2020", "authors": ["A Jain", "P Goel", "S Aggarwal", "A Fell", "S Anand"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=89296723571246178", "cited_by": 13.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:qjMakFHDy7sC", "title": "Streaming FFT on REDEFINE-v2: An application-architecture design space exploration", "published_by": "Proceedings of the 2009 international conference on Compilers, architecture\u00a0\u2026, 2009", "authors": ["A Fell", "M Alle", "K Varadarajan", "P Biswas", "S Das", "J Chetia", "SK Nandy", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18429416262824245656", "cited_by": 13.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:Wp0gIr-vW9MC", "title": "TAD: time side-channel attack defense of obfuscated source code", "published_by": "Proceedings of the 24th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2019", "authors": ["A Fell", "HT Pham", "SK Lam"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3024035065576188372", "cited_by": 11.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:_kc_bZDykSQC", "title": "DFGenTool: A dataflow graph generation tool for coarse grain reconfigurable architectures", "published_by": "2017 30th International Conference on VLSI Design and 2017 16th\u00a0\u2026, 2017", "authors": ["M Mukherjee", "A Fell", "A Guha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1571722846158226455", "cited_by": 11.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:mVmsd5A6BfQC", "title": "RRC, N", "published_by": "Joseph, S. Das, P. Biswas, J. Chetia, A. Rao, SK Nandy, and R. Narayan\u00a0\u2026, 2009", "authors": ["M Alle", "K Varadarajan", "A Fell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2453088987581001977", "cited_by": 10.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:zYLM7Y9cAGgC", "title": "Method and System on Chip (SoC) for Adapting a Reconfigurable Hardware for an Application at Runtime", "published_by": "US Patent App. 13/002,329, 2011", "authors": ["SK Nandy", "R Narayan", "M Alle", "K Vardarajan", "A Fell", "A Rao", "R Reddy", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13993703906792976724", "cited_by": 7.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:9yKSN-GCB0IC", "title": "Ramesh Reddy C., Nimmy Joseph, Saptarsi Das, Prasenjit Biswas, Jugantor Chetia, Adarsh Rao, SK Nandy, and Ranjani Narayan. REDEFINE: Runtime reconfigurable polymorphic ASIC", "published_by": "ACM Transactions on Embedded Computing Systems 9 (2), 11, 2009", "authors": ["M Alle", "K Varadarajan", "A Fell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9543361340911724337", "cited_by": 7.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:HDshCWvjkbEC", "title": "The marenostrum experimental exascale platform (meep)", "published_by": "Supercomputing Frontiers and Innovations 8 (1), 62-81, 2021", "authors": ["A Fell", "DJ Mazure", "TC Garcia", "B Perez", "X Teruel", "P Wilson", "JD Davis"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2100309324579861773", "cited_by": 6.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:0EnyYjriUFMC", "title": "A 6T SRAM cell based pipelined 2R/1W memory design using 28nm UTBB-FDSOI", "published_by": "2015 28th IEEE International System-on-Chip Conference (SOCC), 310-315, 2015", "authors": ["R Kaur", "A Fell", "H Rawat"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18349514998017255119", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:IjCSPb-OGe4C", "title": "RECONNECT: A flexible Router Architecture for Network-on-Chips", "published_by": "Indian Institute of Science Bangalore, 2012", "authors": ["A Fell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9617525109270298084", "cited_by": 5.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:qUcmZB5y_30C", "title": "Mythri Alle, Keshavan Varadarajan, Prasenjit Biswas, Saptarsi Das, Jugantor Chetia, SK Nandy, and Ranjani Narayan. Streaming fft on redefine-v2: an application-architecture\u00a0\u2026", "published_by": "CASES 9, 127-136, 0", "authors": ["A Fell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2894242980822195576", "cited_by": 5.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:4DMP91E08xMC", "title": "Cidpro: Custom instructions for dynamic program diversification", "published_by": "2018 28th International Conference on Field Programmable Logic and\u00a0\u2026, 2018", "authors": ["TH Pham", "A Fell", "AK Biswas", "SK Lam", "N Veeranna"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=837953546479690186", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:_FxGoFyzp5QC", "title": "Executable model based design methodology for fast prototyping of mobile network protocol: A case study on MIPI LLI", "published_by": "2017 4th International Conference on Signal Processing and Integrated\u00a0\u2026, 2017", "authors": ["RK Shah", "T Kumar", "A Fell", "MS Dohadwala", "R Malik"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15012572540703022736", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&citation_for_view=OBn0xd8AAAAJ:_Qo2XoVZTnwC", "title": "Coyote: An open source simulation tool to enable RISC-V in HPC", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 130-135, 2021", "authors": ["B Perez", "A Fell", "JD Davis"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13223104748942030517", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:qxL8FJ1GzNcC", "title": "A Parallel Architecture for High Frame Rate Stereo using Semi-Global Matching.", "published_by": "BMVC, 2017", "authors": ["A Jain", "A Fell", "S Anand"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13314800770213619010", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:hqOjcs7Dif8C", "title": "Floorplan and congestion aware framework for optimal SRAM selection for memory subsystems", "published_by": "2015 28th IEEE International System-on-Chip Conference (SOCC), 105-110, 2015", "authors": ["G Narang", "A Fell", "PR Gupta", "A Grover"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1012808776386343674", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:RHpTSmoSYBkC", "title": "XDIVINSA: eXtended DIVersifying INStruction Agent to Mitigate Power Side-Channel Leakage", "published_by": "2021 IEEE 32nd International Conference on Application-specific Systems\u00a0\u2026, 2021", "authors": ["TH Pham", "B Marshall", "A Fell", "SK Lam", "D Page"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6735151465049836985", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:aqlVkmm33-oC", "title": "Asynchronous 1R-1W dual-port SRAM by using single-port SRAM in 28nm UTBB-FDSOI technology", "published_by": "2017 30th IEEE International System-on-Chip Conference (SOCC), 1-6, 2017", "authors": ["H Rawat", "K Bharath", "A Fell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16348556014049437070", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:ULOm3_A8WrAC", "title": "Automated, inter-macro channel space adjustment and optimization for faster design closure", "published_by": "2017 30th IEEE International System-on-Chip Conference (SOCC), 74-79, 2017", "authors": ["P Kumar", "A Fell", "S Mathur"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15340626602913058792", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:YOwf2qJgpHMC", "title": "A framework for video coding analyzer", "published_by": "2016 IEEE Annual India Conference (INDICON), 1-6, 2016", "authors": ["S Jain", "A Fell", "AS Motra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15116256743058402318", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:roLk4NBRz8UC", "title": "XMAT: A 6T XOR-MAT based 2R-1W SRAM for high bandwidth network applications", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=452606715614366079", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:4TOpqqG69KYC", "title": "Novel P-Skip determination algorithm without the reference frame", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4245949886768520348", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:ufrVoPGSRksC", "title": "Method and System on Chip (SoC) for Adapting a Reconfigurable Hardware for an Application in Runtime", "published_by": "US Patent App. 14/639,141, 2015", "authors": ["SK Nandy", "R Narayan", "M Alle", "K Vardarajan", "A Fell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10483006737828811866", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:UebtZRa9Y70C", "title": "A deterministic, minimal routing algorithm for a toroidal, rectangular honeycomb topology using a 2-tupled relative address", "published_by": "2015 28th IEEE International System-on-Chip Conference (SOCC), 191-196, 2015", "authors": ["A Fell", "SK Nandy", "R Narayan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13042837551668318778", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:hFOr9nPyWt4C", "title": "Executable model based design methodology for fast prototyping of mobile network protocol: a case study on mipi lli", "published_by": "IIIT Delhi, 2014", "authors": ["RK Shah", "A Fell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2906704153605810578", "cited_by": 1.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:-f6ydRqryjwC", "title": "Computer program code obfuscation methods and systems", "published_by": "US Patent 11,392,672, 2022", "authors": ["SK Lam", "HT Pham", "A Fell", "V Nandeesha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:r0BpntZqJG4C", "title": "Co-Designing CNN & FPGA architectures using compression techniques for classifi cation & detection networks.", "published_by": "IIITD-Delhi, 2019", "authors": ["P Goel", "S Anand", "A Fell"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:L8Ckcad2t8MC", "title": "Time Side-Channel Attack Defense of Obfuscated Source Code", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:M3ejUd6NZC8C", "title": "Asynchronous 1R-1W dual-port SRAM by using single-port SRAM", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:Se3iqnhoufwC", "title": "Floorplan aware framework for optimal SRAM selection for memory subsystems", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:LkGwnXOMwfcC", "title": "Methodological framework for automation of hardware software co-validation of an IP", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:ZeXyd9-uunAC", "title": "Technical demonstrations session", "published_by": "2014 International Conference on ReConFigurable Computing and FPGAs\u00a0\u2026, 2014", "authors": ["S Gao", "J Watson", "HA Andrade", "S Skalicky", "AG Schmidt", "EGT Bostelmann", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:Tyk-4Ss8FVUC", "title": "Method and system on chip (SoC) for adapting a runtime reconfigurable hardware to decode a video stream", "published_by": "US Patent 8,891,614, 2014", "authors": ["SK Nandy", "R Narayan", "M Alle", "K Vardarajan", "A Fell", "A Rao", "R Reddy", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:Y0pCki6q_DkC", "title": "Article 11 (48 pages): REDEFINE: Runtime Reconfigurable Polymorphic ASIC", "published_by": "ACM Transactions on Embedded Computer Systems 9 (2), 2010", "authors": ["M Alle", "K Varadarajan", "A Fell", "R Reddy C", "N Joseph", "S Das", "P Biswas", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:iH-uZ7U-co4C", "title": "Compiling Techniques for Coarse Grained Runtime Recon\ufb01gurable Architectures", "published_by": "Reconfigurable Computing: Architectures, Tools and Applications: 5th\u00a0\u2026, 2009", "authors": ["KV MythriAlle", "A Fell", "SK Nandy"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:W7OEmFMy1HYC", "title": "PISA", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:j3f4tGmQtD8C", "title": "Accelerating applications with RISC-V Systolic Array Coprocessors", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:4JMBOYKVnBMC", "title": "2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP)| 978-1-6654-2701-2/21/$31.00\u00a9 2021 IEEE| DOI: 10.1109/ASAP52443\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:TQgYirikUcIC", "title": "At the conclusion of the third volume, too, the Editors would like to express their gratitude for the support they got in the evaluation of research papers submitted for\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:mB3voiENLucC", "title": "Technical Program Committee of CyberSciTech 2020", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:IWHjjKOFINEC", "title": "2017 4th International Conference on Signal Processing and Integrated Networks (SPIN) 2-3 February 2017, Noida, India", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:QIV2ME_5wuYC", "title": "Network on Chip Routers in a Dual Honeycomb Network", "published_by": "Fachhochschule K\u00f6ln, 0", "authors": ["A FELL"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=OBn0xd8AAAAJ&cstart=20&pagesize=80&citation_for_view=OBn0xd8AAAAJ:MXK_kJrjxJIC", "title": "REDEFINE: Optimizations for Achieving High Throughput", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["299", "10", "11"], "Since 2018": ["116", "6", "5"]}, "chart": {"2008": 3, "2009": 30, "2010": 24, "2011": 16, "2012": 6, "2013": 12, "2014": 23, "2015": 22, "2016": 25, "2017": 17, "2018": 22, "2019": 19, "2020": 19, "2021": 18, "2022": 21, "2023": 16}}, "co_authors": [], "interests": ["Coarse Grain Reconfigurable Architectures (CGRAs)", "Network-on-Chip", "Embedded Systems", "FPGAs"], "link": "https://scholar.google.com/citations?hl=en&user=OBn0xd8AAAAJ", "name": "Alexander Fell", "affiliates": []}