*******************************************************************

  Device    [IOLHP]

  Author    [rjliu]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of IOLHP // pragma PAP_ARC_COLOR="64:64:128"
{
    // The bounding box
    generate ( 80 # 470 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 470 ]  <
                               RX_DATA[1]               @[ ,46+419],//1
                               TO_CAS_OUT               @[ ,44+419],
                               RX_DATA[3]               @[ ,36+419],//6
                               RX_DATA[6]               @[ ,34+419],//7
                               RX_DATA[0]               @[ ,28+419],//10
                               DI_TO_CLK                @[ ,26+419],
                               RX_DATA[4]               @[ ,24+419],//12
                               RX_DATA[5]               @[ ,22+419],//13
                               RX_DATA[2]               @[ ,6 +419],//21
                               RX_DATA[7]               @[ ,4 +419],//22

                               TDLY_DYN_SET[0]          @[ , 368],
                               TDLY_DYN_SET[1]          @[ , 370],
                               TDLY_DYN_SET[2]          @[ , 372],
                               TDLY_DYN_SET[3]          @[ , 374],
                               TDLY_DYN_SET[4]          @[ , 376],
                               TDLY_DYN_SET[5]          @[ , 378],
                               TDLY_DYN_SET[6]          @[ , 380],
                               TDLY_DYN_SET[7]          @[ , 382],
//SRB_12_480

                               TX_DATA[5]               @[ ,80+286],//S_D5
                               TX_DATA[6]               @[ ,78+286],//S_D4
                               IDLY_DYN_SET[2]          @[ ,76+286],//S_D3
                               IDLY_DYN_SET[3]          @[ ,74+286],
                               BITSLIP                  @[ ,72+286],// S_D1
                               DI_FROM_SRB              @[ ,70+286],//S_D0
                               ODLY_DYN_SET[6]          @[ ,68+286],//S_C5
                               INBUF_DYN_DIS_N_I        @[ ,66+286],//S_C4
                               DYN_CLKDIVPOL            @[ ,64+286],//S_C3
                               IDLY_DYN_SET[0]          @[ ,62+286], //S_C1
                               IDLY_DYN_SET[1]          @[ ,60+286], //S_C0
                               ODLY_DYN_SET[0]          @[ ,58+286],//S_B5
                               ODLY_DYN_SET[2]          @[ ,56+286],//S_B4
                               TX_DATA[1]               @[ ,54+286],//S_B3
                               TX_DATA[2]               @[ ,52+286],//S_B2
                               UPD0_SHIFT               @[ ,50+286],//S_A5
                               UPD1_SHIFT               @[ ,48+286],//S_A4
                               IDLY_DYN_SET[6]          @[ ,46+286],//S_A3
                               IDLY_DYN_SET[7]          @[ ,44+286],
                               ICE1                     @[ ,42+286],//S_CE
                               OSR_IOLHP                @[ ,40+286], //S_RS

                               TX_DATA[7]               @[ ,8 +51+88],//A_D5
                               TCE                      @[ ,6 +51+88],//A_D4

                               IDLY_SEL                 @[ ,4 +47+88],// A_D1
                               ODLY_SEL                 @[ ,2 +47+88],//A_D0
                               TDLY_SEL                 @[ ,0 +47+88],
                               TDLY_LTH_EN_B            @[ ,45 +88],

                               ODLY_DYN_SET[7]          @[ ,8 +15+88],//A_C5
                               OCE                      @[ ,6 +15+88],//A_C4

                               ODLY_DYN_SET[5]          @[ ,4 +11+88],//A_C1
                               ODLY_DYN_SET[3]          @[ ,2 +11+88],//A_C0

                               ODLY_DYN_SET[4]          @[ ,12+23+40],//A_B5
                               ODLY_DYN_SET[1]          @[ ,10+23+40],//A_B4
                               TX_DATA[3]               @[ ,8 +23+40],//A_B3
                               TX_DATA[4]               @[ ,6 +23+40],//A_B2
                               TS_CTRL[1]               @[ ,4 +23+40],//A_B1
                               DYN_CLKPOL               @[ ,2 +23+40],//A_B0

                               TS_CTRL[0]               @[ ,10+10+19],//A_A5

                               IDLY_DYN_SET[5]          @[ ,8 +10+17],//A_A3
                               IDLY_DYN_SET[4]          @[ ,6 +10+17],//A_A2
                               MIPI_SW_DYN_I            @[ ,4 +10+17],//A_A1
                               TX_DATA[0]               @[ ,2 +10+17],//A_A0

                               ICE0                     @[ ,6-1], //A_CE
                               ISR_IOLHP                @[ ,4-1] //A_RS
                             >
              ->  [ 80, ]
                             <
                                DI                      @[14+33,],
                                DI_N                    @[12+33,],
                                DI_MIPI                 @[10+33,],
                                INBUF_DYN_DIS_N_O       @[8 +33,],
                                MIPI_SW_DYN_O           @[6 +33,],
                                DO_P                    @[4 +33,],
                                DO_N                    @[2 +33,]
                             >
              ->  [ , 0]
                             <
                                TERM                    @[ ,16+439],
                                TERM_CAS_OUT            @[ ,12+439],
                                DO_CAS_OUT              @[ ,10+439],
                                OSHIFTOUT1              @[ ,8 +439],
                                OSHIFTOUT0              @[ ,6 +439],
                                ISHIFTOUT1              @[ ,4 +439],
                                ISHIFTOUT0              @[ ,2 +439],

                                ISHIFTIN1               @[ ,14+419],
                                ISHIFTIN0               @[ ,12+419],
                                OSHIFTIN0               @[ ,10+419],
                                OSHIFTIN1               @[ ,8 +419],
                                DO_CAS_IN               @[ ,6 +419],
                                TO_CAS_IN               @[ ,4 +419],
                                TERM_CAS_IN             @[ ,2 +419],

                                RSTN_OUT                @[ ,20+379],

                                OCLKDIVB                @[ ,18+179],
                                OCLKDIV                 @[ ,16+179],
                                ICLKDIV                 @[ ,14+179],
                                OCLKB                   @[ ,12+179],
                                OCLK                    @[ ,10+179],
                                SERCLKB                 @[ ,8 +179],
                                SERCLK                  @[ ,6 +179],
                                DESCLK                  @[ ,4 +179],
                                ICLKB                   @[ ,2 +179],
                                ICLK                    @[ ,0 +179],

                                TERM_FB                 @[ , 100],
                                TBYTE_OUT               @[ , 102],
                                TERMBYTE_OUT            @[ , 104],

                                DI_TO_CLKB              @[ ,6-1],
                                OFB                     @[ ,4-1]
                             >
              ->  [ 0,  ]
                            <
                                T_BYTEIN                @[2 +30,],
                                TERM_BYTEIN             @[4 +30,],
                                IFIFO_WADDR[0]          @[6 +30,],
                                IFIFO_WADDR[1]          @[8 +30,],
                                IFIFO_WADDR[2]          @[10+30,],
                                IFIFO_RADDR[0]          @[12+30,],
                                IFIFO_RADDR[1]          @[14+30,],
                                IFIFO_RADDR[2]          @[16+30,]
                            >
                            ;

}; // symbol logsym of IOLHP

/*******************************************************************************

  Device    [IOLHP]

  Author    []

  Abstract  [The schematic schm for IOLHP]

  Revision History:

********************************************************************************/
schematic schm of IOLHP
{
    // The bounding box
    unsigned int BOX_X = 360;
    unsigned int BOX_Y = 360;
    unsigned int MARGIN = 10;
    generate ( BOX_X + MARGIN * 2 # BOX_Y + MARGIN * 2);

    // divide 6 colum & 4 row.
    unsigned int COLUM = BOX_X / 7;
    unsigned int ROW   = BOX_Y / 7;

    //
    // Layout all symbols.
    //
    // Currently, the size of instance is made the same as its symbol
    // definition. This is becasue that the port location in symbol definition has been nicely
    // aligned. If no size is specified, the relative location of ports is preserved.
    //

    unsigned int COLUM1  = MARGIN + 30;
    unsigned int COLUM2  = COLUM1 + COLUM;
    unsigned int COLUM3  = COLUM2 + COLUM + 5;
    unsigned int COLUM4  = COLUM3 + COLUM - 18;
    unsigned int COLUM5  = COLUM4 + COLUM - 24;
    unsigned int COLUM6  = COLUM5 + COLUM - 14;
    unsigned int COLUM7  = COLUM6 + COLUM - 10;
    unsigned int COLUM8  = COLUM7 + COLUM;

    unsigned int ROW1  = MARGIN + 20;
    unsigned int ROW2  = ROW1 + ROW;
    unsigned int ROW3  = ROW2 + ROW;
    unsigned int ROW4  = ROW3 + ROW;
    unsigned int ROW5  = ROW4 + ROW;
    unsigned int ROW6  = ROW5 + ROW;
    unsigned int ROW7  = ROW6 + ROW;

    //ROW 6
    unsigned int XIOLHP_IL_CLKGEN_X = COLUM1;
    unsigned int XIOLHP_IL_CLKGEN_Y = ROW5 + 4;

    unsigned int XIREG_IDDR_HP_X       = COLUM2;
    unsigned int XIREG_IDDR_HP_Y       = XIOLHP_IL_CLKGEN_Y - 4;

    unsigned int ISRMUX_X           = XIOLHP_IL_CLKGEN_X;
    unsigned int ISRMUX_Y           = XIOLHP_IL_CLKGEN_Y + 37;

    unsigned int M2MUX_X       = COLUM3       ;
    unsigned int M2MUX_Y       = XIREG_IDDR_HP_Y ;
    unsigned int M1MUX_X       = M2MUX_X       ;
    unsigned int M1MUX_Y       = M2MUX_Y + 20;
    unsigned int M0MUX_X       = M2MUX_X      ;
    unsigned int M0MUX_Y       = M2MUX_Y + 40;

    unsigned int M2_REGMUX_X   = COLUM4         ;
    unsigned int M2_REGMUX_Y   = M2MUX_Y + 2    ;
    unsigned int M1_REGMUX_X   = M2_REGMUX_X    ;
    unsigned int M1_REGMUX_Y   = M1MUX_Y + 2    ;
    unsigned int M0_REGMUX_X   = M2_REGMUX_X    ;
    unsigned int M0_REGMUX_Y   = M0MUX_Y  + 2   ;

    unsigned int M3_REGMUX_X   = COLUM7         ;
    unsigned int M3_REGMUX_Y   = M2MUX_Y  - 5   ;


    unsigned int CLKMUX_X      = COLUM7 + 20;
    unsigned int CLKMUX_Y      = M2_REGMUX_Y + 9;

    unsigned int XIOLHP_ZHOLD_X = COLUM6 - 14;
    unsigned int XIOLHP_ZHOLD_Y = M1MUX_Y;

    unsigned int XIOLHP_IDLY_X = COLUM5;
    unsigned int XIOLHP_IDLY_Y = XIOLHP_IL_CLKGEN_Y - 24;

    unsigned int ZHOLDMUX1_X   = COLUM5;
    unsigned int ZHOLDMUX1_Y   = M2_REGMUX_Y + 1;

    unsigned int ZHOLDMUX0_X   = COLUM5;
    unsigned int ZHOLDMUX0_Y   = M1_REGMUX_Y + 5;

    unsigned int DIMUX2_X      = COLUM7;
    unsigned int DIMUX2_Y      = M1MUX_Y;
    unsigned int DIMUX0_X      = COLUM7;
    unsigned int DIMUX0_Y      = M0MUX_Y + 7;



    unsigned int DIMUX1_X      = DIMUX2_X - 14;
    unsigned int DIMUX1_Y      = DIMUX2_Y + 14;

    //ROW 4
    unsigned int OSRMUX_X      = COLUM1 + 6;
    unsigned int OSRMUX_Y      = ROW3 - 14;

    unsigned int XTREG_TDDR_HP_X = COLUM2;
    unsigned int XTREG_TDDR_HP_Y = OSRMUX_Y + 3;

    unsigned int TFBMUX_X      = COLUM3 + 20;
    unsigned int TFBMUX_Y      = XTREG_TDDR_HP_Y + 5;

    unsigned int TOMUX_X       = COLUM5;
    unsigned int TOMUX_Y       = TFBMUX_Y;


    unsigned int TERM_FBMUX_X  = TFBMUX_X ;
    unsigned int TERM_FBMUX_Y  = XTREG_TDDR_HP_Y + 38;

    unsigned int TERMMUX_X     = COLUM4;
    unsigned int TERMMUX_Y     = TERM_FBMUX_Y - 4;

    //ROW 2

    unsigned int XIOLHP_OL_CLKGEN_X = COLUM1;
    unsigned int XIOLHP_OL_CLKGEN_Y = ROW1 + 54;

    unsigned int XOREG_ODDR_HP_X = COLUM2;
    unsigned int XOREG_ODDR_HP_Y = XIOLHP_OL_CLKGEN_Y - 38;

    unsigned int DO_RMUX_X     = COLUM3;
    unsigned int DO_RMUX_Y     = XOREG_ODDR_HP_Y + 50;

    unsigned int OFBMUX_X      = COLUM4;
    unsigned int OFBMUX_Y      = DO_RMUX_Y - 5    ;

    unsigned int XIOLHP_ODLY_X = COLUM5;
    unsigned int XIOLHP_ODLY_Y = DO_RMUX_Y - 30 ;

    unsigned int DO_CASMUX_X   = COLUM7;
    unsigned int DO_CASMUX_Y   = XIOLHP_ODLY_Y + 8;

    unsigned int DO_OUTMUX_X   = DO_CASMUX_X + 14;
    unsigned int DO_OUTMUX_Y   = DO_CASMUX_Y + 2;

    unsigned int DO_NMUX_X     = DO_OUTMUX_X + 20;
    unsigned int DO_NMUX_Y     = DO_OUTMUX_Y + 3;

    unsigned int DO_PMUX_X     = DO_NMUX_X;
    unsigned int DO_PMUX_Y     = DO_OUTMUX_Y + 16;


    //add by liqiang

    unsigned int TERM_CAS_OUTMUX_X = COLUM3;
    unsigned int TERM_CAS_OUTMUX_Y = TERM_FBMUX_Y + 1;

    unsigned int TO_CAS_OUTMUX_X = COLUM4 + 10;
    unsigned int TO_CAS_OUTMUX_Y = TFBMUX_Y;

    unsigned int TBYTE_OUTMUX_X = COLUM3;
    unsigned int TBYTE_OUTMUX_Y = XTREG_TDDR_HP_Y - 6;

    unsigned int XIOLHP_TDLY_X = COLUM5;
    unsigned int XIOLHP_TDLY_Y = ROW7;
    
    unsigned int TERMBYTE_MUX_X = COLUM3;
    unsigned int TERMBYTE_MUX_Y = XTREG_TDDR_HP_Y + 16;

    device MUX2TO1_P_HP ( symbol logsym_w ) DIMUX0
        @[DIMUX0_X, DIMUX0_Y];

    device MUX2TO1_HP   ( symbol logsym_w1 )  DIMUX1
        @[DIMUX1_X, DIMUX1_Y];

    device MUX2TO1_P_HP ( symbol logsym_w )  DIMUX2
        @[DIMUX2_X, DIMUX2_Y];

    device MUX2TO1_HP   ( symbol logsym_w )  ZHOLDMUX0
        @[ZHOLDMUX0_X, ZHOLDMUX0_Y];
        "O" @[(<pin DIN1 of <instance ZHOLDMUX0>>)#|, (<pin DIN1 of <instance ZHOLDMUX0>>)#-];

    device MUX2TO1_HP   ( symbol logsym_w )  ZHOLDMUX1
        @[ZHOLDMUX1_X, ZHOLDMUX1_Y];
        "O" @[(<pin DIN1 of <instance ZHOLDMUX1>>)#|, (<pin DIN1 of <instance ZHOLDMUX1>>)#-];

    device MUX2TO1_HP   ( symbol logsym_w1 )  CLKMUX
        @[CLKMUX_X, CLKMUX_Y];
        "1'b0" @[(<pin DIN0 of <instance CLKMUX>>)#| + 3, <pin DIN0 of <instance CLKMUX>>#-];
        line lnCLKMUX
             <pin DIN0 of <instance CLKMUX>> ->
             [<pin DIN0 of <instance CLKMUX>>#| + 2, <pin DIN0 of <instance CLKMUX>>#-];

    device MUX4TO1_N_HP ( symbol logsym_w2 )  M0_REGMUX
        @[M0_REGMUX_X, M0_REGMUX_Y];

    device MUX4TO1_HP   ( symbol logsym_w3 )  M1_REGMUX
        @[M1_REGMUX_X, M1_REGMUX_Y];

    device MUX4TO1_HP   ( symbol logsym_w1 )  M2_REGMUX
        @[M2_REGMUX_X, M2_REGMUX_Y];

    device MUX4TO1_HP   ( symbol logsym_w )  M3_REGMUX
        @[M3_REGMUX_X, M3_REGMUX_Y];
        "1'b0" @[(<pin DIN3 of <instance M3_REGMUX>>)#| + 3, <pin DIN3 of <instance M3_REGMUX>>#-];
        line lnM3_REGMUX
             <pin DIN3 of <instance M3_REGMUX>> ->
             [<pin DIN3 of <instance M3_REGMUX>>#| + 2, <pin DIN3 of <instance M3_REGMUX>>#-];

    device MUX3TO1_N_HP ( symbol logsym_w )  M0MUX
        @[M0MUX_X, M0MUX_Y];

    device MUX3TO1_HP   ( symbol logsym_w )  M1MUX
        @[M1MUX_X, M1MUX_Y];

    device MUX3TO1_HP   ( symbol logsym_w )  M2MUX
        @[M2MUX_X, M2MUX_Y];

    device IOLHP_IL_CLKGEN ( symbol logsym ) XIOLHP_IL_CLKGEN
        @[XIOLHP_IL_CLKGEN_X, XIOLHP_IL_CLKGEN_Y];

    device IREG_IDDR_HP ( symbol logsym ) XIREG_IDDR_HP
        @[XIREG_IDDR_HP_X, XIREG_IDDR_HP_Y];

    device MUX2TO1_P_HP ( symbol logsym )  DO_RMUX
        @[DO_RMUX_X, DO_RMUX_Y];

    device MUX2TO1_HP   ( symbol logsym_e1 )  DO_CASMUX
        @[DO_CASMUX_X, DO_CASMUX_Y];

    device MUX2TO1_HP   ( symbol logsym_e1 )  DO_OUTMUX
        @[DO_OUTMUX_X, DO_OUTMUX_Y];
         "O" @[(<pin DIN1 of <instance DO_OUTMUX>>)#|, (<pin DIN1 of <instance DO_OUTMUX>>)#-];

    device MUX2TO1_P1_HP ( symbol logsym )  DO_PMUX
        @[DO_PMUX_X, DO_PMUX_Y];
        "1'b0" @[(<pin DIN1 of <instance DO_PMUX>>)#| - 6, <pin DIN1 of <instance DO_PMUX>>#-];
        line lnDO_PMUX
             <pin DIN1 of <instance DO_PMUX>> ->
             [<pin DIN1 of <instance DO_PMUX>>#| - 2, <pin DIN1 of <instance DO_PMUX>>#-];

    device MUX2TO1_P1_HP ( symbol logsym )  DO_NMUX
        @[DO_NMUX_X, DO_NMUX_Y];
        "1'b1" @[(<pin DIN1 of <instance DO_NMUX>>)#| - 6, <pin DIN1 of <instance DO_NMUX>>#-];
        line lnDO_NMUX
             <pin DIN1 of <instance DO_NMUX>> ->
             [<pin DIN1 of <instance DO_NMUX>>#| - 2, <pin DIN1 of <instance DO_NMUX>>#-];

    device MUX2TO1_HP   ( symbol logsym )  OSRMUX
        @[OSRMUX_X, OSRMUX_Y];
        "O" @[(<pin DIN1 of <instance OSRMUX>>)#|, (<pin DIN1 of <instance OSRMUX>>)#-];

    device MUX2TO1_HP   ( symbol logsym )  ISRMUX
        @[ISRMUX_X, ISRMUX_Y];
        "O" @[(<pin DIN1 of <instance ISRMUX>>)#|, (<pin DIN1 of <instance ISRMUX>>)#-];

    device MUX2TO1_HP   ( symbol logsym )  TERM_CAS_OUTMUX
        @[TERM_CAS_OUTMUX_X, TERM_CAS_OUTMUX_Y];

    device MUX2TO1_HP   ( symbol logsym )  TERMMUX
        @[TERMMUX_X, TERMMUX_Y];

    device MUX2TO1_HP   ( symbol logsym )  TFBMUX
        @[TFBMUX_X, TFBMUX_Y];

    device MUX2TO1_HP   ( symbol logsym )  TO_CAS_OUTMUX
        @[TO_CAS_OUTMUX_X, TO_CAS_OUTMUX_Y];

    device MUX2TO1_HP   ( symbol logsym )  TOMUX
        @[TOMUX_X, TOMUX_Y];

    device MUX4TO1_P_HP ( symbol logsym )  OFBMUX
        @[OFBMUX_X, OFBMUX_Y];
        "1'b0" @[(<pin DIN3 of <instance OFBMUX>>)#| - 3, <pin DIN3 of <instance OFBMUX>>#-];
        line lnOFBMUX
             <pin DIN3 of <instance OFBMUX>> ->
             [<pin DIN3 of <instance OFBMUX>>#| - 2, <pin DIN3 of <instance OFBMUX>>#-];

    device MUX4TO1_HP   ( symbol logsym )  TERM_FBMUX
        @[TERM_FBMUX_X, TERM_FBMUX_Y];
        "1'b0" @[(<pin DIN3 of <instance TERM_FBMUX>>)#| - 3, <pin DIN3 of <instance TERM_FBMUX>>#-];
        line lnTERM_FBMUX
             <pin DIN3 of <instance TERM_FBMUX>> ->
             [<pin DIN3 of <instance TERM_FBMUX>>#| - 2, <pin DIN3 of <instance TERM_FBMUX>>#-];

    device MUX4TO1_HP   ( symbol logsym )  TBYTE_OUTMUX
        @[TBYTE_OUTMUX_X, TBYTE_OUTMUX_Y];
        "1'b0" @[(<pin DIN3 of <instance TBYTE_OUTMUX>>)#| - 3, <pin DIN3 of <instance TBYTE_OUTMUX>>#-];
        line lnTBYTE_OUTMUX
             <pin DIN3 of <instance TBYTE_OUTMUX>> ->
             [<pin DIN3 of <instance TBYTE_OUTMUX>>#| - 2, <pin DIN3 of <instance TBYTE_OUTMUX>>#-];

    device IOLHP_OL_CLKGEN ( symbol logsym ) XIOLHP_OL_CLKGEN
        @[XIOLHP_OL_CLKGEN_X, XIOLHP_OL_CLKGEN_Y];

    device OREG_ODDR_HP ( symbol logsym ) XOREG_ODDR_HP
        @[XOREG_ODDR_HP_X, XOREG_ODDR_HP_Y];

    device TREG_TDDR_HP ( symbol logsym )  XTREG_TDDR_HP
        @[XTREG_TDDR_HP_X, XTREG_TDDR_HP_Y];

    device IOLHP_IDLY ( symbol logsym ) XIOLHP_IDLY
        @[XIOLHP_IDLY_X, XIOLHP_IDLY_Y];

    device IOLHP_ODLY ( symbol logsym ) XIOLHP_ODLY
        @[XIOLHP_ODLY_X, XIOLHP_ODLY_Y];

    device IOLHP_TDLY ( symbol logsym ) XIOLHP_TDLY
        @[XIOLHP_TDLY_X, XIOLHP_TDLY_Y];

    device IOLHP_ZHOLD ( symbol logsym ) XIOLHP_ZHOLD
        @[XIOLHP_ZHOLD_X, XIOLHP_ZHOLD_Y];
        
    device MUX2TO1_P2_HP ( symbol logsym ) TERMBYTE_MUX
        @[TERMBYTE_MUX_X, TERMBYTE_MUX_Y];    
    

    //
    // All device has been drawn. Now map the graphical object to the corresponding object
    // in the logic structure netlist
    //

    map (
            <instance DIMUX0                  >       => <instance DIMUX0                   of device IOLHP (structure netlist)> ,
            <instance DIMUX1                  >       => <instance DIMUX1                   of device IOLHP (structure netlist)> ,
            <instance DIMUX2                  >       => <instance DIMUX2                   of device IOLHP (structure netlist)> ,
            <instance ZHOLDMUX0               >       => <instance ZHOLDMUX0                of device IOLHP (structure netlist)> ,
            <instance ZHOLDMUX1               >       => <instance ZHOLDMUX1                of device IOLHP (structure netlist)> ,
            <instance CLKMUX                  >       => <instance CLKMUX                   of device IOLHP (structure netlist)> ,
            <instance M0_REGMUX               >       => <instance M0_REGMUX                of device IOLHP (structure netlist)> ,
            <instance M1_REGMUX               >       => <instance M1_REGMUX                of device IOLHP (structure netlist)> ,
            <instance M2_REGMUX               >       => <instance M2_REGMUX                of device IOLHP (structure netlist)> ,
            <instance M3_REGMUX               >       => <instance M3_REGMUX                of device IOLHP (structure netlist)> ,
            <instance M0MUX                   >       => <instance M0MUX                    of device IOLHP (structure netlist)> ,
            <instance M1MUX                   >       => <instance M1MUX                    of device IOLHP (structure netlist)> ,
            <instance M2MUX                   >       => <instance M2MUX                    of device IOLHP (structure netlist)> ,
            <instance XIOLHP_IL_CLKGEN        >       => <instance XIOLHP_IL_CLKGEN         of device IOLHP (structure netlist)> ,
            <instance XIREG_IDDR_HP           >       => <instance XIREG_IDDR_HP            of device IOLHP (structure netlist)> ,
            <instance DO_RMUX                 >       => <instance DO_RMUX                  of device IOLHP (structure netlist)> ,
            <instance DO_CASMUX               >       => <instance DO_CASMUX                of device IOLHP (structure netlist)> ,
            <instance DO_OUTMUX               >       => <instance DO_OUTMUX                of device IOLHP (structure netlist)> ,
            <instance DO_PMUX                 >       => <instance DO_PMUX                  of device IOLHP (structure netlist)> ,
            <instance DO_NMUX                 >       => <instance DO_NMUX                  of device IOLHP (structure netlist)> ,
            <instance OSRMUX                  >       => <instance OSRMUX                   of device IOLHP (structure netlist)> ,
            <instance ISRMUX                  >       => <instance ISRMUX                   of device IOLHP (structure netlist)> ,
            <instance TERM_CAS_OUTMUX         >       => <instance TERM_CAS_OUTMUX          of device IOLHP (structure netlist)> ,
            <instance TERMMUX                 >       => <instance TERMMUX                  of device IOLHP (structure netlist)> ,
            <instance TFBMUX                  >       => <instance TFBMUX                   of device IOLHP (structure netlist)> ,
            <instance TO_CAS_OUTMUX           >       => <instance TO_CAS_OUTMUX            of device IOLHP (structure netlist)> ,
            <instance TOMUX                   >       => <instance TOMUX                    of device IOLHP (structure netlist)> ,
            <instance OFBMUX                  >       => <instance OFBMUX                   of device IOLHP (structure netlist)> ,
            <instance TERM_FBMUX              >       => <instance TERM_FBMUX               of device IOLHP (structure netlist)> ,
            <instance TBYTE_OUTMUX            >       => <instance TBYTE_OUTMUX             of device IOLHP (structure netlist)> ,
            <instance XIOLHP_OL_CLKGEN        >       => <instance XIOLHP_OL_CLKGEN         of device IOLHP (structure netlist)> ,
            <instance XOREG_ODDR_HP           >       => <instance XOREG_ODDR_HP            of device IOLHP (structure netlist)> ,
            <instance XTREG_TDDR_HP           >       => <instance XTREG_TDDR_HP            of device IOLHP (structure netlist)> ,
            <instance XIOLHP_IDLY             >       => <instance XIOLHP_IDLY              of device IOLHP (structure netlist)> ,
            <instance XIOLHP_ODLY             >       => <instance XIOLHP_ODLY              of device IOLHP (structure netlist)> ,
            <instance XIOLHP_TDLY             >       => <instance XIOLHP_TDLY              of device IOLHP (structure netlist)> ,
            <instance XIOLHP_ZHOLD            >       => <instance XIOLHP_ZHOLD             of device IOLHP (structure netlist)>
        );

    //
    // Layout all ports.
    //
    // Since ports drive or are driven by pins of symbol instance, derive the port
    // location from those pins
    //

    // the top port

    unsigned int PORT_LEFT   = MARGIN;
    unsigned int PORT_BUTTOM = MARGIN;
    unsigned int PORT_TOP    = BOX_Y - MARGIN;
    unsigned int PORT_RIGHT  = BOX_X - MARGIN;

    port    DI                   @[ PORT_RIGHT  , <pin DIN1  of <instance DIMUX0>>#-];            // pragma PAP_UI_ORIENTATION="EAST"
    port    DI_N                 @[ PORT_RIGHT  , <pin DIN0  of <instance DIMUX0>>#- ];           // pragma PAP_UI_ORIENTATION="EAST"
    port    DI_MIPI              @[ PORT_RIGHT  , <pin DIN1  of <instance DIMUX1>>#-];            // pragma PAP_UI_ORIENTATION="EAST"
    port    DI_FROM_SRB          @[ PORT_RIGHT  , <pin DIN1  of <instance M3_REGMUX>>#- ];        // pragma PAP_UI_ORIENTATION="EAST"
    port    ISHIFTIN0            @[ <pin ISHIFTIN0  of <instance XIREG_IDDR_HP>>#|  , PORT_TOP];     // pragma PAP_UI_ORIENTATION="NORTH"
    port    ISHIFTIN1            @[ <pin ISHIFTIN1  of <instance XIREG_IDDR_HP>>#|  , PORT_TOP];     // pragma PAP_UI_ORIENTATION="NORTH"
    port    BITSLIP              @[ PORT_LEFT  , <pin BITSLIP    of <instance XIREG_IDDR_HP>>#-];

    port    IFIFO_WADDR[0]       @[ PORT_LEFT  , <pin IFIFO_WADDR[0] of <instance XIREG_IDDR_HP>>#- - 6];  // pragma PAP_UI_ORIENTATION="WEST"
    port    IFIFO_WADDR[1]       @[ PORT_LEFT  , <pin IFIFO_WADDR[1] of <instance XIREG_IDDR_HP>>#- - 12];  // pragma PAP_UI_ORIENTATION="WEST"
    port    IFIFO_WADDR[2]       @[ PORT_LEFT  , <pin IFIFO_WADDR[2] of <instance XIREG_IDDR_HP>>#- - 18];  // pragma PAP_UI_ORIENTATION="WEST"
    port    IFIFO_RADDR[0]       @[ PORT_LEFT  , <pin IFIFO_RADDR[0] of <instance XIREG_IDDR_HP>>#- - 24];  // pragma PAP_UI_ORIENTATION="WEST"
    port    IFIFO_RADDR[1]       @[ PORT_LEFT  , <pin IFIFO_RADDR[1] of <instance XIREG_IDDR_HP>>#- - 30];  // pragma PAP_UI_ORIENTATION="WEST"
    port    IFIFO_RADDR[2]       @[ PORT_LEFT  , <pin IFIFO_RADDR[2] of <instance XIREG_IDDR_HP>>#- - 36];  // pragma PAP_UI_ORIENTATION="WEST"
    port    ISR_IOLHP            @[ PORT_LEFT  , <pin DIN0  of <instance ISRMUX>>#-];
    port    ICE0                 @[ PORT_LEFT  , <pin ICE0 of <instance XIREG_IDDR_HP>>#-];
    port    ICE1                 @[ PORT_LEFT  , <pin ICE1 of <instance XIREG_IDDR_HP>>#-];
    port    IDLY_SEL             @[ PORT_RIGHT  , <pin IDLY_SEL  of <instance XIOLHP_IDLY>>#-]; // pragma PAP_UI_ORIENTATION="EAST"
    port    IDLY_DYN_SET[0]      @[ PORT_RIGHT  , <pin IDLY_DYN_SET[0]  of <instance XIOLHP_IDLY>>#- - 34];  // pragma PAP_UI_ORIENTATION="EAST"
    port    IDLY_DYN_SET[1]      @[ PORT_RIGHT  , <pin IDLY_DYN_SET[1]  of <instance XIOLHP_IDLY>>#- - 30];  // pragma PAP_UI_ORIENTATION="EAST"
    port    IDLY_DYN_SET[2]      @[ PORT_RIGHT  , <pin IDLY_DYN_SET[2]  of <instance XIOLHP_IDLY>>#- - 26];  // pragma PAP_UI_ORIENTATION="EAST"
    port    IDLY_DYN_SET[3]      @[ PORT_RIGHT  , <pin IDLY_DYN_SET[3]  of <instance XIOLHP_IDLY>>#- - 22];  // pragma PAP_UI_ORIENTATION="EAST"
    port    IDLY_DYN_SET[4]      @[ PORT_RIGHT  , <pin IDLY_DYN_SET[4]  of <instance XIOLHP_IDLY>>#- - 18];  // pragma PAP_UI_ORIENTATION="EAST"
    port    IDLY_DYN_SET[5]      @[ PORT_RIGHT  , <pin IDLY_DYN_SET[5]  of <instance XIOLHP_IDLY>>#- - 14];  // pragma PAP_UI_ORIENTATION="EAST"
    port    IDLY_DYN_SET[6]      @[ PORT_RIGHT  , <pin IDLY_DYN_SET[6]  of <instance XIOLHP_IDLY>>#- - 10];  // pragma PAP_UI_ORIENTATION="EAST"
    port    IDLY_DYN_SET[7]      @[ PORT_RIGHT  , <pin IDLY_DYN_SET[7]  of <instance XIOLHP_IDLY>>#- -  6];  // pragma PAP_UI_ORIENTATION="EAST"

    port    DYN_CLKPOL           @[ PORT_LEFT  , <pin DYN_CLKPOL    of <instance XIOLHP_IL_CLKGEN>>#-];    //ports of IOLHP_il_clkgen && IOLHP_ol_clkgen
    port    DYN_CLKDIVPOL        @[ PORT_LEFT  , <pin DYN_CLKDIVPOL of <instance XIOLHP_IL_CLKGEN>>#-];
    port    ICLK                 @[ PORT_LEFT  , <pin ICLK    of <instance XIOLHP_IL_CLKGEN>>#-];
    port    ICLKB                @[ PORT_LEFT  , <pin ICLKB   of <instance XIOLHP_IL_CLKGEN>>#-];
    port    DESCLK               @[ PORT_LEFT  , <pin DESCLK  of <instance XIOLHP_IL_CLKGEN>>#-];
    port    SERCLK               @[ PORT_LEFT  , <pin SERCLK      of <instance XIOLHP_OL_CLKGEN>>#-];
    port    SERCLKB              @[ PORT_LEFT  , <pin SERCLKB     of <instance XIOLHP_OL_CLKGEN>>#-];
    port    OCLK                 @[ PORT_LEFT  , <pin OCLK     of <instance XIOLHP_OL_CLKGEN>>#-];
    port    OCLKB                @[ PORT_LEFT  , <pin OCLKB    of <instance XIOLHP_OL_CLKGEN>>#-];
    port    ICLKDIV              @[ PORT_LEFT  , <pin ICLKDIV  of <instance XIOLHP_IL_CLKGEN>>#-];
    port    OCLKDIV              @[ PORT_LEFT  , <pin OCLKDIV     of <instance XIOLHP_OL_CLKGEN>>#-];
    port    OCLKDIVB             @[ PORT_LEFT  , <pin OCLKDIVB    of <instance XIOLHP_OL_CLKGEN>>#-];

    port    TX_DATA[0]           @[ PORT_LEFT  , <pin TX_DATA[0]   of <instance XOREG_ODDR_HP>>#-];  //ports of IOLHP_ol_oreg_oddr
    port    TX_DATA[1]           @[ PORT_LEFT  , <pin TX_DATA[1]   of <instance XOREG_ODDR_HP>>#-];
    port    TX_DATA[2]           @[ PORT_LEFT  , <pin TX_DATA[2]   of <instance XOREG_ODDR_HP>>#-];
    port    TX_DATA[3]           @[ PORT_LEFT  , <pin TX_DATA[3]   of <instance XOREG_ODDR_HP>>#-];
    port    TX_DATA[4]           @[ PORT_LEFT  , <pin TX_DATA[4]   of <instance XOREG_ODDR_HP>>#-];
    port    TX_DATA[5]           @[ PORT_LEFT  , <pin TX_DATA[5]   of <instance XOREG_ODDR_HP>>#-];
    port    TX_DATA[6]           @[ PORT_LEFT  , <pin TX_DATA[6]   of <instance XOREG_ODDR_HP>>#-];
    port    TX_DATA[7]           @[ PORT_LEFT  , <pin TX_DATA[7]   of <instance XOREG_ODDR_HP>>#-];

    port    OSHIFTIN0            @[ <pin OSHIFTIN0   of <instance XOREG_ODDR_HP>>#| , PORT_BUTTOM ];   // pragma PAP_UI_ORIENTATION="SOUTH"
    port    OSHIFTIN1            @[ <pin OSHIFTIN1   of <instance XOREG_ODDR_HP>>#| , PORT_BUTTOM ];   // pragma PAP_UI_ORIENTATION="SOUTH"

    port    OSR_IOLHP            @[ PORT_LEFT   , <pin DIN0  of <instance OSRMUX>>#-];
    port    OCE                  @[ PORT_LEFT  , <pin OCE          of <instance XOREG_ODDR_HP>>#-];
    port    UPD0_SHIFT           @[ PORT_LEFT  , <pin UPD0_SHIFT   of <instance XOREG_ODDR_HP>>#-];
    port    UPD1_SHIFT           @[ PORT_LEFT  , <pin UPD1_SHIFT   of <instance XOREG_ODDR_HP>>#-];
    port    DO_CAS_IN            @[ PORT_RIGHT  , <pin DIN1   of <instance DO_OUTMUX>>#- - 4 ]; // pragma PAP_UI_ORIENTATION="EAST"
    port    ODLY_SEL             @[ PORT_RIGHT  , <pin ODLY_SEL  of <instance XIOLHP_ODLY>>#- - 4]; // pragma PAP_UI_ORIENTATION="EAST"
    port    ODLY_DYN_SET[0]      @[ PORT_RIGHT  , <pin ODLY_DYN_SET[0]  of <instance XIOLHP_ODLY>>#- - 36];  // pragma PAP_UI_ORIENTATION="EAST"
    port    ODLY_DYN_SET[1]      @[ PORT_RIGHT  , <pin ODLY_DYN_SET[1]  of <instance XIOLHP_ODLY>>#- - 32];  // pragma PAP_UI_ORIENTATION="EAST"
    port    ODLY_DYN_SET[2]      @[ PORT_RIGHT  , <pin ODLY_DYN_SET[2]  of <instance XIOLHP_ODLY>>#- - 28];  // pragma PAP_UI_ORIENTATION="EAST"
    port    ODLY_DYN_SET[3]      @[ PORT_RIGHT  , <pin ODLY_DYN_SET[3]  of <instance XIOLHP_ODLY>>#- - 24];  // pragma PAP_UI_ORIENTATION="EAST"
    port    ODLY_DYN_SET[4]      @[ PORT_RIGHT  , <pin ODLY_DYN_SET[4]  of <instance XIOLHP_ODLY>>#- - 20];  // pragma PAP_UI_ORIENTATION="EAST"
    port    ODLY_DYN_SET[5]      @[ PORT_RIGHT  , <pin ODLY_DYN_SET[5]  of <instance XIOLHP_ODLY>>#- - 16];  // pragma PAP_UI_ORIENTATION="EAST"
    port    ODLY_DYN_SET[6]      @[ PORT_RIGHT  , <pin ODLY_DYN_SET[6]  of <instance XIOLHP_ODLY>>#- - 12];  // pragma PAP_UI_ORIENTATION="EAST"
    port    ODLY_DYN_SET[7]      @[ PORT_RIGHT  , <pin ODLY_DYN_SET[7]  of <instance XIOLHP_ODLY>>#- -  8];  // pragma PAP_UI_ORIENTATION="EAST"
    port    INBUF_DYN_DIS_N_I    @[ PORT_LEFT  , <pin DIN0 of <instance TERM_FBMUX>>#- + 10];         // pragma PAP_UI_ORIENTATION="WEST"

    port    MIPI_SW_DYN_I        @[ PORT_RIGHT  , <pin MIPI_I   of <instance OFBMUX>>#- + 3];  // pragma PAP_UI_ORIENTATION="EAST"

    port    TS_CTRL[0]           @[ PORT_LEFT  , <pin DIN0 of <instance TERM_FBMUX>>#-];  //ports  of IOLHP_tl_treg_tddr
    port    TS_CTRL[1]           @[ PORT_LEFT  , <pin TS_CTRL[1] of <instance  XTREG_TDDR_HP>>#-];
    port    TS_CTRL[2]           @[ PORT_LEFT  , <pin TS_CTRL[2] of <instance  XTREG_TDDR_HP>>#-];
    port    TS_CTRL[3]           @[ PORT_LEFT  , <pin TS_CTRL[3] of <instance  XTREG_TDDR_HP>>#-];
    port    TS_CTRL[4]           @[ PORT_LEFT  , <pin TS_CTRL[4] of <instance  XTREG_TDDR_HP>>#-];
    port    TS_CTRL[5]           @[ PORT_LEFT  , <pin TS_CTRL[5] of <instance  XTREG_TDDR_HP>>#-];
    port    TS_CTRL[6]           @[ PORT_LEFT  , <pin TS_CTRL[6] of <instance  XTREG_TDDR_HP>>#-];
    port    TS_CTRL[7]           @[ PORT_LEFT  , <pin TS_CTRL[7] of <instance  XTREG_TDDR_HP>>#-];


    port    TCE                  @[ PORT_LEFT   , <pin TCE        of <instance XTREG_TDDR_HP>>#-];
    port    TERM_BYTEIN          @[ PORT_RIGHT  , <pin DIN1       of <instance TERM_FBMUX>>#- + 8];  // pragma PAP_UI_ORIENTATION="EAST"
    port    T_BYTEIN             @[ PORT_RIGHT  , <pin DIN1       of <instance TFBMUX>>#-  + 8];  // pragma PAP_UI_ORIENTATION="EAST"
    port    TO_CAS_IN            @[ PORT_RIGHT  , <pin DIN1       of <instance TOMUX>>#- + 4];        // pragma PAP_UI_ORIENTATION="EAST"
    port    TERM_CAS_IN          @[ PORT_RIGHT  , <pin DIN1       of <instance TERMMUX>>#- + 3]; // pragma PAP_UI_ORIENTATION="EAST"

    port    TDLY_DYN_SET[0]      @[ PORT_RIGHT  , <pin TDLY_DYN_SET[0]  of <instance XIOLHP_TDLY>>#- - 27];  // pragma PAP_UI_ORIENTATION="EAST"
    port    TDLY_DYN_SET[1]      @[ PORT_RIGHT  , <pin TDLY_DYN_SET[1]  of <instance XIOLHP_TDLY>>#- - 24];  // pragma PAP_UI_ORIENTATION="EAST"
    port    TDLY_DYN_SET[2]      @[ PORT_RIGHT  , <pin TDLY_DYN_SET[2]  of <instance XIOLHP_TDLY>>#- - 21];  // pragma PAP_UI_ORIENTATION="EAST"
    port    TDLY_DYN_SET[3]      @[ PORT_RIGHT  , <pin TDLY_DYN_SET[3]  of <instance XIOLHP_TDLY>>#- - 18];  // pragma PAP_UI_ORIENTATION="EAST"
    port    TDLY_DYN_SET[4]      @[ PORT_RIGHT  , <pin TDLY_DYN_SET[4]  of <instance XIOLHP_TDLY>>#- - 15];  // pragma PAP_UI_ORIENTATION="EAST"
    port    TDLY_DYN_SET[5]      @[ PORT_RIGHT  , <pin TDLY_DYN_SET[5]  of <instance XIOLHP_TDLY>>#- - 12];  // pragma PAP_UI_ORIENTATION="EAST"
    port    TDLY_DYN_SET[6]      @[ PORT_RIGHT  , <pin TDLY_DYN_SET[6]  of <instance XIOLHP_TDLY>>#- - 9];  // pragma PAP_UI_ORIENTATION="EAST"
    port    TDLY_DYN_SET[7]      @[ PORT_RIGHT  , <pin TDLY_DYN_SET[7]  of <instance XIOLHP_TDLY>>#- - 6];  // pragma PAP_UI_ORIENTATION="EAST"
    port    TDLY_SEL             @[ PORT_RIGHT  , <pin TDLY_SEL         of <instance XIOLHP_TDLY>>#-]; // pragma PAP_UI_ORIENTATION="EAST"


    port    TDLY_LTH_EN_B        @[ <pin TDLY_LTH_EN_B  of <instance XIOLHP_TDLY>>#| - 10 , PORT_TOP]; // pragma PAP_UI_ORIENTATION="NORTH"

    //output port
    port    ISHIFTOUT0           @[ <pin ISHIFTOUT0   of <instance XIREG_IDDR_HP>>#| , PORT_TOP ];   // pragma PAP_UI_ORIENTATION="NORTH"
    port    ISHIFTOUT1           @[ <pin ISHIFTOUT1   of <instance XIREG_IDDR_HP>>#| , PORT_TOP ];   // pragma PAP_UI_ORIENTATION="NORTH"
    port    DI_TO_CLKB           @[ PORT_RIGHT  , <pin DOUT  of <instance M0MUX>>#- + 14];
    port    DI_TO_CLK            @[ PORT_RIGHT  , <port DI_TO_CLKB>#- + 6]               ;

    port    RX_DATA[0]           @[ PORT_LEFT  , <pin RX_DATA[0]    of <instance XIREG_IDDR_HP>>#-];   // pragma PAP_UI_ORIENTATION="WEST"
    port    RX_DATA[1]           @[ PORT_LEFT  , <pin RX_DATA[1]    of <instance XIREG_IDDR_HP>>#-];   // pragma PAP_UI_ORIENTATION="WEST"
    port    RX_DATA[2]           @[ PORT_LEFT  , <pin RX_DATA[2]    of <instance XIREG_IDDR_HP>>#-];   // pragma PAP_UI_ORIENTATION="WEST"
    port    RX_DATA[3]           @[ PORT_LEFT  , <pin RX_DATA[3]    of <instance XIREG_IDDR_HP>>#-];   // pragma PAP_UI_ORIENTATION="WEST"
    port    RX_DATA[4]           @[ PORT_LEFT  , <pin RX_DATA[4]    of <instance XIREG_IDDR_HP>>#-];   // pragma PAP_UI_ORIENTATION="WEST"
    port    RX_DATA[5]           @[ PORT_LEFT  , <pin RX_DATA[5]    of <instance XIREG_IDDR_HP>>#-];   // pragma PAP_UI_ORIENTATION="WEST"
    port    RX_DATA[6]           @[ PORT_LEFT  , <pin RX_DATA[6]    of <instance XIREG_IDDR_HP>>#-];   // pragma PAP_UI_ORIENTATION="WEST"
    port    RX_DATA[7]           @[ PORT_LEFT  , <pin RX_DATA[7]    of <instance XIREG_IDDR_HP>>#-];   // pragma PAP_UI_ORIENTATION="WEST"
    port    RSTN_OUT             @[ PORT_RIGHT , <pin RSTN_OUT      of <instance XIREG_IDDR_HP>>#-];   // pragma PAP_UI_ORIENTATION="EAST"
    port    MIPI_SW_DYN_O        @[ PORT_RIGHT , <pin MIPI_I  of <instance OFBMUX>>#- + 10];
    port    INBUF_DYN_DIS_N_O    @[ PORT_LEFT  , <port INBUF_DYN_DIS_N_I>#- + 10];         // pragma PAP_UI_ORIENTATION="WEST"
    port    DO_P                 @[ PORT_RIGHT , <pin DOUT    of <instance DO_PMUX>>#-];   // pragma PAP_UI_ORIENTATION="EAST"
    port    DO_N                 @[ PORT_RIGHT , <pin DOUT    of <instance DO_NMUX>>#-];   // pragma PAP_UI_ORIENTATION="EAST"

    port    OSHIFTOUT0           @[<pin OSHIFTOUT0   of <instance XOREG_ODDR_HP>>#| , PORT_BUTTOM ];   // pragma PAP_UI_ORIENTATION="SOUTH"
    port    OSHIFTOUT1           @[<pin OSHIFTOUT1   of <instance XOREG_ODDR_HP>>#| , PORT_BUTTOM ];   // pragma PAP_UI_ORIENTATION="SOUTH"

    port    OFB                  @[ <pin DOUT  of <instance OFBMUX>>#| + 3, PORT_BUTTOM];     // pragma PAP_UI_ORIENTATION="SOUTH"

    port    DO_CAS_OUT           @[ PORT_RIGHT  , <pin DOUT   of <instance DO_CASMUX>>#- - 8 ];
    port    TERM                 @[ PORT_RIGHT  , <pin DOUT  of <instance TERMMUX>>#-];   // pragma PAP_UI_ORIENTATION="EAST"
    port    TERM_FB              @[ PORT_RIGHT  , <pin DOUT  of <instance TERM_FBMUX>>#-];   // pragma PAP_UI_ORIENTATION="WEST"
    port    TERM_CAS_OUT         @[ PORT_RIGHT  , <pin DOUT  of <instance TERMMUX>>#- - 3];
    port    TO_CAS_OUT           @[ PORT_RIGHT  , <pin DIN0  of <instance TERM_FBMUX>>#- - 3];

    port    TBYTE_OUT            @[ PORT_RIGHT ,  <pin DOUT of <instance TBYTE_OUTMUX>>#-];
    port    TERMBYTE_OUT         @[ PORT_RIGHT ,  <pin DOUT  of <instance TERMMUX>>#- - 9];// pragma PAP_UI_ORIENTATION="WEST"

//    //
//    // Layout all lines (wires in the logic netlist)
//    //
//    // The name of line is preceeded with "ln"
//    //

    line lnDI_O0             // ntDI_O0
           <pin DOUT of <instance DIMUX0>> ->
           [<pin DOUT of <instance DIMUX0>>#| - 3, ]->
           <pin DIN1 of <instance M0_REGMUX>>;

    line lnDI_O1             // ntDI_O1
           <pin DOUT of <instance DIMUX1>> ->
           [<pin DOUT of <instance ZHOLDMUX0>>#| - 3, ]->
           [<pin DOUT of <instance ZHOLDMUX0>>#| - 3, <pin DIN3 of <instance M0_REGMUX>>#-]->
           <pin DIN3 of <instance M0_REGMUX>>,
           [<pin DOUT of <instance ZHOLDMUX0>>#| - 3, <pin DOUT of <instance DIMUX1>>#-]->
           [<pin DOUT of <instance ZHOLDMUX0>>#| - 3, <pin DIN3 of <instance M1_REGMUX>>#-]->
           <pin DIN3 of <instance M1_REGMUX>>;

    line lnDI_O2             // ntDI_O2
           <pin DOUT of <instance DIMUX2>> ->
           [<pin DOUT of <instance DIMUX2>>#| - 6, ]->
           <pin DI   of <instance XIOLHP_ZHOLD>>,

           [<pin DOUT of <instance DIMUX2>>#| - 6, <pin DOUT of <instance DIMUX2>>#-]->
           [ , <pin DOUT of <instance DIMUX2>>#- - 8] ->
           [ <pin DIN1 of <instance M1_REGMUX>>#| + 6, ] ->
           [ , <pin DIN1 of <instance M1_REGMUX>>#-] ->
           <pin DIN1 of <instance M1_REGMUX>>,

           [ <pin DIN1 of <instance M1_REGMUX>>#| + 6, <pin DOUT of <instance DIMUX2>>#- - 8] ->
           [ , <pin DIN1 of <instance M2_REGMUX>>#-] ->
           <pin DIN1 of <instance M2_REGMUX>>,

           [ <pin DOUT of <instance DIMUX2>>#| - 6 , <pin DOUT of <instance DIMUX2>>#- - 8] ->
           [ <pin DIN0 of <instance M3_REGMUX>>#| + 3 , ] ->
           [ , <pin DIN0 of <instance M3_REGMUX>>#- ] ->
           <pin DIN0 of <instance M3_REGMUX>>,

           [ <pin DOUT of <instance DIMUX2>>#| - 6, <pin DOUT of <instance DIMUX2>>#-] ->
           [ , <pin DIN0 of <instance DIMUX1>>#-] ->
           <pin DIN0 of <instance DIMUX1>>;

    line lnZHOLD_O0          // ntZHOLD_O0
           <pin DOUT of <instance ZHOLDMUX0>> ->
           [<pin DIN0 of <instance M1_REGMUX>>#| + 6, ] ->
           <pin DIN0 of <instance M1_REGMUX>>,

           [<pin DIN0 of <instance M1_REGMUX>>#| + 6, <pin DOUT of <instance ZHOLDMUX0>>#-] ->
           [  , <pin DIN0 of <instance M0_REGMUX>>#-] ->
           <pin DIN0 of <instance M0_REGMUX>>;

    line lnZHOLD_O1          // ntZHOLD_O1
           <pin DOUT of <instance ZHOLDMUX1>> ->
           <pin DIN0 of <instance M2_REGMUX>>;

    line lnMUX_MIPI
        <pin DOUT      of <instance CLKMUX>> ->
        <pin DIN3      of <instance M2_REGMUX>>;

    line lnM0_REG            // ntM0_REG
           <pin DOUT of <instance M0_REGMUX>> ->
           <pin DIN0 of <instance M0MUX>>;

    line lnM1_REG            // ntM1_REG
           <pin DOUT of <instance M1_REGMUX>> ->
           <pin DIN0 of <instance M1MUX>>;

    line lnM2_REG            // ntM2_REG
           <pin DOUT of <instance M2_REGMUX>> ->
           <pin DIN0 of <instance M2MUX>>;

    line lnM3_REG            // ntM3_REG
           <pin DOUT of <instance M3_REGMUX>> ->
           [<pin DOUT of <instance M3_REGMUX>>#| - 3, ] ->
           [ , <pin DI   of <instance XIOLHP_IDLY>>#-] ->
           <pin DI   of <instance XIOLHP_IDLY>>;

    line lnM0                // ntM0
           <pin DOUT of <instance M0MUX>> ->
           [<pin DOUT of <instance M0MUX>> #| - 3, ] ->
           [ , <port DI_TO_CLKB>#-] ->
           <port DI_TO_CLKB>;

    line lnM1                // ntM1
           <pin DOUT of <instance M1MUX>> ->
           [<pin DOUT of <instance M1MUX>>#| - 10, ] ->
           [  , <port DI_TO_CLK>#-] ->
           <port DI_TO_CLK>;

    line lnM2                // ntM2
           <pin DOUT       of <instance M2MUX>> ->
           <pin DI_TO_GEAR of <instance XIREG_IDDR_HP>>;

    line lnDLY_ZHOLD         // ntDLY_ZHOLD
           <pin D_DLY      of <instance XIOLHP_ZHOLD>> ->
           [<pin DIN1       of <instance ZHOLDMUX1>>#| + 3, ] ->
           [<pin DIN1       of <instance ZHOLDMUX1>>#| + 3, <pin DIN1       of <instance ZHOLDMUX1>>#-] ->
           <pin DIN1       of <instance ZHOLDMUX1>>,

           [<pin DIN1       of <instance ZHOLDMUX1>>#| + 3, <pin DIN1       of <instance ZHOLDMUX1>>#-] ->
           [ , <pin DIN0       of <instance ZHOLDMUX1>>#-] ->
           <pin DIN0       of <instance ZHOLDMUX1>>,

           [<pin DIN1       of <instance ZHOLDMUX1>>#| + 3, <pin D_DLY      of <instance XIOLHP_ZHOLD>>#-] ->
           [ , <pin DIN0       of <instance ZHOLDMUX0>>#-] ->
           <pin DIN0       of <instance ZHOLDMUX0>>,

           [<pin DIN0       of <instance ZHOLDMUX1>> #| + 3 , <pin DIN0       of <instance ZHOLDMUX0>>#-] ->
           [ , <pin DIN1       of <instance ZHOLDMUX0>>#-] ->
           <pin DIN1       of <instance ZHOLDMUX0>>;

    line lnDLY_ODLY          // ntDLY_ODLY
           <pin D_DLY      of <instance XIOLHP_ODLY>> ->
           <pin DIN1       of <instance DO_CASMUX>>;

    line lnCLK_STG0          // ntCLK_STG0
           <pin CLK_STG0      of <instance XIOLHP_IL_CLKGEN>> ->
           <pin CLK_STG0      of <instance XIREG_IDDR_HP>>;

    line lnCLKB_STG0         // ntCLKB_STG0
           <pin CLKB_STG0    of <instance XIOLHP_IL_CLKGEN>> ->
           <pin CLKB_STG0    of <instance XIREG_IDDR_HP>>;

    line lnHSMEM_CLK         // ntHSMEM_CLK
           <pin HSMEM_CLK    of <instance XIOLHP_IL_CLKGEN>> ->
           <pin HSMEM_CLK    of <instance XIREG_IDDR_HP>>;

    line lnHSMEM_CLKB        // ntHSMEM_CLKB
           <pin HSMEM_CLKB    of <instance XIOLHP_IL_CLKGEN>> ->
           <pin HSMEM_CLKB    of <instance XIREG_IDDR_HP>>;

    line lnCLK_STG1_0        // ntCLK_STG1_0
           <pin CLK_STG1_0    of <instance XIOLHP_IL_CLKGEN>> ->
           <pin CLK_STG1_0    of <instance XIREG_IDDR_HP>>;

    line lnCLK_STG1_1        // ntCLK_STG1_1
           <pin CLK_STG1_1    of <instance XIOLHP_IL_CLKGEN>> ->
           <pin CLK_STG1_1    of <instance XIREG_IDDR_HP>>;

    line lnCLK_STG1_2        // ntCLK_STG1_2
           <pin CLK_STG1_2    of <instance XIOLHP_IL_CLKGEN>> ->
           <pin CLK_STG1_2    of <instance XIREG_IDDR_HP>>;

    line lnCLK_STG2_0        // ntCLK_STG2_0
           <pin CLK_STG2_0    of <instance XIOLHP_IL_CLKGEN>> ->
           <pin CLK_STG2_0    of <instance XIREG_IDDR_HP>>;

    line lnCLK_STG2_1        // ntCLK_STG2_1
           <pin CLK_STG2_1    of <instance XIOLHP_IL_CLKGEN>> ->
           <pin CLK_STG2_1    of <instance XIREG_IDDR_HP>>;

    line lnCLK_STG3          // ntCLK_STG3
           <pin CLK_STG3    of <instance XIOLHP_IL_CLKGEN>> ->
           <pin CLK_STG3    of <instance XIREG_IDDR_HP>>;

    line lnCLK_FOR_BS        // ntCLK_FOR_BS
           <pin CLK_FOR_BS    of <instance XIOLHP_IL_CLKGEN>> ->
           <pin CLK_FOR_BS    of <instance XIREG_IDDR_HP>>;

    line lnCLK_STG4          // ntCLK_STG4
           <pin CLK_STG0    of <instance XIOLHP_OL_CLKGEN>> ->
           [<pin CLK_STG0   of <instance XIOLHP_OL_CLKGEN>>#| + 6,] ->
           [ , <pin CLK_STG0    of <instance XTREG_TDDR_HP>>#- ] ->
           <pin CLK_STG0    of <instance XTREG_TDDR_HP>>,

           [<pin CLK_STG0   of <instance XIOLHP_OL_CLKGEN>>#| + 6, <pin CLK_STG0    of <instance XIOLHP_OL_CLKGEN>>#-] ->
           <pin CLK_STG0    of <instance XOREG_ODDR_HP>>;

    line lnCLK_STG5          // ntCLK_STG5
           <pin CLK_STG1    of <instance XIOLHP_OL_CLKGEN>> ->
           [<pin CLK_STG1   of <instance XIOLHP_OL_CLKGEN>>#| + 3,] ->
           [ , <pin CLK_STG1    of <instance XTREG_TDDR_HP>>#- ] ->
           <pin CLK_STG1    of <instance XTREG_TDDR_HP>>,

           [<pin CLK_STG1   of <instance XIOLHP_OL_CLKGEN>>#| + 3, <pin CLK_STG1    of <instance XIOLHP_OL_CLKGEN>>#-] ->
           <pin CLK_STG1    of <instance XOREG_ODDR_HP>>;

    line lnCLK_STG6_0        // ntCLK_STG6_0
           <pin CLK_STG2_0    of <instance XIOLHP_OL_CLKGEN>> ->
           [<pin CLK_STG2_0    of <instance XTREG_TDDR_HP>>#| - 6, ] ->
           [ , <pin CLK_STG2_0    of <instance XTREG_TDDR_HP>>#-] ->
           <pin CLK_STG2_0    of <instance XTREG_TDDR_HP>>,

           [<pin CLK_STG2_0    of <instance XTREG_TDDR_HP>>#| - 6, <pin CLK_STG2_0    of <instance XIOLHP_OL_CLKGEN>>#-] ->
           <pin CLK_STG2_0    of <instance XOREG_ODDR_HP>>;

    line lnCLK_STG6_1        // ntCLK_STG6_1
           <pin CLK_STG2_1    of <instance XIOLHP_OL_CLKGEN>> ->
           [<pin CLK_STG2_1    of <instance XTREG_TDDR_HP>>#| - 9, ] ->
           [ , <pin CLK_STG2_1    of <instance XTREG_TDDR_HP>>#-] ->
           <pin CLK_STG2_1    of <instance XTREG_TDDR_HP>>,

           [<pin CLK_STG2_1    of <instance XTREG_TDDR_HP>>#| - 9, <pin CLK_STG2_1    of <instance XIOLHP_OL_CLKGEN>>#-] ->
           <pin CLK_STG2_1    of <instance XOREG_ODDR_HP>>;

    line lnCLK_STG6_2        // ntCLK_STG6_2
           <pin CLK_STG2_2    of <instance XIOLHP_OL_CLKGEN>> ->
           [<pin CLK_STG2_2    of <instance XTREG_TDDR_HP>>#| - 12, ] ->
           [ , <pin CLK_STG2_2    of <instance XTREG_TDDR_HP>>#-] ->
           <pin CLK_STG2_2    of <instance XTREG_TDDR_HP>>,

           [<pin CLK_STG2_2    of <instance XTREG_TDDR_HP>>#| - 12, <pin CLK_STG2_2    of <instance XIOLHP_OL_CLKGEN>>#-] ->
           <pin CLK_STG2_2    of <instance XOREG_ODDR_HP>>;

    line lnISR               // ntISR
           <pin DOUT    of <instance ISRMUX>> ->
           <pin SR      of <instance XIREG_IDDR_HP>>;

    line lnOSR               // ntOSR
           <pin DOUT    of <instance OSRMUX>> ->
           [<pin SR      of <instance XTREG_TDDR_HP>>#| - 3, ] ->
           [ , <pin SR   of <instance XTREG_TDDR_HP>>#-] ->
           <pin SR      of <instance XTREG_TDDR_HP>>,

           [<pin SR      of <instance XTREG_TDDR_HP>>#| - 3, <pin DOUT    of <instance OSRMUX>>#-] ->
           [ , <pin SR      of <instance XOREG_ODDR_HP>>#-] ->
           <pin SR      of <instance XOREG_ODDR_HP>>;

    line lnTO                // ntTO
           <pin DOUT    of <instance TOMUX>> ->
           [ <pin DOUT    of <instance TOMUX>>#| + 3, ] ->
           [ , <pin TO      of <instance XOREG_ODDR_HP>>#- + 15] ->
           [<pin TO      of <instance XOREG_ODDR_HP>>#| + 3,] ->
           [ ,<pin TO      of <instance XOREG_ODDR_HP>>#-] ->
           <pin TO      of <instance XOREG_ODDR_HP>>,

           [ <pin DOUT    of <instance TOMUX>>#| + 3, <pin TO      of <instance XOREG_ODDR_HP>>#- + 15] ->
           [<pin TO      of <instance DO_PMUX>>#| - 12, ] ->
           [ , <pin TO      of <instance DO_PMUX>>#- + 4] ->
           [ <pin TO      of <instance DO_PMUX>>#| , ] ->
           <pin TO      of <instance DO_PMUX>>,

           [<pin TO      of <instance DO_PMUX>>#| - 12, <pin TO      of <instance DO_PMUX>>#- + 4] ->
           [ , <pin TO      of <instance DO_NMUX>>#- + 4] ->
           [ <pin TO      of <instance DO_NMUX>>#|, ] ->
           <pin TO      of <instance DO_NMUX>>;




        //line lnQ_SHF0        // ntQ_SHF


    //line lnQ_SHF0        // ntQ_SHF[0]
      //     <pin Q_SHF[0]   of <instance XTREG_TDDR_HP>> ->
      //   [<pin Q_SHF[0]   of <instance XTREG_TDDR_HP>>#| + 3, ];  // Fixed Me.

    //line lnQ_SHF1        // ntQ_SHF[1]
      //     <pin Q_SHF[1]   of <instance XTREG_TDDR_HP>> ->
      //     [<pin Q_SHF[1]   of <instance XTREG_TDDR_HP>>#| + 3, ];  // Fixed Me.

    line lnDO_DDR            // ntDO_DDR
           <pin DO_DDR     of <instance XOREG_ODDR_HP>> ->
           [<pin DIN1       of <instance DO_RMUX>> #| - 6,] ->
           [ , <pin DIN0       of <instance DO_RMUX>> #-] ->
           <pin DIN0       of <instance DO_RMUX>>;

    line lnDO_SDR            // ntDO_SDR
           <pin DO_SDR     of <instance XOREG_ODDR_HP>> ->
           [<pin DIN0       of <instance DO_RMUX>> #| - 3, ] ->
           [ , <pin DIN1       of <instance DO_RMUX>> #-] ->
           <pin DIN1       of <instance DO_RMUX>>,

           [<pin DIN0       of <instance DO_RMUX>> #| - 3,  <pin DO_SDR     of <instance XOREG_ODDR_HP>>#-] ->
           [<pin DIN1       of <instance OFBMUX>>#| - 6 , ] ->
           [ , <pin DIN1       of <instance OFBMUX>>#- ] ->
           <pin DIN1       of <instance OFBMUX>>;

    line lnDO_DD             // ntDO_DD
           <pin DO_DD      of <instance XOREG_ODDR_HP>> ->
           [<pin DIN0       of <instance OFBMUX>>#| - 3,] ->
           [  ,<pin DIN0       of <instance OFBMUX>>#-] ->
           <pin DIN0       of <instance OFBMUX>>;

    line lnBSCLK             // ntBSCLK
           <pin BSCLK      of <instance XIOLHP_IL_CLKGEN>> ->
           <pin BSCLK      of <instance XIREG_IDDR_HP>>;



//    wire       OUTEN;



    line lnDLY_IDLY          // ntDLY_IDLY
           <pin D_DLY      of <instance XIOLHP_IDLY>> ->
           [<pin DIN2      of <instance M2_REGMUX>>#| + 9, ] ->
           [<pin DIN2      of <instance M2_REGMUX>>#| + 9, <pin DIN2      of <instance M2_REGMUX>>#-] ->
           <pin DIN2      of <instance M2_REGMUX>>,

           [<pin DIN2      of <instance M2_REGMUX>>#| + 9, <pin DIN2      of <instance M2_REGMUX>>#-] ->
           [ , <pin DIN2      of <instance M1_REGMUX>>#-] ->
           <pin DIN2      of <instance M1_REGMUX>>,

           [<pin DIN2      of <instance M2_REGMUX>>#| + 9, <pin DIN2      of <instance M1_REGMUX>>#-] ->
           [ , <pin DIN2      of <instance M0_REGMUX>>#-] ->
           <pin DIN2      of <instance M0_REGMUX>>;

    line lnDO_R              // ntDO_R
           <pin DOUT      of <instance DO_RMUX>> ->
           <pin DIN2      of <instance OFBMUX>>;

    line lnMIPI_SW_DYN       // ntMIPI_SW_DYN
           <pin MIPI_I  of <instance OFBMUX>> ->
           [ , <pin MIPI_I  of <instance OFBMUX>>#- + 3] ->
           [ <port MIPI_SW_DYN_I>#| - 6 , <pin MIPI_I  of <instance OFBMUX>>#- + 3]->
           <port MIPI_SW_DYN_I>,

           [ <port MIPI_SW_DYN_I>#| - 6 ,  <pin MIPI_I  of <instance OFBMUX>>#- + 3] ->
           [  ,  <port MIPI_SW_DYN_O>#-] ->
           <port MIPI_SW_DYN_O>;

    line lnBITSLIP           // ntBITSLIP
           <port BITSLIP> ->
           <pin BITSLIP of <instance XIREG_IDDR_HP>>;

    line lnISHIFTIN0         // ntISHIFTIN0
           <port ISHIFTIN0> ->
           <pin ISHIFTIN0 of <instance XIREG_IDDR_HP>>;

    line lnISHIFTIN1         // ntISHIFTIN1
           <port ISHIFTIN1> ->
           <pin ISHIFTIN1 of <instance XIREG_IDDR_HP>>;

    line lnIDLY_SEL          // ntIDLY_SEL
           <port IDLY_SEL> ->
           <pin IDLY_SEL of <instance XIOLHP_IDLY>>;

    line lnODLY_SEL          // ntODLY_SEL
           <pin ODLY_SEL of <instance XIOLHP_ODLY>> ->
           [<pin DIN0      of <instance DO_CASMUX>>#| - 3, ] ->
           [ , <port ODLY_SEL>#-] ->
           <port ODLY_SEL>;

    line lnDESCLK            // ntDESCLK
           <port DESCLK> ->
           <pin DESCLK of <instance XIOLHP_IL_CLKGEN>>;

    line lnICLK              // ntICLK
           <port ICLK> ->
           <pin ICLK of <instance XIOLHP_IL_CLKGEN>>;

    line lnICLKB             // ntICLKB
           <port ICLKB> ->
           <pin ICLKB of <instance XIOLHP_IL_CLKGEN>>;

    line lnOCLK              // ntOCLK
           <port OCLK> ->
           [<pin OCLK of <instance XIOLHP_IL_CLKGEN>>#| - 6, ] ->
           [, <pin OCLK of <instance XIOLHP_IL_CLKGEN>>#-] ->
           <pin OCLK of <instance XIOLHP_IL_CLKGEN>>,

           [<pin OCLK of <instance XIOLHP_IL_CLKGEN>>#| - 6, <port OCLK>#-] ->
           <pin OCLK of <instance XIOLHP_OL_CLKGEN>>;

    line lnOCLKB             // ntOCLKB
           <port OCLKB> ->
           [<pin OCLKB of <instance XIOLHP_IL_CLKGEN>>#| - 3, ] ->
           [, <pin OCLKB of <instance XIOLHP_IL_CLKGEN>>#-] ->
           <pin OCLKB of <instance XIOLHP_IL_CLKGEN>>,

           [<pin OCLKB of <instance XIOLHP_IL_CLKGEN>>#| - 3, <port OCLKB>#-] ->
           <pin OCLKB of <instance XIOLHP_OL_CLKGEN>>;

    line lnICLKDIV           // ntICLKDIV
           <port ICLKDIV> ->
           <pin ICLKDIV of <instance XIOLHP_IL_CLKGEN>>;

    line lnDYN_CLKPOL        // ntDYN_CLKPOL
           <port DYN_CLKPOL> ->
           <pin DYN_CLKPOL of <instance XIOLHP_IL_CLKGEN>>;

    line lnDYN_CLKDIVPOL     // ntDYN_CLKDIVPOL
           <port DYN_CLKDIVPOL> ->
           <pin DYN_CLKDIVPOL of <instance XIOLHP_IL_CLKGEN>>;

    line lnICE0              // ntICE0
           <port ICE0> ->
           <pin ICE0 of <instance XIREG_IDDR_HP>>;

    line lnICE1              // ntICE1
           <port ICE1> ->
           <pin ICE1 of <instance XIREG_IDDR_HP>>;

    line lnDO_CAS_IN         // ntDO_CAS_IN
           <pin DIN1 of <instance DO_OUTMUX>> ->
           [<pin DIN1 of <instance DO_OUTMUX>>#| - 3, ] ->
           [ , <port DO_CAS_IN>#-] ->
           <port DO_CAS_IN>;

    line lnTO_CAS_IN         // ntTO_CAS_IN
           <port TO_CAS_IN> ->
           [<pin DIN1 of <instance TOMUX>>#| - 3, ] ->
           [ ,<pin DIN1 of <instance TOMUX>>#-] ->
           <pin DIN1 of <instance TOMUX>>;

    line lnTERM_BYTEIN       // ntTERM_BYTEIN
           <pin DIN1 of <instance TERM_CAS_OUTMUX>> ->
           [<pin DIN1 of <instance TERM_CAS_OUTMUX>>#| - 3, ] ->
           [, <pin DIN1 of <instance TERM_CAS_OUTMUX>>#- + 10] ->
           <port TERM_BYTEIN>;

    line lnTERM_CAS_OUT      //ntTERM_CAS_OUT
           <pin DOUT of <instance TERM_CAS_OUTMUX>> ->
           [<pin DOUT of <instance TERM_CAS_OUTMUX>>#| + 3, ] ->
           [ , <pin DIN1 of <instance TERMMUX>>#- - 10] ->
           [<pin DIN1 of <instance TERMMUX>>#| - 3, ] ->
           [<pin DOUT of <instance TERMMUX>>#| + 6 ,] ->
           [ , <port TERM_CAS_OUT>#-] ->
           <port TERM_CAS_OUT>,

           [<pin DIN1 of <instance TERMMUX>>#| - 3, <pin DIN1 of <instance TERMMUX>>#- - 10] ->
           [ , <pin DIN0 of <instance TERMMUX>>#-] ->
           <pin DIN0 of <instance TERMMUX>>;

    line lnTERMBYTE_OUT      // ntTERMBYTE)OUT
           <port TERMBYTE_OUT> ->
           [<pin DIN0 of <instance TOMUX>>#|, ] ->
           [<pin DIN0 of <instance TERM_CAS_OUTMUX>>#| - 3, ] ->
           [ , <pin DIN0 of <instance TERM_CAS_OUTMUX>>#-] ->
           <pin DIN0 of <instance TERM_CAS_OUTMUX>>,
           
           [<pin DIN0 of <instance TOMUX>>#|, <port TERMBYTE_OUT>#-] ->
           [ , <pin DOUT of <instance TERMBYTE_MUX>>#-] ->
           <pin DOUT of <instance TERMBYTE_MUX>>;

    line lnTERM_DDR
         <pin TERM_DDR of <instance XTREG_TDDR_HP>> ->
         [<pin DIN2 of <instance TERM_FBMUX>>#| - 5 ,] ->
         [ , <pin DIN2 of <instance TERM_FBMUX>>#-] ->
         <pin DIN2 of <instance TERM_FBMUX>>;

    line lnTERM_SDR
         <pin TERM_SDR of <instance XTREG_TDDR_HP>> ->
         [<pin DIN1 of <instance TERM_FBMUX>>#| - 6 ,] ->
         [ , <pin DIN1 of <instance TERM_FBMUX>>#-] ->
         <pin DIN1 of <instance TERM_FBMUX>>;

    line lnTRI_DD
         <pin TRI_DD of <instance XTREG_TDDR_HP>> ->
         [<pin TRI_DD of <instance XTREG_TDDR_HP>>#| + 3,] ->
         [ , <pin DIN0 of <instance TBYTE_OUTMUX>>#-] ->
         <pin DIN0 of <instance TBYTE_OUTMUX>>;

    line lnTRI_DDR
         <pin TRI_DDR of <instance XTREG_TDDR_HP>> ->
         [<pin TRI_DDR of <instance XTREG_TDDR_HP>>#| + 6,] ->
         [ , <pin DIN2 of <instance TBYTE_OUTMUX>>#-] ->
         <pin DIN2 of <instance TBYTE_OUTMUX>>;

    line lnTRI_SDR
         <pin TRI_SDR of <instance XTREG_TDDR_HP>> ->
         [<pin TRI_SDR of <instance XTREG_TDDR_HP>>#| + 9,] ->
         [ , <pin DIN1 of <instance TBYTE_OUTMUX>>#-] ->
         <pin DIN1 of <instance TBYTE_OUTMUX>>;

    line lnOCLKDIV           // ntOCLKDIV
           <port OCLKDIV> ->
           <pin OCLKDIV  of <instance XIOLHP_OL_CLKGEN>>;

    line lnOCLKDIVB          // ntOCLKDIVB
           <port OCLKDIVB> ->
           <pin OCLKDIVB of <instance XIOLHP_OL_CLKGEN>>;

    line lnSERCLK            // ntSERCLK
           <port SERCLK> ->
           <pin SERCLK of <instance XIOLHP_OL_CLKGEN>>;

    line lnSERCLKB           // ntSERCLKB
           <port SERCLKB> ->
           <pin SERCLKB of <instance XIOLHP_OL_CLKGEN>>;

    line lnDI                // ntDI
           <port DI> ->
           [<pin DIN1 of <instance DIMUX0>>#| + 20, ] ->
           <pin DIN1 of <instance DIMUX0>>,

           [<pin DIN1 of <instance DIMUX0>>#| + 20, <pin DIN1 of <instance DIMUX0>>#-] ->
           [<pin DIN1 of <instance DIMUX0>>#| + 20, <pin DIN0 of <instance DIMUX2>>#-] ->
           <pin DIN0 of <instance DIMUX2>>;

    line lnDI_N              // ntDI_N
           <port DI_N> ->
           [ <pin DIN0 of <instance DIMUX0>>#| + 3, ] ->
           <pin DIN0 of <instance DIMUX0>>,

           [ <pin DIN0 of <instance DIMUX0>>#| + 3, <port DI_N>#-] ->
           [ ,  <pin DIN1 of <instance DIMUX2>>#-] ->
           <pin DIN1 of <instance DIMUX2>>;

    line lnDI_FROM_SRB       // ntDI_FROM_SRB
           <port DI_FROM_SRB> ->
           <pin DIN1 of <instance M3_REGMUX>>;

    line lnTERM_CAS_IN       // ntTERM_CAS_IN
           <pin DIN1 of <instance TERMMUX>> ->
           [<pin DIN1 of <instance TERMMUX>>#| - 3, ] ->
           [, <port TERM_CAS_IN>#-] ->
           <port TERM_CAS_IN>;

    line lnOCE               // ntOCE
           <port OCE> ->
           <pin OCE of <instance XOREG_ODDR_HP>>;

    line lnUPD0_SHIFT        // ntUPD0_SHIFT
           <port UPD0_SHIFT> ->
           [<pin UPD0_SHIFT of <instance XOREG_ODDR_HP>>#| - 15 , <pin UPD0_SHIFT of <instance XOREG_ODDR_HP>>#-] ->
           <pin UPD0_SHIFT of <instance XOREG_ODDR_HP>>,

           [<pin UPD0_SHIFT of <instance XOREG_ODDR_HP>>#| - 15 , <pin UPD0_SHIFT of <instance XOREG_ODDR_HP>>#-] ->
           [, <pin UPD0_SHIFT of <instance XTREG_TDDR_HP>>#-] ->
           <pin UPD0_SHIFT of <instance XTREG_TDDR_HP>>;

    line lnUPD1_SHIFT        // ntUPD1_SHIFT
           <port UPD1_SHIFT> ->
           [<pin UPD1_SHIFT of <instance XOREG_ODDR_HP>>#| - 18 , <pin UPD1_SHIFT of <instance XOREG_ODDR_HP>>#-] ->
           <pin UPD1_SHIFT of <instance XOREG_ODDR_HP>>,

           [<pin UPD1_SHIFT of <instance XOREG_ODDR_HP>>#| - 18 , <pin UPD1_SHIFT of <instance XOREG_ODDR_HP>>#-] ->
           [, <pin UPD1_SHIFT of <instance XTREG_TDDR_HP>>#-] ->
           <pin UPD1_SHIFT of <instance XTREG_TDDR_HP>>;

    line lnOSHIFTIN0         // ntOSHIFTIN0
           <port OSHIFTIN0> ->
           <pin OSHIFTIN0 of <instance XOREG_ODDR_HP>>;

    line lnOSHIFTIN1         // ntOSHIFTIN1
           <port OSHIFTIN1> ->
           <pin OSHIFTIN1 of <instance XOREG_ODDR_HP>>;

    line lnDI_MIPI           // ntDI_MIPI
           <port DI_MIPI> ->
           [<port DI_MIPI>#| - 20 , ]->
           <pin DIN1 of <instance DIMUX1>>,

           [<port DI_MIPI>#| - 20 , <port DI_MIPI>#-] ->
           [, <pin DIN1 of <instance CLKMUX>>#-] ->
           <pin DIN1 of <instance CLKMUX>>;

    line lnT_BYTEIN          // ntT_BYTEIN
           <port T_BYTEIN> ->
           [<pin DIN1 of <instance TFBMUX>>#| - 3, ] ->
           [ , <pin DIN1 of <instance TFBMUX>>#- ] ->
           <pin DIN1 of <instance TFBMUX>>;

    line lnTCE               // ntTCE
           <port TCE> ->
           <pin TCE of <instance XTREG_TDDR_HP>>;

    line lnTFB               // ntTFB
           <pin DOUT of <instance TFBMUX>> ->
           [<pin DOUT of <instance TFBMUX>>#| + 3, ] ->
           [ , <pin DI of <instance XIOLHP_TDLY>>#-] ->
           <pin DI of <instance XIOLHP_TDLY>>,

           [<pin DOUT of <instance TFBMUX>>#| + 3, <pin DOUT of <instance TFBMUX>>#-] ->
           [, <pin DIN0 of <instance TO_CAS_OUTMUX>>#-] ->
           <pin DIN0 of <instance TO_CAS_OUTMUX>>;

    line lnTERM_FB           // ntTERM_FB
           <pin DOUT of <instance TERM_FBMUX>> ->
           [<pin DIN0 of <instance TOMUX>>#| - 3, ] ->
           <port TERM_FB>,
           
           [<pin DIN0 of <instance TOMUX>>#| - 3,  <pin DOUT of <instance TERM_FBMUX>>#-] ->
           [ , <pin DIN1 of <instance TERMBYTE_MUX>>#- + 5] ->
           [<pin DIN1 of <instance TERMBYTE_MUX>>#| -3, ] ->
           [ , <pin DIN1 of <instance TERMBYTE_MUX>>#-] ->
           <pin DIN1 of <instance TERMBYTE_MUX>>;
           

    line lnTBYTE_OUT
            <pin DOUT of <instance TBYTE_OUTMUX>> ->
            [<pin DIN0 of <instance TFBMUX>>#| -3, ] ->
            [ , <pin DIN0 of <instance TFBMUX>>#-] ->
            <pin DIN0 of <instance TFBMUX>>,

            [<pin DIN0 of <instance TFBMUX>>#| -3, <pin DOUT of <instance TBYTE_OUTMUX>>#-] ->
            <port TBYTE_OUT>;

    line lnRSTN_OUT          // ntRSTN_OUT
           <pin RSTN_OUT of <instance XIREG_IDDR_HP>> ->
           <port RSTN_OUT>;

    line lnISHIFTOUT0        // ntISHIFTOUT0
           <pin ISHIFTOUT0 of <instance XIREG_IDDR_HP>> ->
           <port ISHIFTOUT0>;

    line lnISHIFTOUT1        // ntISHIFTOUT1
           <pin ISHIFTOUT1 of <instance XIREG_IDDR_HP>> ->
           <port ISHIFTOUT1>;

    line lnOFB               // ntOFB
           <pin DOUT      of <instance OFBMUX>> ->
           [<pin DOUT      of <instance OFBMUX>>#| + 3, ] ->
           [ , <pin DOUT      of <instance OFBMUX>>#- - 10] ->
           [ <pin DIN0      of <instance DO_CASMUX>>#| - 3, ] ->
           [ , <pin DIN0      of <instance DO_CASMUX>>#-] ->
           <pin DIN0      of <instance DO_CASMUX>>,

           [<pin DOUT      of <instance OFBMUX>>#| + 3, <pin DOUT      of <instance OFBMUX>>#- - 10] ->
           [ , <pin DI of <instance XIOLHP_ODLY>>#- ] ->
           <pin DI of <instance XIOLHP_ODLY>>,

           [<pin DOUT      of <instance OFBMUX>>#| + 3, <pin DI of <instance XIOLHP_ODLY>>#-] ->
           <port OFB>;

    line lnDO_CAS_OUT        // ntDO_CAS_OUT
           <pin DOUT of <instance DO_CASMUX>> ->
           [<pin DOUT of <instance DO_CASMUX>>#| + 3, ] ->
           [ , <pin DIN0 of <instance DO_OUTMUX>>#-] ->
           <pin DIN0 of <instance DO_OUTMUX>>,

           [<pin DOUT of <instance DO_CASMUX>>#| + 3, <pin DOUT of <instance DO_CASMUX>> #-] ->
           [ , <port DO_CAS_OUT>#-] ->
           <port DO_CAS_OUT>,

           [<pin DOUT of <instance DO_CASMUX>>#| + 3, <pin DIN0 of <instance DO_OUTMUX>> #-] ->
           [,<pin IDLY_DYN_SET[0] of <instance XIOLHP_IDLY>>#- - 4] ->
           [<pin DOUT of <instance DO_CASMUX>>#| + 5,] ->
           [  , <pin DIN2 of <instance M3_REGMUX>>#-] ->
           <pin DIN2 of <instance M3_REGMUX>>,

           [<pin DOUT of <instance DO_CASMUX>>#| + 3, <pin IDLY_DYN_SET[0] of <instance XIOLHP_IDLY>>#- - 4] ->
           [<pin DOUT of <instance TFBMUX>>#|, ]->
           [ ,<pin DIN1 of <instance M2MUX>>#-]->
           <pin DIN1 of <instance M2MUX>>,

           [<pin DOUT of <instance TFBMUX>>#| , <pin DIN1 of <instance M2MUX>>#-]->
           [ , <pin DIN1 of <instance M1MUX>>#-]->
           <pin DIN1 of <instance M1MUX>>,

           [<pin DOUT of <instance TFBMUX>>#| , <pin DIN1 of <instance M1MUX>>#-]->
           [ , <pin DIN1 of <instance M0MUX>>#-]->
           <pin DIN1 of <instance M0MUX>>;


    line lnDO_OUT            // ntDO_OUT
           <pin DOUT   of <instance DO_OUTMUX>> ->
           [<pin DIN0 of <instance DO_NMUX>>#| - 6, ] ->
           <pin DIN0 of <instance DO_NMUX>>,

           [<pin DIN0 of <instance DO_NMUX>>#| - 6, <pin DOUT   of <instance DO_OUTMUX>>#-] ->
           [ , <pin DIN0   of <instance DO_PMUX>>#-] ->
           <pin DIN0 of <instance DO_PMUX>>;

    line lnDO_P              // ntDO_P
           <pin DOUT   of <instance DO_PMUX>> ->
           <port DO_P>;

    line lnDO_N              // ntDO_N
           <pin DOUT   of <instance DO_NMUX>> ->
           <port DO_N>;


    line lnTERM              // ntTERM
           <pin DOUT   of <instance TERMMUX>> ->
           <port TERM>;

    line lnOSHIFTOUT0        // ntOSHIFTOUT0
           <pin OSHIFTOUT1   of <instance XOREG_ODDR_HP>> ->
           <port OSHIFTOUT1>;

    line lnOSHIFTOUT1        // ntOSHIFTOUT1
           <pin OSHIFTOUT0   of <instance XOREG_ODDR_HP>> ->
           <port OSHIFTOUT0>;

    line lnTS_CTRL0            // ntTS_CTRL1
       <port TS_CTRL[0]> ->
       [<port TS_CTRL[0]>#| + 6, ] ->
       <pin DIN0  of <instance TERM_FBMUX>>,

       [<port TS_CTRL[0]>#| + 6, <port TS_CTRL[0]>#-] ->
       [ , <pin TS_CTRL[0]  of <instance XTREG_TDDR_HP>>#-] ->
       <pin TS_CTRL[0]  of <instance XTREG_TDDR_HP>>;

    line lnTS_CTRL1            // ntTS_CTRL1
       <port TS_CTRL[1]> ->
       <pin TS_CTRL[1]  of <instance XTREG_TDDR_HP>>;

    line lnTS_CTRL2            // ntTS_CTRL2
       <port TS_CTRL[2]> ->
       <pin TS_CTRL[2]  of <instance XTREG_TDDR_HP>>;

    line lnTS_CTRL3            // ntTS_CTRL3
       <port TS_CTRL[3]> ->
       <pin TS_CTRL[3]  of <instance XTREG_TDDR_HP>>;

    line lnTS_CTRL4            // ntTS_CTRL4
       <port TS_CTRL[4]> ->
       <pin TS_CTRL[4]  of <instance XTREG_TDDR_HP>>;

    line lnTS_CTRL5            // ntTS_CTRL5
       <port TS_CTRL[5]> ->
       <pin TS_CTRL[5]  of <instance XTREG_TDDR_HP>>;

    line lnTS_CTRL6            // ntTS_CTRL6
       <port TS_CTRL[6]> ->
       <pin TS_CTRL[6]  of <instance XTREG_TDDR_HP>>;

    line lnTS_CTRL7            // ntTS_CTRL7
       <port TS_CTRL[7]> ->
       <pin TS_CTRL[7]  of <instance XTREG_TDDR_HP>>;

    line lnTX_DATA0   //ntTX_DATA[0]
       <port TX_DATA[0]> ->
       <pin TX_DATA[0]  of <instance XOREG_ODDR_HP>>;
    line lnTX_DATA1   //ntTX_DATA[1]
       <port TX_DATA[1]> ->
       <pin TX_DATA[1]  of <instance XOREG_ODDR_HP>>;
    line lnTX_DATA2   //ntTX_DATA[2]
       <port TX_DATA[2]> ->
       <pin TX_DATA[2]  of <instance XOREG_ODDR_HP>>;
    line lnTX_DATA3   //ntTX_DATA[3]
       <port TX_DATA[3]> ->
       <pin TX_DATA[3]  of <instance XOREG_ODDR_HP>>;
    line lnTX_DATA4   //ntTX_DATA[4]
       <port TX_DATA[4]> ->
       <pin TX_DATA[4]  of <instance XOREG_ODDR_HP>>;
    line lnTX_DATA5   //ntTX_DATA[5]
       <port TX_DATA[5]> ->
       <pin TX_DATA[5]  of <instance XOREG_ODDR_HP>>;
    line lnTX_DATA6   //ntTX_DATA[6]
       <port TX_DATA[6]> ->
       <pin TX_DATA[6]  of <instance XOREG_ODDR_HP>>;
    line lnTX_DATA7   //ntTX_DATA[7]
       <port TX_DATA[7]> ->
       <pin TX_DATA[7]  of <instance XOREG_ODDR_HP>>;

    line lnRX_DATA0   // ntRX_DATA[0]
       <port RX_DATA[0]> ->
       <pin RX_DATA[0]  of <instance XIREG_IDDR_HP>>;

    line lnRX_DATA1   // ntRX_DATA[1]
       <port RX_DATA[1]> ->
       <pin RX_DATA[1]  of <instance XIREG_IDDR_HP>>;

    line lnRX_DATA2   // ntRX_DATA[2]
       <port RX_DATA[2]> ->
       <pin RX_DATA[2]  of <instance XIREG_IDDR_HP>>;

    line lnRX_DATA3   // ntRX_DATA[3]
       <port RX_DATA[3]> ->
       <pin RX_DATA[3]  of <instance XIREG_IDDR_HP>>;

    line lnRX_DATA4   // ntRX_DATA[4]
       <port RX_DATA[4]> ->
       <pin RX_DATA[4]  of <instance XIREG_IDDR_HP>>;

    line lnRX_DATA5   // ntRX_DATA[5]
       <port RX_DATA[5]> ->
       <pin RX_DATA[5]  of <instance XIREG_IDDR_HP>>;

    line lnRX_DATA6   // ntRX_DATA[6]
       <port RX_DATA[6]> ->
       <pin RX_DATA[6]  of <instance XIREG_IDDR_HP>>;

    line lnRX_DATA7   // ntRX_DATA[7]
       <port RX_DATA[7]> ->
       <pin RX_DATA[7]  of <instance XIREG_IDDR_HP>>;

    line lnIDLY_DYN_SET0    // ntIDLY_DYN_SET[0]
       <port IDLY_DYN_SET[0]> ->
       [<pin IDLY_DYN_SET[0]  of <instance XIOLHP_IDLY>>#|, ] ->
       <pin IDLY_DYN_SET[0]  of <instance XIOLHP_IDLY>>;

    line lnIDLY_DYN_SET1    // ntIDLY_DYN_SET[1]
       <port IDLY_DYN_SET[1]> ->
       [<pin IDLY_DYN_SET[1]  of <instance XIOLHP_IDLY>>#|, ] ->
       <pin IDLY_DYN_SET[1]  of <instance XIOLHP_IDLY>>;

    line lnIDLY_DYN_SET2    // ntIDLY_DYN_SET[2]
       <port IDLY_DYN_SET[2]> ->
       [<pin IDLY_DYN_SET[2]  of <instance XIOLHP_IDLY>>#|, ] ->
       <pin IDLY_DYN_SET[2]  of <instance XIOLHP_IDLY>>;

    line lnIDLY_DYN_SET3    // ntIDLY_DYN_SET[3]
       <port IDLY_DYN_SET[3]> ->
       [<pin IDLY_DYN_SET[3]  of <instance XIOLHP_IDLY>>#|, ] ->
       <pin IDLY_DYN_SET[3]  of <instance XIOLHP_IDLY>>;

    line lnIDLY_DYN_SET4    // ntIDLY_DYN_SET[4]
       <port IDLY_DYN_SET[4]> ->
       [<pin IDLY_DYN_SET[4]  of <instance XIOLHP_IDLY>>#|, ] ->
       <pin IDLY_DYN_SET[4]  of <instance XIOLHP_IDLY>>;

    line lnIDLY_DYN_SET5    // ntIDLY_DYN_SET[5]
       <port IDLY_DYN_SET[5]> ->
       [<pin IDLY_DYN_SET[5]  of <instance XIOLHP_IDLY>>#|, ] ->
       <pin IDLY_DYN_SET[5]  of <instance XIOLHP_IDLY>>;

    line lnIDLY_DYN_SET6    // ntIDLY_DYN_SET[6]
       <port IDLY_DYN_SET[6]> ->
       [<pin IDLY_DYN_SET[6]  of <instance XIOLHP_IDLY>>#|, ] ->
       <pin IDLY_DYN_SET[6]  of <instance XIOLHP_IDLY>>;

    line lnIDLY_DYN_SET7    // ntIDLY_DYN_SET[7]
       <port IDLY_DYN_SET[7]> ->
       [<pin IDLY_DYN_SET[7]  of <instance XIOLHP_IDLY>>#|, ] ->
       <pin IDLY_DYN_SET[7]  of <instance XIOLHP_IDLY>>;

    line lnODLY_DYN_SET0    // ntODLY_DYN_SET[0]
       <port ODLY_DYN_SET[0]> ->
       [<pin ODLY_DYN_SET[0]  of <instance XIOLHP_ODLY>>#|, ] ->
       <pin ODLY_DYN_SET[0]  of <instance XIOLHP_ODLY>>;

    line lnODLY_DYN_SET1    // ntODLY_DYN_SET[1]
       <port ODLY_DYN_SET[1]> ->
       [<pin ODLY_DYN_SET[1]  of <instance XIOLHP_ODLY>>#|, ] ->
       <pin ODLY_DYN_SET[1]  of <instance XIOLHP_ODLY>>;

    line lnODLY_DYN_SET2    // ntODLY_DYN_SET[2]
       <port ODLY_DYN_SET[2]> ->
       [<pin ODLY_DYN_SET[2]  of <instance XIOLHP_ODLY>>#|, ] ->
       <pin ODLY_DYN_SET[2]  of <instance XIOLHP_ODLY>>;

    line lnODLY_DYN_SET3    // ntODLY_DYN_SET[3]
       <port ODLY_DYN_SET[3]> ->
       [<pin ODLY_DYN_SET[3]  of <instance XIOLHP_ODLY>>#|, ] ->
       <pin ODLY_DYN_SET[3]  of <instance XIOLHP_ODLY>>;

    line lnODLY_DYN_SET4    // ntODLY_DYN_SET[4]
       <port ODLY_DYN_SET[4]> ->
       [<pin ODLY_DYN_SET[4]  of <instance XIOLHP_ODLY>>#|, ] ->
       <pin ODLY_DYN_SET[4]  of <instance XIOLHP_ODLY>>;

    line lnODLY_DYN_SET5    // ntODLY_DYN_SET[5]
       <port ODLY_DYN_SET[5]> ->
       [<pin ODLY_DYN_SET[5]  of <instance XIOLHP_ODLY>>#|, ] ->
       <pin ODLY_DYN_SET[5]  of <instance XIOLHP_ODLY>>;

    line lnODLY_DYN_SET6    // ntODLY_DYN_SET[6]
       <port ODLY_DYN_SET[6]> ->
       [<pin ODLY_DYN_SET[6]  of <instance XIOLHP_ODLY>>#|, ] ->
       <pin ODLY_DYN_SET[6]  of <instance XIOLHP_ODLY>>;

    line lnODLY_DYN_SET7    // ntODLY_DYN_SET[7]
       <port ODLY_DYN_SET[7]> ->
       [<pin ODLY_DYN_SET[7]  of <instance XIOLHP_ODLY>>#|, ] ->
       <pin ODLY_DYN_SET[7]  of <instance XIOLHP_ODLY>>;

    line lnTDLY_DYN_SET0    // ntTDLY_DYN_SET[0]
       <port TDLY_DYN_SET[0]> ->
       [<pin TDLY_DYN_SET[0]  of <instance XIOLHP_TDLY>>#|, ] ->
       <pin TDLY_DYN_SET[0]  of <instance XIOLHP_TDLY>>;

    line lnTDLY_DYN_SET1    // ntTDLY_DYN_SET[1]
       <port TDLY_DYN_SET[1]> ->
       [<pin TDLY_DYN_SET[1]  of <instance XIOLHP_TDLY>>#|, ] ->
       <pin TDLY_DYN_SET[1]  of <instance XIOLHP_TDLY>>;

    line lnTDLY_DYN_SET2    // ntTDLY_DYN_SET[2]
       <port TDLY_DYN_SET[2]> ->
       [<pin TDLY_DYN_SET[2]  of <instance XIOLHP_TDLY>>#|, ] ->
       <pin TDLY_DYN_SET[2]  of <instance XIOLHP_TDLY>>;

    line lnTDLY_DYN_SET3    // ntTDLY_DYN_SET[3]
       <port TDLY_DYN_SET[3]> ->
       [<pin TDLY_DYN_SET[3]  of <instance XIOLHP_TDLY>>#|, ] ->
       <pin TDLY_DYN_SET[3]  of <instance XIOLHP_TDLY>>;

    line lnTDLY_DYN_SET4    // ntTDLY_DYN_SET[4]
       <port TDLY_DYN_SET[4]> ->
       [<pin TDLY_DYN_SET[4]  of <instance XIOLHP_TDLY>>#|, ] ->
       <pin TDLY_DYN_SET[4]  of <instance XIOLHP_TDLY>>;

    line lnTDLY_DYN_SET5    // ntTDLY_DYN_SET[5]
       <port TDLY_DYN_SET[5]> ->
       [<pin TDLY_DYN_SET[5]  of <instance XIOLHP_TDLY>>#|, ] ->
       <pin TDLY_DYN_SET[5]  of <instance XIOLHP_TDLY>>;

    line lnTDLY_DYN_SET6    // ntTDLY_DYN_SET[6]
       <port TDLY_DYN_SET[6]> ->
       [<pin TDLY_DYN_SET[6]  of <instance XIOLHP_TDLY>>#|, ] ->
       <pin TDLY_DYN_SET[6]  of <instance XIOLHP_TDLY>>;

    line lnTDLY_DYN_SET7    // ntTDLY_DYN_SET[7]
       <port TDLY_DYN_SET[7]> ->
       [<pin TDLY_DYN_SET[7]  of <instance XIOLHP_TDLY>>#|, ] ->
       <pin TDLY_DYN_SET[7]  of <instance XIOLHP_TDLY>>;


    line lnIFIFO_WADDR0   // ntIFIFO_WADDR[0]
       <port IFIFO_WADDR[0]> ->
       [<pin IFIFO_WADDR[0]  of <instance XIREG_IDDR_HP>>#|, ] ->
       <pin IFIFO_WADDR[0]  of <instance XIREG_IDDR_HP>>;

    line lnIFIFO_WADDR1   // ntIFIFO_WADDR[1]
       <port IFIFO_WADDR[1]> ->
       [<pin IFIFO_WADDR[1]  of <instance XIREG_IDDR_HP>>#|, ] ->
       <pin IFIFO_WADDR[1]  of <instance XIREG_IDDR_HP>>;

    line lnIFIFO_WADDR2   // ntIFIFO_WADDR[2]
       <port IFIFO_WADDR[2]> ->
       [<pin IFIFO_WADDR[2]  of <instance XIREG_IDDR_HP>>#|, ] ->
       <pin IFIFO_WADDR[2]  of <instance XIREG_IDDR_HP>>;

    line lnIFIFO_RADDR0   // ntIFIFO_RADDR[0]
       <port IFIFO_RADDR[0]> ->
       [<pin IFIFO_RADDR[0]  of <instance XIREG_IDDR_HP>>#|, ] ->
       <pin IFIFO_RADDR[0]  of <instance XIREG_IDDR_HP>>;

    line lnIFIFO_RADDR1   // ntIFIFO_RADDR[1]
       <port IFIFO_RADDR[1]> ->
       [<pin IFIFO_RADDR[1]  of <instance XIREG_IDDR_HP>>#|, ] ->
       <pin IFIFO_RADDR[1]  of <instance XIREG_IDDR_HP>>;

    line lnIFIFO_RADDR2   // ntIFIFO_RADDR[2]
       <port IFIFO_RADDR[2]> ->
       [<pin IFIFO_RADDR[2]  of <instance XIREG_IDDR_HP>>#|, ] ->
       <pin IFIFO_RADDR[2]  of <instance XIREG_IDDR_HP>>;

    line lnINBUF_DYN_DIS_N  // ntINBUF_DYN_DIS_N
       <port INBUF_DYN_DIS_N_I> ->
       [<port INBUF_DYN_DIS_N_I>#| + 20, ]  ->
       [ , <port INBUF_DYN_DIS_N_O>#- ]  ->
       <port INBUF_DYN_DIS_N_O>;

    line lnTO_CAS_OUT
        <port TO_CAS_OUT> ->
        [<pin DIN0 of <instance TOMUX>>#| - 6, ] ->
        [<pin DOUT of <instance TO_CAS_OUTMUX>>#| + 3, ] ->
        [<pin DIN0 of <instance TERMMUX>>#| - 4 , ] ->
        [ , <pin TFB of <instance M2MUX>>#-] ->
        <pin TFB of <instance M2MUX>>,

        [<pin DIN0 of <instance TERMMUX>>#| - 4 , <pin TFB of <instance M2MUX>>#-] ->
        [, <pin TFB of <instance M1MUX>>#-] ->
        <pin TFB of <instance M1MUX>>,

        [<pin DIN0 of <instance TERMMUX>>#| - 4 , <pin TFB of <instance M1MUX>>#-] ->
        [, <pin TFB of <instance M0MUX>>#-] ->
        <pin TFB of <instance M0MUX>>,

        [<pin DIN0 of <instance TOMUX>>#| - 6, <port TO_CAS_OUT>#-] ->
        [ , <pin DIN0 of <instance TOMUX>>#-] ->
        <pin DIN0 of <instance TOMUX>>,

        [<pin DOUT of <instance TO_CAS_OUTMUX>>#| + 3, <port TO_CAS_OUT>#-] ->
        [ , <pin DOUT of <instance TO_CAS_OUTMUX>>#-] ->
        <pin DOUT of <instance TO_CAS_OUTMUX>>;

    line lnTDLY_LTH_EN_B
        <port TDLY_LTH_EN_B> ->
        [ , <pin TDLY_LTH_EN_B of <instance XIOLHP_TDLY>>#-] ->
        <pin TDLY_LTH_EN_B of <instance XIOLHP_TDLY>>;

     line lnTDLY_SEL
         <port TDLY_SEL> ->
         <pin TDLY_SEL of <instance XIOLHP_TDLY>>;

    line lnOSR_IOLHP
         <port OSR_IOLHP> ->
         [<pin DIN0 of <instance OSRMUX>>#| - 3, ] ->
         <pin DIN0 of <instance OSRMUX>>,

         [<pin DIN0 of <instance OSRMUX>>#| - 3, <port OSR_IOLHP>#-] ->
         [ , <pin DIN1 of <instance OSRMUX>>#-] ->
         <pin DIN1 of <instance OSRMUX>>;

    line lnISR_IOLHP
         <port ISR_IOLHP> ->
         [<pin DIN0 of <instance ISRMUX>>#| - 3, ] ->
         <pin DIN0 of <instance ISRMUX>>,

         [<pin DIN0 of <instance ISRMUX>>#| - 3, <port ISR_IOLHP>#-] ->
         [ , <pin DIN1 of <instance ISRMUX>>#-] ->
         <pin DIN1 of <instance ISRMUX>>;

    line lnDLY_TDLY
        <pin D_DLY of <instance XIOLHP_TDLY>> ->
        [ <pin DIN0 of <instance CLKMUX>>#| + 10, ] ->
        [ , <pin DIN1 of <instance TO_CAS_OUTMUX>>#- + 6] ->
        [  <pin DIN1 of <instance TO_CAS_OUTMUX>>#| - 3, ] ->
        [ , <pin DIN1 of <instance TO_CAS_OUTMUX>>#-] ->
        <pin DIN1 of <instance TO_CAS_OUTMUX>>;

    line lnOUTEN
        <pin OUTEN of <instance XTREG_TDDR_HP>> ->
        [<pin DIN0 of <instance TERMBYTE_MUX>>#| - 3, ] ->
        [ , <pin DIN0 of <instance TERMBYTE_MUX>>#-] ->
        <pin DIN0 of <instance TERMBYTE_MUX>>;


//
//    //
//    // Map lines to nets in the logic counterpart
//
    map (
        <line lnIFIFO_WADDR0     >                => <wire ntIFIFO_WADDR[0]          of device IOLHP (structure netlist)> ,
        <line lnIFIFO_WADDR1     >                => <wire ntIFIFO_WADDR[1]          of device IOLHP (structure netlist)> ,
        <line lnIFIFO_WADDR2     >                => <wire ntIFIFO_WADDR[2]          of device IOLHP (structure netlist)> ,
        <line lnIFIFO_RADDR0     >                => <wire ntIFIFO_RADDR[0]          of device IOLHP (structure netlist)> ,
        <line lnIFIFO_RADDR1     >                => <wire ntIFIFO_RADDR[1]          of device IOLHP (structure netlist)> ,
        <line lnIFIFO_RADDR2     >                => <wire ntIFIFO_RADDR[2]          of device IOLHP (structure netlist)> ,
        <line lnIDLY_DYN_SET0    >                => <wire ntIDLY_DYN_SET[0]         of device IOLHP (structure netlist)> ,
        <line lnIDLY_DYN_SET1    >                => <wire ntIDLY_DYN_SET[1]         of device IOLHP (structure netlist)> ,
        <line lnIDLY_DYN_SET2    >                => <wire ntIDLY_DYN_SET[2]         of device IOLHP (structure netlist)> ,
        <line lnIDLY_DYN_SET3    >                => <wire ntIDLY_DYN_SET[3]         of device IOLHP (structure netlist)> ,
        <line lnIDLY_DYN_SET4    >                => <wire ntIDLY_DYN_SET[4]         of device IOLHP (structure netlist)> ,
        <line lnIDLY_DYN_SET5    >                => <wire ntIDLY_DYN_SET[5]         of device IOLHP (structure netlist)> ,
        <line lnIDLY_DYN_SET6    >                => <wire ntIDLY_DYN_SET[6]         of device IOLHP (structure netlist)> ,
        <line lnIDLY_DYN_SET7    >                => <wire ntIDLY_DYN_SET[7]         of device IOLHP (structure netlist)> ,
        <line lnODLY_DYN_SET0    >                => <wire ntODLY_DYN_SET[0]         of device IOLHP (structure netlist)> ,
        <line lnODLY_DYN_SET1    >                => <wire ntODLY_DYN_SET[1]         of device IOLHP (structure netlist)> ,
        <line lnODLY_DYN_SET2    >                => <wire ntODLY_DYN_SET[2]         of device IOLHP (structure netlist)> ,
        <line lnODLY_DYN_SET3    >                => <wire ntODLY_DYN_SET[3]         of device IOLHP (structure netlist)> ,
        <line lnODLY_DYN_SET4    >                => <wire ntODLY_DYN_SET[4]         of device IOLHP (structure netlist)> ,
        <line lnODLY_DYN_SET5    >                => <wire ntODLY_DYN_SET[5]         of device IOLHP (structure netlist)> ,
        <line lnODLY_DYN_SET6    >                => <wire ntODLY_DYN_SET[6]         of device IOLHP (structure netlist)> ,
        <line lnODLY_DYN_SET7    >                => <wire ntODLY_DYN_SET[7]         of device IOLHP (structure netlist)> ,
        <line lnRX_DATA0         >                => <wire ntRX_DATA[0]              of device IOLHP (structure netlist)> ,
        <line lnRX_DATA1         >                => <wire ntRX_DATA[1]              of device IOLHP (structure netlist)> ,
        <line lnRX_DATA2         >                => <wire ntRX_DATA[2]              of device IOLHP (structure netlist)> ,
        <line lnRX_DATA3         >                => <wire ntRX_DATA[3]              of device IOLHP (structure netlist)> ,
        <line lnRX_DATA4         >                => <wire ntRX_DATA[4]              of device IOLHP (structure netlist)> ,
        <line lnRX_DATA5         >                => <wire ntRX_DATA[5]              of device IOLHP (structure netlist)> ,
        <line lnRX_DATA6         >                => <wire ntRX_DATA[6]              of device IOLHP (structure netlist)> ,
        <line lnRX_DATA7         >                => <wire ntRX_DATA[7]              of device IOLHP (structure netlist)> ,
        <line lnTX_DATA0         >                => <wire ntTX_DATA[0]              of device IOLHP (structure netlist)> ,
        <line lnTX_DATA1         >                => <wire ntTX_DATA[1]              of device IOLHP (structure netlist)> ,
        <line lnTX_DATA2         >                => <wire ntTX_DATA[2]              of device IOLHP (structure netlist)> ,
        <line lnTX_DATA3         >                => <wire ntTX_DATA[3]              of device IOLHP (structure netlist)> ,
        <line lnTX_DATA4         >                => <wire ntTX_DATA[4]              of device IOLHP (structure netlist)> ,
        <line lnTX_DATA5         >                => <wire ntTX_DATA[5]              of device IOLHP (structure netlist)> ,
        <line lnTX_DATA6         >                => <wire ntTX_DATA[6]              of device IOLHP (structure netlist)> ,
        <line lnTX_DATA7         >                => <wire ntTX_DATA[7]              of device IOLHP (structure netlist)> ,
        <line lnTS_CTRL0         >                => <wire ntTS_CTRL[0]              of device IOLHP (structure netlist)> ,
        <line lnTS_CTRL1         >                => <wire ntTS_CTRL[1]              of device IOLHP (structure netlist)> ,
        <line lnTS_CTRL2         >                => <wire ntTS_CTRL[2]              of device IOLHP (structure netlist)> ,
        <line lnTS_CTRL3         >                => <wire ntTS_CTRL[3]              of device IOLHP (structure netlist)> ,
        <line lnTS_CTRL4         >                => <wire ntTS_CTRL[4]              of device IOLHP (structure netlist)> ,
        <line lnTS_CTRL5         >                => <wire ntTS_CTRL[5]              of device IOLHP (structure netlist)> ,
        <line lnTS_CTRL6         >                => <wire ntTS_CTRL[6]              of device IOLHP (structure netlist)> ,
        <line lnTS_CTRL7         >                => <wire ntTS_CTRL[7]              of device IOLHP (structure netlist)> ,
        <line lnDI_O0             >                => <wire ntDI_O0                  of device IOLHP (structure netlist)> ,
        <line lnDI_O1             >                => <wire ntDI_O1                  of device IOLHP (structure netlist)> ,
        <line lnDI_O2             >                => <wire ntDI_O2                  of device IOLHP (structure netlist)> ,
        <line lnZHOLD_O0          >                => <wire ntZHOLD_O0               of device IOLHP (structure netlist)> ,
        <line lnZHOLD_O1          >                => <wire ntZHOLD_O1               of device IOLHP (structure netlist)> ,
        <line lnM0_REG            >                => <wire ntM0_REG                 of device IOLHP (structure netlist)> ,
        <line lnM1_REG            >                => <wire ntM1_REG                 of device IOLHP (structure netlist)> ,
        <line lnM2_REG            >                => <wire ntM2_REG                 of device IOLHP (structure netlist)> ,
        <line lnM3_REG            >                => <wire ntM3_REG                 of device IOLHP (structure netlist)> ,
        <line lnM0                >                => <wire ntM0                     of device IOLHP (structure netlist)> ,
        <line lnM1                >                => <wire ntM1                     of device IOLHP (structure netlist)> ,
        <line lnM2                >                => <wire ntM2                     of device IOLHP (structure netlist)> ,
        <line lnDLY_ZHOLD         >                => <wire ntDLY_ZHOLD              of device IOLHP (structure netlist)> ,
        <line lnDLY_ODLY          >                => <wire ntDLY_ODLY               of device IOLHP (structure netlist)> ,
        <line lnCLK_STG0          >                => <wire ntCLK_STG0               of device IOLHP (structure netlist)> ,
        <line lnCLKB_STG0         >                => <wire ntCLKB_STG0              of device IOLHP (structure netlist)> ,
        <line lnHSMEM_CLK         >                => <wire ntHSMEM_CLK              of device IOLHP (structure netlist)> ,
        <line lnHSMEM_CLKB        >                => <wire ntHSMEM_CLKB             of device IOLHP (structure netlist)> ,
        <line lnCLK_STG1_0        >                => <wire ntCLK_STG1_0             of device IOLHP (structure netlist)> ,
        <line lnCLK_STG1_1        >                => <wire ntCLK_STG1_1             of device IOLHP (structure netlist)> ,
        <line lnCLK_STG1_2        >                => <wire ntCLK_STG1_2             of device IOLHP (structure netlist)> ,
        <line lnCLK_STG2_0        >                => <wire ntCLK_STG2_0             of device IOLHP (structure netlist)> ,
        <line lnCLK_STG2_1        >                => <wire ntCLK_STG2_1             of device IOLHP (structure netlist)> ,
        <line lnCLK_STG3          >                => <wire ntCLK_STG3               of device IOLHP (structure netlist)> ,
        <line lnCLK_FOR_BS        >                => <wire ntCLK_FOR_BS             of device IOLHP (structure netlist)> ,
        <line lnCLK_STG4          >                => <wire ntCLK_STG4               of device IOLHP (structure netlist)> ,
        <line lnCLK_STG5          >                => <wire ntCLK_STG5               of device IOLHP (structure netlist)> ,
        <line lnCLK_STG6_0        >                => <wire ntCLK_STG6_0             of device IOLHP (structure netlist)> ,
        <line lnCLK_STG6_1        >                => <wire ntCLK_STG6_1             of device IOLHP (structure netlist)> ,
        <line lnCLK_STG6_2        >                => <wire ntCLK_STG6_2             of device IOLHP (structure netlist)> ,
        <line lnISR               >                => <wire ntISR                    of device IOLHP (structure netlist)> ,
        <line lnOSR               >                => <wire ntOSR                    of device IOLHP (structure netlist)> ,
        <line lnTO                >                => <wire ntTO                     of device IOLHP (structure netlist)> ,
       //<line lnQ_SHF0            >                => <wire ntQ_SHF0                 of device IOLHP (structure netlist)> ,
       //<line lnQ_SHF1            >                => <wire ntQ_SHF1               of device IOLHP (structure netlist)> ,
        <line lnDO_DDR            >                => <wire ntDO_DDR                 of device IOLHP (structure netlist)> ,
        <line lnDO_SDR            >                => <wire ntDO_SDR                 of device IOLHP (structure netlist)> ,
        <line lnDO_DD             >                => <wire ntDO_DD                  of device IOLHP (structure netlist)> ,
        <line lnBSCLK             >                => <wire ntBSCLK                  of device IOLHP (structure netlist)> ,
        <line lnDLY_IDLY          >                => <wire ntDLY_IDLY               of device IOLHP (structure netlist)> ,
        <line lnDO_R              >                => <wire ntDO_R                   of device IOLHP (structure netlist)> ,
//        <line lnOFB_REG           >                => <wire ntOFB_REG              of device IOLHP (structure netlist)> ,
//        <line lnTERM_DDR          >                => <wire ntTERM_DDR               of device IOLHP (structure netlist)> ,
        <line lnINBUF_DYN_DIS_N   >                => <wire ntINBUF_DYN_DIS_N        of device IOLHP (structure netlist)> ,
        <line lnMIPI_SW_DYN       >                => <wire ntMIPI_SW_DYN            of device IOLHP (structure netlist)> ,
        <line lnBITSLIP           >                => <wire ntBITSLIP                of device IOLHP (structure netlist)> ,
        <line lnISHIFTIN0         >                => <wire ntISHIFTIN0              of device IOLHP (structure netlist)> ,
        <line lnISHIFTIN1         >                => <wire ntISHIFTIN1              of device IOLHP (structure netlist)> ,
//        <line lnISR_IOLHP         >                => <wire ntISR_IOLHP              of device IOLHP (structure netlist)> ,
        <line lnIDLY_SEL          >                => <wire ntIDLY_SEL               of device IOLHP (structure netlist)> ,
        <line lnODLY_SEL          >                => <wire ntODLY_SEL               of device IOLHP (structure netlist)> ,
        <line lnDESCLK            >                => <wire ntDESCLK                 of device IOLHP (structure netlist)> ,
        <line lnICLK              >                => <wire ntICLK                   of device IOLHP (structure netlist)> ,
        <line lnICLKB             >                => <wire ntICLKB                  of device IOLHP (structure netlist)> ,
        <line lnOCLK              >                => <wire ntOCLK                   of device IOLHP (structure netlist)> ,
        <line lnOCLKB             >                => <wire ntOCLKB                  of device IOLHP (structure netlist)> ,
        <line lnICLKDIV           >                => <wire ntICLKDIV                of device IOLHP (structure netlist)> ,
        <line lnDYN_CLKPOL        >                => <wire ntDYN_CLKPOL             of device IOLHP (structure netlist)> ,
        <line lnDYN_CLKDIVPOL     >                => <wire ntDYN_CLKDIVPOL          of device IOLHP (structure netlist)> ,
        <line lnICE0              >                => <wire ntICE0                   of device IOLHP (structure netlist)> ,
        <line lnICE1              >                => <wire ntICE1                   of device IOLHP (structure netlist)> ,
        <line lnDO_CAS_IN         >                => <wire ntDO_CAS_IN              of device IOLHP (structure netlist)> ,
//      <line lnOSR_IOLHP         >                => <wire ntOSR_IOLHP              of device IOLHP (structure netlist)> ,
        <line lnTO_CAS_IN         >                => <wire ntTO_CAS_IN              of device IOLHP (structure netlist)> ,
        <line lnTERM_BYTEIN       >                => <wire ntTERM_BYTEIN            of device IOLHP (structure netlist)> ,
        <line lnTERM_CAS_OUT      >                => <wire ntTERM_CAS_OUT           of device IOLHP (structure netlist)> ,
        <line lnTERMBYTE_OUT      >                => <wire ntTERMBYTE_OUT           of device IOLHP (structure netlist)> ,
        <line lnTERM_DDR      >                    => <wire ntTERM_DDR               of device IOLHP (structure netlist)> ,
        <line lnTERM_SDR      >                    => <wire ntTERM_SDR               of device IOLHP (structure netlist)> ,
        <line lnTRI_DD      >                      => <wire ntTRI_DD                 of device IOLHP (structure netlist)> ,
        <line lnTRI_DDR      >                     => <wire ntTRI_DDR                of device IOLHP (structure netlist)> ,
        <line lnTRI_SDR      >                     => <wire ntTRI_SDR                of device IOLHP (structure netlist)> ,

        <line lnTBYTE_OUT     >                    => <wire ntTBYTE_OUT              of device IOLHP (structure netlist)> ,
        <line lnOCLKDIV           >                => <wire ntOCLKDIV                of device IOLHP (structure netlist)> ,
        <line lnOCLKDIVB          >                => <wire ntOCLKDIVB               of device IOLHP (structure netlist)> ,
        <line lnSERCLK            >                => <wire ntSERCLK                 of device IOLHP (structure netlist)> ,
        <line lnSERCLKB           >                => <wire ntSERCLKB                of device IOLHP (structure netlist)> ,
        <line lnDI                >                => <wire ntDI                     of device IOLHP (structure netlist)> ,
        <line lnDI_N              >                => <wire ntDI_N                   of device IOLHP (structure netlist)> ,
        <line lnDI_FROM_SRB       >                => <wire ntDI_FROM_SRB            of device IOLHP (structure netlist)> ,
        <line lnTERM_CAS_IN       >                => <wire ntTERM_CAS_IN            of device IOLHP (structure netlist)> ,
        <line lnOCE               >                => <wire ntOCE                    of device IOLHP (structure netlist)> ,
        <line lnUPD0_SHIFT        >                => <wire ntUPD0_SHIFT             of device IOLHP (structure netlist)> ,
        <line lnUPD1_SHIFT        >                => <wire ntUPD1_SHIFT             of device IOLHP (structure netlist)> ,
        <line lnOSHIFTIN0         >                => <wire ntOSHIFTIN0              of device IOLHP (structure netlist)> ,
        <line lnOSHIFTIN1         >                => <wire ntOSHIFTIN1              of device IOLHP (structure netlist)> ,
        <line lnDI_MIPI           >                => <wire ntDI_MIPI                of device IOLHP (structure netlist)> ,
        <line lnT_BYTEIN          >                => <wire ntT_BYTEIN               of device IOLHP (structure netlist)> ,
        <line lnTCE               >                => <wire ntTCE                    of device IOLHP (structure netlist)> ,
        <line lnTFB               >                => <wire ntTFB                    of device IOLHP (structure netlist)> ,
        <line lnTERM_FB           >                => <wire ntTERM_FB                of device IOLHP (structure netlist)> ,
        <line lnRSTN_OUT          >                => <wire ntRSTN_OUT               of device IOLHP (structure netlist)> ,
        <line lnISHIFTOUT0        >                => <wire ntISHIFTOUT0             of device IOLHP (structure netlist)> ,
        <line lnISHIFTOUT1        >                => <wire ntISHIFTOUT1             of device IOLHP (structure netlist)> ,
        <line lnOFB               >                => <wire ntOFB                    of device IOLHP (structure netlist)> ,
        <line lnDO_CAS_OUT        >                => <wire ntDO_CAS_OUT             of device IOLHP (structure netlist)> ,
        <line lnDO_OUT            >                => <wire ntDO_OUT                 of device IOLHP (structure netlist)> ,
        <line lnDO_P              >                => <wire ntDO_P                   of device IOLHP (structure netlist)> ,
        <line lnDO_N              >                => <wire ntDO_N                   of device IOLHP (structure netlist)> ,
//       <line lnTERM_OUT         >                => <wire ntTERM_OUT               of device IOLHP (structure netlist)> ,
        <line lnTERM              >                => <wire ntTERM                   of device IOLHP (structure netlist)> ,
        <line lnOSHIFTOUT0        >                => <wire ntOSHIFTOUT0             of device IOLHP (structure netlist)> ,
        <line lnOSHIFTOUT1        >                => <wire ntOSHIFTOUT1             of device IOLHP (structure netlist)> ,
        <line lnTO_CAS_OUT        >                => <wire ntTO_CAS_OUT             of device IOLHP (structure netlist)> ,
        <line lnTDLY_LTH_EN_B     >                => <wire ntTDLY_LTH_EN_B          of device IOLHP (structure netlist)> ,
        <line lnTDLY_SEL          >                => <wire ntTDLY_SEL               of device IOLHP (structure netlist)> ,
        <line lnOSR_IOLHP         >                => <wire ntOSR_IOLHP              of device IOLHP (structure netlist)> ,
        <line lnISR_IOLHP         >                => <wire ntISR_IOLHP              of device IOLHP (structure netlist)> ,
        <line lnDLY_TDLY          >                => <wire ntDLY_TDLY               of device IOLHP (structure netlist)> ,
        <line lnMUX_MIPI          >                => <wire ntMUX_MIPI               of device IOLHP (structure netlist)> ,
        <line lnOUTEN             >                => <wire ntOUTEN                  of device IOLHP (structure netlist)>
        );

}; // end of schematic schm of IOLHP

/*******************************************************************************

  Device    [IOLHP]

  Author    []

  Abstract  [The floorplan schematic for IOLHP]

  Revision History:

********************************************************************************/

floorplan
schematic floorplan_view of IOLHP // pragma PAP_ARC_SHOW_BOUNDING_BOX
{
    generate ( 20*8 # 20*8 );

    device IOLHR_IL_CLKGEN (symbol fpsym_clki)   XIOLHR_IL_CLKGEN
        @[1*8 + 1, 4*8];
    device IOLHR_OL_CLKGEN (symbol fpsym_clko)   XIOLHR_OL_CLKGEN
        @[1*8 + 1, 12*8];
    device IREG_IDDR (symbol fpsym_id)           XIREG_IDDR
        @[6*8, 4*8];
    device OREG_ODDR (symbol fpsym_od)           XOREG_ODDR
        @[6*8, 12*8];
    device TREG_TDDR (symbol fpsym_td)           XTREG_TDDR
        @[11*8, 4*8];
    device IOLHR_IDLY (symbol fpsym_idly)        XIOLHR_IDLY
        @[11*8, 12*8];
   device IOLHR_ZHOLD (symbol fpsym_zh)         XIOLHR_ZHOLD
        @[16*8, 4*8];
   device IOLHR_ODLY (symbol fpsym_odly)         XIOLHR_ODLY
        @[16*8, 12*8];
    map (
         <instance XIOLHR_IL_CLKGEN >   => <instance XIOLHR_IL_CLKGEN of device IOLHR (structure fp_struct)> ,
         <instance XIOLHR_OL_CLKGEN>    => <instance XIOLHR_OL_CLKGEN of device IOLHR (structure fp_struct)> ,
         <instance XIREG_IDDR>          => <instance XIREG_IDDR       of device IOLHR (structure fp_struct)> ,
         <instance XOREG_ODDR>          => <instance XOREG_ODDR       of device IOLHR (structure fp_struct)> ,
         <instance XTREG_TDDR>          => <instance XTREG_TDDR       of device IOLHR (structure fp_struct)> ,
         <instance XIOLHR_IDLY>         => <instance XIOLHR_IDLY      of device IOLHR (structure fp_struct)> ,
         <instance XIOLHR_ZHOLD>        => <instance XIOLHR_ZHOLD     of device IOLHR (structure fp_struct)> ,
         <instance XIOLHR_ODLY>         => <instance XIOLHR_ODLY      of device IOLHR (structure fp_struct)>
        );
};


