Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Oct 25 23:12:36 2020
| Host         : LAPTOP-V6JJOPEA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_control_sets_placed.rpt
| Design       : Processor
| Device       : xc7k70t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              73 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | IR[15]_i_1_n_0                      | MEM_BUS_CONTROL0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | MD[11]_i_1_n_0                      | MD[15]_i_1_n_0   |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | FSM_sequential_NextState[4]_i_1_n_0 |                  |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG | MA[11]_i_1_n_0                      |                  |                3 |             12 |         4.00 |
|  CLK_IBUF_BUFG | PC[11]_i_1_n_0                      |                  |                5 |             12 |         2.40 |
|  CLK_IBUF_BUFG | MD[11]_i_1_n_0                      |                  |                4 |             12 |         3.00 |
|  CLK_IBUF_BUFG | AC[15]_i_2_n_0                      | MEM_BUS_CONTROL0 |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG | IR[15]_i_1_n_0                      |                  |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | MEM_BUS_CONTROL0                    |                  |                4 |             16 |         4.00 |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+


