Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 27 22:20:40 2018
| Host         : C-13142 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -36.614     -286.043                     11                  335        0.143        0.000                      0                  335        4.500        0.000                       0                   164  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -36.614     -286.043                     11                  335        0.143        0.000                      0                  335        4.500        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           11  Failing Endpoints,  Worst Slack      -36.614ns,  Total Violation     -286.043ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.614ns  (required time - arrival time)
  Source:                 b2d_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.677ns  (logic 31.118ns (66.666%)  route 15.559ns (33.334%))
  Logic Levels:           96  (CARRY4=77 DSP48E1=1 LUT2=17 LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.544     5.065    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  b2d_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  b2d_din_reg[3]/Q
                         net (fo=1, routed)           0.592     6.175    m_b2d/din[3]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[3]_P[24])
                                                      3.841    10.016 f  m_b2d/data1/P[24]
                         net (fo=3, routed)           0.779    10.795    m_b2d/data1_n_81
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.919 r  m_b2d/data[10]_i_177/O
                         net (fo=1, routed)           0.000    10.919    m_b2d/data[10]_i_177_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.320 r  m_b2d/data_reg[10]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.320    m_b2d/data_reg[10]_i_163_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.654 r  m_b2d/data_reg[10]_i_158/O[1]
                         net (fo=2, routed)           0.639    12.293    m_b2d/data_reg[10]_i_158_n_6
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    12.876 r  m_b2d/data_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.876    m_b2d/data_reg[10]_i_136_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.993 r  m_b2d/data_reg[10]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.993    m_b2d/data_reg[10]_i_133_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.247 r  m_b2d/data_reg[10]_i_108/CO[0]
                         net (fo=17, routed)          0.712    13.959    m_b2d/data_reg[10]_i_108_n_3
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.367    14.326 r  m_b2d/data[10]_i_172/O
                         net (fo=1, routed)           0.000    14.326    m_b2d/data[10]_i_172_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.839 r  m_b2d/data_reg[10]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.839    m_b2d/data_reg[10]_i_141_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.956 r  m_b2d/data_reg[10]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.956    m_b2d/data_reg[10]_i_117_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.073 r  m_b2d/data_reg[10]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.073    m_b2d/data_reg[10]_i_109_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.327 r  m_b2d/data_reg[10]_i_84/CO[0]
                         net (fo=17, routed)          0.718    16.045    m_b2d/data_reg[10]_i_84_n_3
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.367    16.412 r  m_b2d/data[10]_i_155/O
                         net (fo=1, routed)           0.000    16.412    m_b2d/data[10]_i_155_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.944 r  m_b2d/data_reg[10]_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.944    m_b2d/data_reg[10]_i_122_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  m_b2d/data_reg[10]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.058    m_b2d/data_reg[10]_i_112_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  m_b2d/data_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    17.172    m_b2d/data_reg[10]_i_90_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.443 r  m_b2d/data_reg[10]_i_67/CO[0]
                         net (fo=17, routed)          0.823    18.267    m_b2d/data_reg[10]_i_67_n_3
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.373    18.640 r  m_b2d/data[10]_i_131/O
                         net (fo=1, routed)           0.000    18.640    m_b2d/data[10]_i_131_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.153 r  m_b2d/data_reg[10]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.153    m_b2d/data_reg[10]_i_98_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.270 r  m_b2d/data_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    19.270    m_b2d/data_reg[10]_i_93_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.387 r  m_b2d/data_reg[10]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.387    m_b2d/data_reg[10]_i_87_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.641 r  m_b2d/data_reg[10]_i_66/CO[0]
                         net (fo=17, routed)          0.693    20.334    m_b2d/data_reg[10]_i_66_n_3
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.367    20.701 r  m_b2d/data[10]_i_107/O
                         net (fo=1, routed)           0.000    20.701    m_b2d/data[10]_i_107_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.233 r  m_b2d/data_reg[10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.233    m_b2d/data_reg[10]_i_74_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  m_b2d/data_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    21.347    m_b2d/data_reg[10]_i_69_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  m_b2d/data_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.461    m_b2d/data_reg[10]_i_68_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.732 r  m_b2d/data_reg[10]_i_63/CO[0]
                         net (fo=17, routed)          0.672    22.404    m_b2d/data_reg[10]_i_63_n_3
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    23.173 r  m_b2d/data_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.173    m_b2d/data_reg[10]_i_53_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.290 r  m_b2d/data_reg[10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.290    m_b2d/data_reg[10]_i_48_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.407 r  m_b2d/data_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.407    m_b2d/data_reg[10]_i_47_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.661 r  m_b2d/data_reg[10]_i_34/CO[0]
                         net (fo=17, routed)          0.721    24.382    m_b2d/data_reg[10]_i_34_n_3
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.367    24.749 r  m_b2d/data[10]_i_62/O
                         net (fo=1, routed)           0.000    24.749    m_b2d/data[10]_i_62_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.281 r  m_b2d/data_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.281    m_b2d/data_reg[10]_i_29_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.395 r  m_b2d/data_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.395    m_b2d/data_reg[10]_i_24_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.509 r  m_b2d/data_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.509    m_b2d/data_reg[10]_i_23_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.780 r  m_b2d/data_reg[10]_i_14/CO[0]
                         net (fo=17, routed)          0.656    26.436    m_b2d/data_reg[10]_i_14_n_3
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    27.205 r  m_b2d/data_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.205    m_b2d/data_reg[10]_i_18_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.322 r  m_b2d/data_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.322    m_b2d/data_reg[10]_i_9_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.439 r  m_b2d/data_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.439    m_b2d/data_reg[10]_i_8_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.693 r  m_b2d/data_reg[10]_i_4/CO[0]
                         net (fo=17, routed)          0.721    28.414    m_b2d/data_reg[10]_i_4_n_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.367    28.781 r  m_b2d/data[10]_i_41/O
                         net (fo=1, routed)           0.000    28.781    m_b2d/data[10]_i_41_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.313 r  m_b2d/data_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.313    m_b2d/data_reg[10]_i_17_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.427 r  m_b2d/data_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.427    m_b2d/data_reg[10]_i_7_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.541 r  m_b2d/data_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.541    m_b2d/data_reg[10]_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.812 r  m_b2d/data_reg[10]_i_2/CO[0]
                         net (fo=18, routed)          0.689    30.501    m_b2d/p_0_in[10]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.373    30.874 r  m_b2d/data[9]_i_20/O
                         net (fo=1, routed)           0.000    30.874    m_b2d/data[9]_i_20_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.387 r  m_b2d/data_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.387    m_b2d/data_reg[9]_i_11_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  m_b2d/data_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.504    m_b2d/data_reg[9]_i_6_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.621 r  m_b2d/data_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.621    m_b2d/data_reg[9]_i_3_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.875 r  m_b2d/data_reg[9]_i_2/CO[0]
                         net (fo=18, routed)          0.580    32.455    m_b2d/p_0_in[9]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.367    32.822 r  m_b2d/data[8]_i_19/O
                         net (fo=1, routed)           0.000    32.822    m_b2d/data[8]_i_19_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.355 r  m_b2d/data_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.355    m_b2d/data_reg[8]_i_11_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.472 r  m_b2d/data_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.472    m_b2d/data_reg[8]_i_6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.589 r  m_b2d/data_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.589    m_b2d/data_reg[8]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.843 r  m_b2d/data_reg[8]_i_2/CO[0]
                         net (fo=18, routed)          0.708    34.551    m_b2d/p_0_in[8]
    SLICE_X12Y104        LUT2 (Prop_lut2_I0_O)        0.367    34.918 r  m_b2d/data[7]_i_17/O
                         net (fo=1, routed)           0.000    34.918    m_b2d/data[7]_i_17_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.294 r  m_b2d/data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.294    m_b2d/data_reg[7]_i_11_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.411 r  m_b2d/data_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.411    m_b2d/data_reg[7]_i_6_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  m_b2d/data_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.528    m_b2d/data_reg[7]_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.782 r  m_b2d/data_reg[7]_i_2/CO[0]
                         net (fo=18, routed)          0.807    36.590    m_b2d/p_0_in[7]
    SLICE_X11Y106        LUT2 (Prop_lut2_I0_O)        0.367    36.957 r  m_b2d/data[6]_i_20/O
                         net (fo=1, routed)           0.000    36.957    m_b2d/data[6]_i_20_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.489 r  m_b2d/data_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.489    m_b2d/data_reg[6]_i_11_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.603 r  m_b2d/data_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.603    m_b2d/data_reg[6]_i_6_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.717 r  m_b2d/data_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.717    m_b2d/data_reg[6]_i_3_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.988 r  m_b2d/data_reg[6]_i_2/CO[0]
                         net (fo=18, routed)          0.726    38.713    m_b2d/p_0_in[6]
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.373    39.086 r  m_b2d/data[5]_i_20/O
                         net (fo=1, routed)           0.000    39.086    m_b2d/data[5]_i_20_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.599 r  m_b2d/data_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.599    m_b2d/data_reg[5]_i_11_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.716 r  m_b2d/data_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.716    m_b2d/data_reg[5]_i_6_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.833 r  m_b2d/data_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.833    m_b2d/data_reg[5]_i_3_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.087 r  m_b2d/data_reg[5]_i_2/CO[0]
                         net (fo=18, routed)          0.710    40.797    m_b2d/p_0_in[5]
    SLICE_X9Y111         LUT2 (Prop_lut2_I0_O)        0.367    41.164 r  m_b2d/data[4]_i_19/O
                         net (fo=1, routed)           0.000    41.164    m_b2d/data[4]_i_19_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.714 r  m_b2d/data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.714    m_b2d/data_reg[4]_i_11_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.828 r  m_b2d/data_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.828    m_b2d/data_reg[4]_i_6_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  m_b2d/data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.942    m_b2d/data_reg[4]_i_3_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.213 r  m_b2d/data_reg[4]_i_2/CO[0]
                         net (fo=18, routed)          0.810    43.023    m_b2d/p_0_in[4]
    SLICE_X10Y112        LUT2 (Prop_lut2_I0_O)        0.373    43.396 r  m_b2d/data[3]_i_20/O
                         net (fo=1, routed)           0.000    43.396    m_b2d/data[3]_i_20_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.909 r  m_b2d/data_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.909    m_b2d/data_reg[3]_i_11_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.026 r  m_b2d/data_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.026    m_b2d/data_reg[3]_i_6_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.143 r  m_b2d/data_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.143    m_b2d/data_reg[3]_i_3_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.397 r  m_b2d/data_reg[3]_i_2/CO[0]
                         net (fo=18, routed)          0.729    45.126    m_b2d/p_0_in[3]
    SLICE_X9Y115         LUT2 (Prop_lut2_I0_O)        0.367    45.493 r  m_b2d/data[2]_i_19/O
                         net (fo=1, routed)           0.000    45.493    m_b2d/data[2]_i_19_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.025 r  m_b2d/data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.025    m_b2d/data_reg[2]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.139 r  m_b2d/data_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.139    m_b2d/data_reg[2]_i_5_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.253 r  m_b2d/data_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.253    m_b2d/data_reg[2]_i_3_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.524 r  m_b2d/data_reg[2]_i_2/CO[0]
                         net (fo=17, routed)          0.788    47.312    m_b2d/p_0_in[2]
    SLICE_X11Y116        LUT2 (Prop_lut2_I0_O)        0.373    47.685 r  m_b2d/data[1]_i_19/O
                         net (fo=1, routed)           0.000    47.685    m_b2d/data[1]_i_19_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.217 r  m_b2d/data_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.217    m_b2d/data_reg[1]_i_10_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.331 r  m_b2d/data_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.331    m_b2d/data_reg[1]_i_5_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.445 r  m_b2d/data_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.445    m_b2d/data_reg[1]_i_3_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.716 r  m_b2d/data_reg[1]_i_2/CO[0]
                         net (fo=17, routed)          0.845    49.561    m_b2d/p_0_in[1]
    SLICE_X12Y117        LUT2 (Prop_lut2_I0_O)        0.373    49.934 r  m_b2d/data[0]_i_19/O
                         net (fo=1, routed)           0.000    49.934    m_b2d/data[0]_i_19_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.447 r  m_b2d/data_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.447    m_b2d/data_reg[0]_i_10_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.564 r  m_b2d/data_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.564    m_b2d/data_reg[0]_i_5_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.681 r  m_b2d/data_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.681    m_b2d/data_reg[0]_i_3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.935 r  m_b2d/data_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.440    51.375    m_b2d/p_0_in[0]
    SLICE_X13Y117        LUT3 (Prop_lut3_I2_O)        0.367    51.742 r  m_b2d/data[0]_i_1/O
                         net (fo=1, routed)           0.000    51.742    m_b2d/data[0]_i_1_n_0
    SLICE_X13Y117        FDRE                                         r  m_b2d/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.607    14.948    m_b2d/clk
    SLICE_X13Y117        FDRE                                         r  m_b2d/data_reg[0]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X13Y117        FDRE (Setup_fdre_C_D)        0.029    15.129    m_b2d/data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -51.742    
  -------------------------------------------------------------------
                         slack                                -36.614    

Slack (VIOLATED) :        -34.420ns  (required time - arrival time)
  Source:                 b2d_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.532ns  (logic 29.750ns (66.805%)  route 14.782ns (33.195%))
  Logic Levels:           91  (CARRY4=73 DSP48E1=1 LUT2=16 LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.544     5.065    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  b2d_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  b2d_din_reg[3]/Q
                         net (fo=1, routed)           0.592     6.175    m_b2d/din[3]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[3]_P[24])
                                                      3.841    10.016 f  m_b2d/data1/P[24]
                         net (fo=3, routed)           0.779    10.795    m_b2d/data1_n_81
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.919 r  m_b2d/data[10]_i_177/O
                         net (fo=1, routed)           0.000    10.919    m_b2d/data[10]_i_177_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.320 r  m_b2d/data_reg[10]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.320    m_b2d/data_reg[10]_i_163_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.654 r  m_b2d/data_reg[10]_i_158/O[1]
                         net (fo=2, routed)           0.639    12.293    m_b2d/data_reg[10]_i_158_n_6
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    12.876 r  m_b2d/data_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.876    m_b2d/data_reg[10]_i_136_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.993 r  m_b2d/data_reg[10]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.993    m_b2d/data_reg[10]_i_133_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.247 r  m_b2d/data_reg[10]_i_108/CO[0]
                         net (fo=17, routed)          0.712    13.959    m_b2d/data_reg[10]_i_108_n_3
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.367    14.326 r  m_b2d/data[10]_i_172/O
                         net (fo=1, routed)           0.000    14.326    m_b2d/data[10]_i_172_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.839 r  m_b2d/data_reg[10]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.839    m_b2d/data_reg[10]_i_141_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.956 r  m_b2d/data_reg[10]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.956    m_b2d/data_reg[10]_i_117_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.073 r  m_b2d/data_reg[10]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.073    m_b2d/data_reg[10]_i_109_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.327 r  m_b2d/data_reg[10]_i_84/CO[0]
                         net (fo=17, routed)          0.718    16.045    m_b2d/data_reg[10]_i_84_n_3
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.367    16.412 r  m_b2d/data[10]_i_155/O
                         net (fo=1, routed)           0.000    16.412    m_b2d/data[10]_i_155_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.944 r  m_b2d/data_reg[10]_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.944    m_b2d/data_reg[10]_i_122_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  m_b2d/data_reg[10]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.058    m_b2d/data_reg[10]_i_112_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  m_b2d/data_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    17.172    m_b2d/data_reg[10]_i_90_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.443 r  m_b2d/data_reg[10]_i_67/CO[0]
                         net (fo=17, routed)          0.823    18.267    m_b2d/data_reg[10]_i_67_n_3
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.373    18.640 r  m_b2d/data[10]_i_131/O
                         net (fo=1, routed)           0.000    18.640    m_b2d/data[10]_i_131_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.153 r  m_b2d/data_reg[10]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.153    m_b2d/data_reg[10]_i_98_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.270 r  m_b2d/data_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    19.270    m_b2d/data_reg[10]_i_93_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.387 r  m_b2d/data_reg[10]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.387    m_b2d/data_reg[10]_i_87_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.641 r  m_b2d/data_reg[10]_i_66/CO[0]
                         net (fo=17, routed)          0.693    20.334    m_b2d/data_reg[10]_i_66_n_3
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.367    20.701 r  m_b2d/data[10]_i_107/O
                         net (fo=1, routed)           0.000    20.701    m_b2d/data[10]_i_107_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.233 r  m_b2d/data_reg[10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.233    m_b2d/data_reg[10]_i_74_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  m_b2d/data_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    21.347    m_b2d/data_reg[10]_i_69_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  m_b2d/data_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.461    m_b2d/data_reg[10]_i_68_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.732 r  m_b2d/data_reg[10]_i_63/CO[0]
                         net (fo=17, routed)          0.672    22.404    m_b2d/data_reg[10]_i_63_n_3
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    23.173 r  m_b2d/data_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.173    m_b2d/data_reg[10]_i_53_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.290 r  m_b2d/data_reg[10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.290    m_b2d/data_reg[10]_i_48_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.407 r  m_b2d/data_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.407    m_b2d/data_reg[10]_i_47_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.661 r  m_b2d/data_reg[10]_i_34/CO[0]
                         net (fo=17, routed)          0.721    24.382    m_b2d/data_reg[10]_i_34_n_3
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.367    24.749 r  m_b2d/data[10]_i_62/O
                         net (fo=1, routed)           0.000    24.749    m_b2d/data[10]_i_62_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.281 r  m_b2d/data_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.281    m_b2d/data_reg[10]_i_29_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.395 r  m_b2d/data_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.395    m_b2d/data_reg[10]_i_24_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.509 r  m_b2d/data_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.509    m_b2d/data_reg[10]_i_23_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.780 r  m_b2d/data_reg[10]_i_14/CO[0]
                         net (fo=17, routed)          0.656    26.436    m_b2d/data_reg[10]_i_14_n_3
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    27.205 r  m_b2d/data_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.205    m_b2d/data_reg[10]_i_18_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.322 r  m_b2d/data_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.322    m_b2d/data_reg[10]_i_9_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.439 r  m_b2d/data_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.439    m_b2d/data_reg[10]_i_8_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.693 r  m_b2d/data_reg[10]_i_4/CO[0]
                         net (fo=17, routed)          0.721    28.414    m_b2d/data_reg[10]_i_4_n_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.367    28.781 r  m_b2d/data[10]_i_41/O
                         net (fo=1, routed)           0.000    28.781    m_b2d/data[10]_i_41_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.313 r  m_b2d/data_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.313    m_b2d/data_reg[10]_i_17_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.427 r  m_b2d/data_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.427    m_b2d/data_reg[10]_i_7_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.541 r  m_b2d/data_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.541    m_b2d/data_reg[10]_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.812 r  m_b2d/data_reg[10]_i_2/CO[0]
                         net (fo=18, routed)          0.689    30.501    m_b2d/p_0_in[10]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.373    30.874 r  m_b2d/data[9]_i_20/O
                         net (fo=1, routed)           0.000    30.874    m_b2d/data[9]_i_20_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.387 r  m_b2d/data_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.387    m_b2d/data_reg[9]_i_11_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  m_b2d/data_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.504    m_b2d/data_reg[9]_i_6_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.621 r  m_b2d/data_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.621    m_b2d/data_reg[9]_i_3_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.875 r  m_b2d/data_reg[9]_i_2/CO[0]
                         net (fo=18, routed)          0.580    32.455    m_b2d/p_0_in[9]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.367    32.822 r  m_b2d/data[8]_i_19/O
                         net (fo=1, routed)           0.000    32.822    m_b2d/data[8]_i_19_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.355 r  m_b2d/data_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.355    m_b2d/data_reg[8]_i_11_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.472 r  m_b2d/data_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.472    m_b2d/data_reg[8]_i_6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.589 r  m_b2d/data_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.589    m_b2d/data_reg[8]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.843 r  m_b2d/data_reg[8]_i_2/CO[0]
                         net (fo=18, routed)          0.708    34.551    m_b2d/p_0_in[8]
    SLICE_X12Y104        LUT2 (Prop_lut2_I0_O)        0.367    34.918 r  m_b2d/data[7]_i_17/O
                         net (fo=1, routed)           0.000    34.918    m_b2d/data[7]_i_17_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.294 r  m_b2d/data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.294    m_b2d/data_reg[7]_i_11_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.411 r  m_b2d/data_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.411    m_b2d/data_reg[7]_i_6_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  m_b2d/data_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.528    m_b2d/data_reg[7]_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.782 r  m_b2d/data_reg[7]_i_2/CO[0]
                         net (fo=18, routed)          0.807    36.590    m_b2d/p_0_in[7]
    SLICE_X11Y106        LUT2 (Prop_lut2_I0_O)        0.367    36.957 r  m_b2d/data[6]_i_20/O
                         net (fo=1, routed)           0.000    36.957    m_b2d/data[6]_i_20_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.489 r  m_b2d/data_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.489    m_b2d/data_reg[6]_i_11_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.603 r  m_b2d/data_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.603    m_b2d/data_reg[6]_i_6_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.717 r  m_b2d/data_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.717    m_b2d/data_reg[6]_i_3_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.988 r  m_b2d/data_reg[6]_i_2/CO[0]
                         net (fo=18, routed)          0.726    38.713    m_b2d/p_0_in[6]
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.373    39.086 r  m_b2d/data[5]_i_20/O
                         net (fo=1, routed)           0.000    39.086    m_b2d/data[5]_i_20_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.599 r  m_b2d/data_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.599    m_b2d/data_reg[5]_i_11_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.716 r  m_b2d/data_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.716    m_b2d/data_reg[5]_i_6_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.833 r  m_b2d/data_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.833    m_b2d/data_reg[5]_i_3_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.087 r  m_b2d/data_reg[5]_i_2/CO[0]
                         net (fo=18, routed)          0.710    40.797    m_b2d/p_0_in[5]
    SLICE_X9Y111         LUT2 (Prop_lut2_I0_O)        0.367    41.164 r  m_b2d/data[4]_i_19/O
                         net (fo=1, routed)           0.000    41.164    m_b2d/data[4]_i_19_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.714 r  m_b2d/data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.714    m_b2d/data_reg[4]_i_11_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.828 r  m_b2d/data_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.828    m_b2d/data_reg[4]_i_6_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  m_b2d/data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.942    m_b2d/data_reg[4]_i_3_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.213 r  m_b2d/data_reg[4]_i_2/CO[0]
                         net (fo=18, routed)          0.810    43.023    m_b2d/p_0_in[4]
    SLICE_X10Y112        LUT2 (Prop_lut2_I0_O)        0.373    43.396 r  m_b2d/data[3]_i_20/O
                         net (fo=1, routed)           0.000    43.396    m_b2d/data[3]_i_20_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.909 r  m_b2d/data_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.909    m_b2d/data_reg[3]_i_11_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.026 r  m_b2d/data_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.026    m_b2d/data_reg[3]_i_6_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.143 r  m_b2d/data_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.143    m_b2d/data_reg[3]_i_3_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.397 r  m_b2d/data_reg[3]_i_2/CO[0]
                         net (fo=18, routed)          0.729    45.126    m_b2d/p_0_in[3]
    SLICE_X9Y115         LUT2 (Prop_lut2_I0_O)        0.367    45.493 r  m_b2d/data[2]_i_19/O
                         net (fo=1, routed)           0.000    45.493    m_b2d/data[2]_i_19_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.025 r  m_b2d/data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.025    m_b2d/data_reg[2]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.139 r  m_b2d/data_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.139    m_b2d/data_reg[2]_i_5_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.253 r  m_b2d/data_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.253    m_b2d/data_reg[2]_i_3_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.524 r  m_b2d/data_reg[2]_i_2/CO[0]
                         net (fo=17, routed)          0.788    47.312    m_b2d/p_0_in[2]
    SLICE_X11Y116        LUT2 (Prop_lut2_I0_O)        0.373    47.685 r  m_b2d/data[1]_i_19/O
                         net (fo=1, routed)           0.000    47.685    m_b2d/data[1]_i_19_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.217 r  m_b2d/data_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.217    m_b2d/data_reg[1]_i_10_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.331 r  m_b2d/data_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.331    m_b2d/data_reg[1]_i_5_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.445 r  m_b2d/data_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.445    m_b2d/data_reg[1]_i_3_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.716 r  m_b2d/data_reg[1]_i_2/CO[0]
                         net (fo=17, routed)          0.508    49.224    m_b2d/p_0_in[1]
    SLICE_X10Y116        LUT3 (Prop_lut3_I2_O)        0.373    49.597 r  m_b2d/data[1]_i_1/O
                         net (fo=1, routed)           0.000    49.597    m_b2d/data[1]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  m_b2d/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.608    14.949    m_b2d/clk
    SLICE_X10Y116        FDRE                                         r  m_b2d/data_reg[1]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X10Y116        FDRE (Setup_fdre_C_D)        0.077    15.178    m_b2d/data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -49.597    
  -------------------------------------------------------------------
                         slack                                -34.420    

Slack (VIOLATED) :        -32.243ns  (required time - arrival time)
  Source:                 b2d_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        42.357ns  (logic 28.346ns (66.922%)  route 14.010ns (33.078%))
  Logic Levels:           86  (CARRY4=69 DSP48E1=1 LUT2=15 LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.544     5.065    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  b2d_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  b2d_din_reg[3]/Q
                         net (fo=1, routed)           0.592     6.175    m_b2d/din[3]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[3]_P[24])
                                                      3.841    10.016 f  m_b2d/data1/P[24]
                         net (fo=3, routed)           0.779    10.795    m_b2d/data1_n_81
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.919 r  m_b2d/data[10]_i_177/O
                         net (fo=1, routed)           0.000    10.919    m_b2d/data[10]_i_177_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.320 r  m_b2d/data_reg[10]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.320    m_b2d/data_reg[10]_i_163_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.654 r  m_b2d/data_reg[10]_i_158/O[1]
                         net (fo=2, routed)           0.639    12.293    m_b2d/data_reg[10]_i_158_n_6
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    12.876 r  m_b2d/data_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.876    m_b2d/data_reg[10]_i_136_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.993 r  m_b2d/data_reg[10]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.993    m_b2d/data_reg[10]_i_133_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.247 r  m_b2d/data_reg[10]_i_108/CO[0]
                         net (fo=17, routed)          0.712    13.959    m_b2d/data_reg[10]_i_108_n_3
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.367    14.326 r  m_b2d/data[10]_i_172/O
                         net (fo=1, routed)           0.000    14.326    m_b2d/data[10]_i_172_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.839 r  m_b2d/data_reg[10]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.839    m_b2d/data_reg[10]_i_141_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.956 r  m_b2d/data_reg[10]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.956    m_b2d/data_reg[10]_i_117_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.073 r  m_b2d/data_reg[10]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.073    m_b2d/data_reg[10]_i_109_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.327 r  m_b2d/data_reg[10]_i_84/CO[0]
                         net (fo=17, routed)          0.718    16.045    m_b2d/data_reg[10]_i_84_n_3
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.367    16.412 r  m_b2d/data[10]_i_155/O
                         net (fo=1, routed)           0.000    16.412    m_b2d/data[10]_i_155_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.944 r  m_b2d/data_reg[10]_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.944    m_b2d/data_reg[10]_i_122_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  m_b2d/data_reg[10]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.058    m_b2d/data_reg[10]_i_112_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  m_b2d/data_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    17.172    m_b2d/data_reg[10]_i_90_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.443 r  m_b2d/data_reg[10]_i_67/CO[0]
                         net (fo=17, routed)          0.823    18.267    m_b2d/data_reg[10]_i_67_n_3
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.373    18.640 r  m_b2d/data[10]_i_131/O
                         net (fo=1, routed)           0.000    18.640    m_b2d/data[10]_i_131_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.153 r  m_b2d/data_reg[10]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.153    m_b2d/data_reg[10]_i_98_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.270 r  m_b2d/data_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    19.270    m_b2d/data_reg[10]_i_93_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.387 r  m_b2d/data_reg[10]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.387    m_b2d/data_reg[10]_i_87_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.641 r  m_b2d/data_reg[10]_i_66/CO[0]
                         net (fo=17, routed)          0.693    20.334    m_b2d/data_reg[10]_i_66_n_3
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.367    20.701 r  m_b2d/data[10]_i_107/O
                         net (fo=1, routed)           0.000    20.701    m_b2d/data[10]_i_107_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.233 r  m_b2d/data_reg[10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.233    m_b2d/data_reg[10]_i_74_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  m_b2d/data_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    21.347    m_b2d/data_reg[10]_i_69_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  m_b2d/data_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.461    m_b2d/data_reg[10]_i_68_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.732 r  m_b2d/data_reg[10]_i_63/CO[0]
                         net (fo=17, routed)          0.672    22.404    m_b2d/data_reg[10]_i_63_n_3
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    23.173 r  m_b2d/data_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.173    m_b2d/data_reg[10]_i_53_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.290 r  m_b2d/data_reg[10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.290    m_b2d/data_reg[10]_i_48_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.407 r  m_b2d/data_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.407    m_b2d/data_reg[10]_i_47_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.661 r  m_b2d/data_reg[10]_i_34/CO[0]
                         net (fo=17, routed)          0.721    24.382    m_b2d/data_reg[10]_i_34_n_3
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.367    24.749 r  m_b2d/data[10]_i_62/O
                         net (fo=1, routed)           0.000    24.749    m_b2d/data[10]_i_62_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.281 r  m_b2d/data_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.281    m_b2d/data_reg[10]_i_29_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.395 r  m_b2d/data_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.395    m_b2d/data_reg[10]_i_24_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.509 r  m_b2d/data_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.509    m_b2d/data_reg[10]_i_23_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.780 r  m_b2d/data_reg[10]_i_14/CO[0]
                         net (fo=17, routed)          0.656    26.436    m_b2d/data_reg[10]_i_14_n_3
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    27.205 r  m_b2d/data_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.205    m_b2d/data_reg[10]_i_18_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.322 r  m_b2d/data_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.322    m_b2d/data_reg[10]_i_9_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.439 r  m_b2d/data_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.439    m_b2d/data_reg[10]_i_8_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.693 r  m_b2d/data_reg[10]_i_4/CO[0]
                         net (fo=17, routed)          0.721    28.414    m_b2d/data_reg[10]_i_4_n_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.367    28.781 r  m_b2d/data[10]_i_41/O
                         net (fo=1, routed)           0.000    28.781    m_b2d/data[10]_i_41_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.313 r  m_b2d/data_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.313    m_b2d/data_reg[10]_i_17_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.427 r  m_b2d/data_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.427    m_b2d/data_reg[10]_i_7_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.541 r  m_b2d/data_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.541    m_b2d/data_reg[10]_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.812 r  m_b2d/data_reg[10]_i_2/CO[0]
                         net (fo=18, routed)          0.689    30.501    m_b2d/p_0_in[10]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.373    30.874 r  m_b2d/data[9]_i_20/O
                         net (fo=1, routed)           0.000    30.874    m_b2d/data[9]_i_20_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.387 r  m_b2d/data_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.387    m_b2d/data_reg[9]_i_11_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  m_b2d/data_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.504    m_b2d/data_reg[9]_i_6_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.621 r  m_b2d/data_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.621    m_b2d/data_reg[9]_i_3_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.875 r  m_b2d/data_reg[9]_i_2/CO[0]
                         net (fo=18, routed)          0.580    32.455    m_b2d/p_0_in[9]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.367    32.822 r  m_b2d/data[8]_i_19/O
                         net (fo=1, routed)           0.000    32.822    m_b2d/data[8]_i_19_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.355 r  m_b2d/data_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.355    m_b2d/data_reg[8]_i_11_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.472 r  m_b2d/data_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.472    m_b2d/data_reg[8]_i_6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.589 r  m_b2d/data_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.589    m_b2d/data_reg[8]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.843 r  m_b2d/data_reg[8]_i_2/CO[0]
                         net (fo=18, routed)          0.708    34.551    m_b2d/p_0_in[8]
    SLICE_X12Y104        LUT2 (Prop_lut2_I0_O)        0.367    34.918 r  m_b2d/data[7]_i_17/O
                         net (fo=1, routed)           0.000    34.918    m_b2d/data[7]_i_17_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.294 r  m_b2d/data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.294    m_b2d/data_reg[7]_i_11_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.411 r  m_b2d/data_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.411    m_b2d/data_reg[7]_i_6_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  m_b2d/data_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.528    m_b2d/data_reg[7]_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.782 r  m_b2d/data_reg[7]_i_2/CO[0]
                         net (fo=18, routed)          0.807    36.590    m_b2d/p_0_in[7]
    SLICE_X11Y106        LUT2 (Prop_lut2_I0_O)        0.367    36.957 r  m_b2d/data[6]_i_20/O
                         net (fo=1, routed)           0.000    36.957    m_b2d/data[6]_i_20_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.489 r  m_b2d/data_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.489    m_b2d/data_reg[6]_i_11_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.603 r  m_b2d/data_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.603    m_b2d/data_reg[6]_i_6_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.717 r  m_b2d/data_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.717    m_b2d/data_reg[6]_i_3_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.988 r  m_b2d/data_reg[6]_i_2/CO[0]
                         net (fo=18, routed)          0.726    38.713    m_b2d/p_0_in[6]
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.373    39.086 r  m_b2d/data[5]_i_20/O
                         net (fo=1, routed)           0.000    39.086    m_b2d/data[5]_i_20_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.599 r  m_b2d/data_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.599    m_b2d/data_reg[5]_i_11_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.716 r  m_b2d/data_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.716    m_b2d/data_reg[5]_i_6_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.833 r  m_b2d/data_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.833    m_b2d/data_reg[5]_i_3_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.087 r  m_b2d/data_reg[5]_i_2/CO[0]
                         net (fo=18, routed)          0.710    40.797    m_b2d/p_0_in[5]
    SLICE_X9Y111         LUT2 (Prop_lut2_I0_O)        0.367    41.164 r  m_b2d/data[4]_i_19/O
                         net (fo=1, routed)           0.000    41.164    m_b2d/data[4]_i_19_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.714 r  m_b2d/data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.714    m_b2d/data_reg[4]_i_11_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.828 r  m_b2d/data_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.828    m_b2d/data_reg[4]_i_6_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  m_b2d/data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.942    m_b2d/data_reg[4]_i_3_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.213 r  m_b2d/data_reg[4]_i_2/CO[0]
                         net (fo=18, routed)          0.810    43.023    m_b2d/p_0_in[4]
    SLICE_X10Y112        LUT2 (Prop_lut2_I0_O)        0.373    43.396 r  m_b2d/data[3]_i_20/O
                         net (fo=1, routed)           0.000    43.396    m_b2d/data[3]_i_20_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.909 r  m_b2d/data_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.909    m_b2d/data_reg[3]_i_11_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.026 r  m_b2d/data_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.026    m_b2d/data_reg[3]_i_6_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.143 r  m_b2d/data_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.143    m_b2d/data_reg[3]_i_3_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.397 r  m_b2d/data_reg[3]_i_2/CO[0]
                         net (fo=18, routed)          0.729    45.126    m_b2d/p_0_in[3]
    SLICE_X9Y115         LUT2 (Prop_lut2_I0_O)        0.367    45.493 r  m_b2d/data[2]_i_19/O
                         net (fo=1, routed)           0.000    45.493    m_b2d/data[2]_i_19_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.025 r  m_b2d/data_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.025    m_b2d/data_reg[2]_i_10_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.139 r  m_b2d/data_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.139    m_b2d/data_reg[2]_i_5_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.253 r  m_b2d/data_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.253    m_b2d/data_reg[2]_i_3_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.524 r  m_b2d/data_reg[2]_i_2/CO[0]
                         net (fo=17, routed)          0.524    47.048    m_b2d/p_0_in[2]
    SLICE_X8Y115         LUT3 (Prop_lut3_I2_O)        0.373    47.421 r  m_b2d/data[2]_i_1/O
                         net (fo=1, routed)           0.000    47.421    m_b2d/data[2]_i_1_n_0
    SLICE_X8Y115         FDRE                                         r  m_b2d/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.609    14.950    m_b2d/clk
    SLICE_X8Y115         FDRE                                         r  m_b2d/data_reg[2]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X8Y115         FDRE (Setup_fdre_C_D)        0.077    15.179    m_b2d/data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -47.421    
  -------------------------------------------------------------------
                         slack                                -32.243    

Slack (VIOLATED) :        -30.131ns  (required time - arrival time)
  Source:                 b2d_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.245ns  (logic 26.942ns (66.944%)  route 13.303ns (33.056%))
  Logic Levels:           81  (CARRY4=65 DSP48E1=1 LUT2=14 LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.544     5.065    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  b2d_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  b2d_din_reg[3]/Q
                         net (fo=1, routed)           0.592     6.175    m_b2d/din[3]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[3]_P[24])
                                                      3.841    10.016 f  m_b2d/data1/P[24]
                         net (fo=3, routed)           0.779    10.795    m_b2d/data1_n_81
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.919 r  m_b2d/data[10]_i_177/O
                         net (fo=1, routed)           0.000    10.919    m_b2d/data[10]_i_177_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.320 r  m_b2d/data_reg[10]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.320    m_b2d/data_reg[10]_i_163_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.654 r  m_b2d/data_reg[10]_i_158/O[1]
                         net (fo=2, routed)           0.639    12.293    m_b2d/data_reg[10]_i_158_n_6
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    12.876 r  m_b2d/data_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.876    m_b2d/data_reg[10]_i_136_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.993 r  m_b2d/data_reg[10]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.993    m_b2d/data_reg[10]_i_133_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.247 r  m_b2d/data_reg[10]_i_108/CO[0]
                         net (fo=17, routed)          0.712    13.959    m_b2d/data_reg[10]_i_108_n_3
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.367    14.326 r  m_b2d/data[10]_i_172/O
                         net (fo=1, routed)           0.000    14.326    m_b2d/data[10]_i_172_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.839 r  m_b2d/data_reg[10]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.839    m_b2d/data_reg[10]_i_141_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.956 r  m_b2d/data_reg[10]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.956    m_b2d/data_reg[10]_i_117_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.073 r  m_b2d/data_reg[10]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.073    m_b2d/data_reg[10]_i_109_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.327 r  m_b2d/data_reg[10]_i_84/CO[0]
                         net (fo=17, routed)          0.718    16.045    m_b2d/data_reg[10]_i_84_n_3
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.367    16.412 r  m_b2d/data[10]_i_155/O
                         net (fo=1, routed)           0.000    16.412    m_b2d/data[10]_i_155_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.944 r  m_b2d/data_reg[10]_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.944    m_b2d/data_reg[10]_i_122_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  m_b2d/data_reg[10]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.058    m_b2d/data_reg[10]_i_112_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  m_b2d/data_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    17.172    m_b2d/data_reg[10]_i_90_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.443 r  m_b2d/data_reg[10]_i_67/CO[0]
                         net (fo=17, routed)          0.823    18.267    m_b2d/data_reg[10]_i_67_n_3
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.373    18.640 r  m_b2d/data[10]_i_131/O
                         net (fo=1, routed)           0.000    18.640    m_b2d/data[10]_i_131_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.153 r  m_b2d/data_reg[10]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.153    m_b2d/data_reg[10]_i_98_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.270 r  m_b2d/data_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    19.270    m_b2d/data_reg[10]_i_93_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.387 r  m_b2d/data_reg[10]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.387    m_b2d/data_reg[10]_i_87_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.641 r  m_b2d/data_reg[10]_i_66/CO[0]
                         net (fo=17, routed)          0.693    20.334    m_b2d/data_reg[10]_i_66_n_3
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.367    20.701 r  m_b2d/data[10]_i_107/O
                         net (fo=1, routed)           0.000    20.701    m_b2d/data[10]_i_107_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.233 r  m_b2d/data_reg[10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.233    m_b2d/data_reg[10]_i_74_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  m_b2d/data_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    21.347    m_b2d/data_reg[10]_i_69_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  m_b2d/data_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.461    m_b2d/data_reg[10]_i_68_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.732 r  m_b2d/data_reg[10]_i_63/CO[0]
                         net (fo=17, routed)          0.672    22.404    m_b2d/data_reg[10]_i_63_n_3
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    23.173 r  m_b2d/data_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.173    m_b2d/data_reg[10]_i_53_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.290 r  m_b2d/data_reg[10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.290    m_b2d/data_reg[10]_i_48_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.407 r  m_b2d/data_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.407    m_b2d/data_reg[10]_i_47_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.661 r  m_b2d/data_reg[10]_i_34/CO[0]
                         net (fo=17, routed)          0.721    24.382    m_b2d/data_reg[10]_i_34_n_3
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.367    24.749 r  m_b2d/data[10]_i_62/O
                         net (fo=1, routed)           0.000    24.749    m_b2d/data[10]_i_62_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.281 r  m_b2d/data_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.281    m_b2d/data_reg[10]_i_29_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.395 r  m_b2d/data_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.395    m_b2d/data_reg[10]_i_24_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.509 r  m_b2d/data_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.509    m_b2d/data_reg[10]_i_23_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.780 r  m_b2d/data_reg[10]_i_14/CO[0]
                         net (fo=17, routed)          0.656    26.436    m_b2d/data_reg[10]_i_14_n_3
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    27.205 r  m_b2d/data_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.205    m_b2d/data_reg[10]_i_18_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.322 r  m_b2d/data_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.322    m_b2d/data_reg[10]_i_9_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.439 r  m_b2d/data_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.439    m_b2d/data_reg[10]_i_8_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.693 r  m_b2d/data_reg[10]_i_4/CO[0]
                         net (fo=17, routed)          0.721    28.414    m_b2d/data_reg[10]_i_4_n_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.367    28.781 r  m_b2d/data[10]_i_41/O
                         net (fo=1, routed)           0.000    28.781    m_b2d/data[10]_i_41_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.313 r  m_b2d/data_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.313    m_b2d/data_reg[10]_i_17_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.427 r  m_b2d/data_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.427    m_b2d/data_reg[10]_i_7_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.541 r  m_b2d/data_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.541    m_b2d/data_reg[10]_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.812 r  m_b2d/data_reg[10]_i_2/CO[0]
                         net (fo=18, routed)          0.689    30.501    m_b2d/p_0_in[10]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.373    30.874 r  m_b2d/data[9]_i_20/O
                         net (fo=1, routed)           0.000    30.874    m_b2d/data[9]_i_20_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.387 r  m_b2d/data_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.387    m_b2d/data_reg[9]_i_11_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  m_b2d/data_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.504    m_b2d/data_reg[9]_i_6_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.621 r  m_b2d/data_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.621    m_b2d/data_reg[9]_i_3_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.875 r  m_b2d/data_reg[9]_i_2/CO[0]
                         net (fo=18, routed)          0.580    32.455    m_b2d/p_0_in[9]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.367    32.822 r  m_b2d/data[8]_i_19/O
                         net (fo=1, routed)           0.000    32.822    m_b2d/data[8]_i_19_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.355 r  m_b2d/data_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.355    m_b2d/data_reg[8]_i_11_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.472 r  m_b2d/data_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.472    m_b2d/data_reg[8]_i_6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.589 r  m_b2d/data_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.589    m_b2d/data_reg[8]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.843 r  m_b2d/data_reg[8]_i_2/CO[0]
                         net (fo=18, routed)          0.708    34.551    m_b2d/p_0_in[8]
    SLICE_X12Y104        LUT2 (Prop_lut2_I0_O)        0.367    34.918 r  m_b2d/data[7]_i_17/O
                         net (fo=1, routed)           0.000    34.918    m_b2d/data[7]_i_17_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.294 r  m_b2d/data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.294    m_b2d/data_reg[7]_i_11_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.411 r  m_b2d/data_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.411    m_b2d/data_reg[7]_i_6_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  m_b2d/data_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.528    m_b2d/data_reg[7]_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.782 r  m_b2d/data_reg[7]_i_2/CO[0]
                         net (fo=18, routed)          0.807    36.590    m_b2d/p_0_in[7]
    SLICE_X11Y106        LUT2 (Prop_lut2_I0_O)        0.367    36.957 r  m_b2d/data[6]_i_20/O
                         net (fo=1, routed)           0.000    36.957    m_b2d/data[6]_i_20_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.489 r  m_b2d/data_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.489    m_b2d/data_reg[6]_i_11_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.603 r  m_b2d/data_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.603    m_b2d/data_reg[6]_i_6_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.717 r  m_b2d/data_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.717    m_b2d/data_reg[6]_i_3_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.988 r  m_b2d/data_reg[6]_i_2/CO[0]
                         net (fo=18, routed)          0.726    38.713    m_b2d/p_0_in[6]
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.373    39.086 r  m_b2d/data[5]_i_20/O
                         net (fo=1, routed)           0.000    39.086    m_b2d/data[5]_i_20_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.599 r  m_b2d/data_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.599    m_b2d/data_reg[5]_i_11_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.716 r  m_b2d/data_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.716    m_b2d/data_reg[5]_i_6_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.833 r  m_b2d/data_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.833    m_b2d/data_reg[5]_i_3_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.087 r  m_b2d/data_reg[5]_i_2/CO[0]
                         net (fo=18, routed)          0.710    40.797    m_b2d/p_0_in[5]
    SLICE_X9Y111         LUT2 (Prop_lut2_I0_O)        0.367    41.164 r  m_b2d/data[4]_i_19/O
                         net (fo=1, routed)           0.000    41.164    m_b2d/data[4]_i_19_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.714 r  m_b2d/data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.714    m_b2d/data_reg[4]_i_11_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.828 r  m_b2d/data_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.828    m_b2d/data_reg[4]_i_6_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  m_b2d/data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.942    m_b2d/data_reg[4]_i_3_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.213 r  m_b2d/data_reg[4]_i_2/CO[0]
                         net (fo=18, routed)          0.810    43.023    m_b2d/p_0_in[4]
    SLICE_X10Y112        LUT2 (Prop_lut2_I0_O)        0.373    43.396 r  m_b2d/data[3]_i_20/O
                         net (fo=1, routed)           0.000    43.396    m_b2d/data[3]_i_20_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.909 r  m_b2d/data_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.909    m_b2d/data_reg[3]_i_11_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.026 r  m_b2d/data_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.026    m_b2d/data_reg[3]_i_6_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.143 r  m_b2d/data_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.143    m_b2d/data_reg[3]_i_3_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.397 r  m_b2d/data_reg[3]_i_2/CO[0]
                         net (fo=18, routed)          0.546    44.943    m_b2d/p_0_in[3]
    SLICE_X12Y114        LUT3 (Prop_lut3_I2_O)        0.367    45.310 r  m_b2d/data[3]_i_1/O
                         net (fo=1, routed)           0.000    45.310    m_b2d/data[3]_i_1_n_0
    SLICE_X12Y114        FDRE                                         r  m_b2d/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.610    14.951    m_b2d/clk
    SLICE_X12Y114        FDRE                                         r  m_b2d/data_reg[3]/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X12Y114        FDRE (Setup_fdre_C_D)        0.077    15.180    m_b2d/data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -45.310    
  -------------------------------------------------------------------
                         slack                                -30.131    

Slack (VIOLATED) :        -27.959ns  (required time - arrival time)
  Source:                 b2d_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.075ns  (logic 25.574ns (67.167%)  route 12.501ns (32.833%))
  Logic Levels:           76  (CARRY4=61 DSP48E1=1 LUT2=13 LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.544     5.065    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  b2d_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  b2d_din_reg[3]/Q
                         net (fo=1, routed)           0.592     6.175    m_b2d/din[3]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[3]_P[24])
                                                      3.841    10.016 f  m_b2d/data1/P[24]
                         net (fo=3, routed)           0.779    10.795    m_b2d/data1_n_81
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.919 r  m_b2d/data[10]_i_177/O
                         net (fo=1, routed)           0.000    10.919    m_b2d/data[10]_i_177_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.320 r  m_b2d/data_reg[10]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.320    m_b2d/data_reg[10]_i_163_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.654 r  m_b2d/data_reg[10]_i_158/O[1]
                         net (fo=2, routed)           0.639    12.293    m_b2d/data_reg[10]_i_158_n_6
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    12.876 r  m_b2d/data_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.876    m_b2d/data_reg[10]_i_136_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.993 r  m_b2d/data_reg[10]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.993    m_b2d/data_reg[10]_i_133_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.247 r  m_b2d/data_reg[10]_i_108/CO[0]
                         net (fo=17, routed)          0.712    13.959    m_b2d/data_reg[10]_i_108_n_3
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.367    14.326 r  m_b2d/data[10]_i_172/O
                         net (fo=1, routed)           0.000    14.326    m_b2d/data[10]_i_172_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.839 r  m_b2d/data_reg[10]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.839    m_b2d/data_reg[10]_i_141_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.956 r  m_b2d/data_reg[10]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.956    m_b2d/data_reg[10]_i_117_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.073 r  m_b2d/data_reg[10]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.073    m_b2d/data_reg[10]_i_109_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.327 r  m_b2d/data_reg[10]_i_84/CO[0]
                         net (fo=17, routed)          0.718    16.045    m_b2d/data_reg[10]_i_84_n_3
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.367    16.412 r  m_b2d/data[10]_i_155/O
                         net (fo=1, routed)           0.000    16.412    m_b2d/data[10]_i_155_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.944 r  m_b2d/data_reg[10]_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.944    m_b2d/data_reg[10]_i_122_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  m_b2d/data_reg[10]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.058    m_b2d/data_reg[10]_i_112_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  m_b2d/data_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    17.172    m_b2d/data_reg[10]_i_90_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.443 r  m_b2d/data_reg[10]_i_67/CO[0]
                         net (fo=17, routed)          0.823    18.267    m_b2d/data_reg[10]_i_67_n_3
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.373    18.640 r  m_b2d/data[10]_i_131/O
                         net (fo=1, routed)           0.000    18.640    m_b2d/data[10]_i_131_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.153 r  m_b2d/data_reg[10]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.153    m_b2d/data_reg[10]_i_98_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.270 r  m_b2d/data_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    19.270    m_b2d/data_reg[10]_i_93_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.387 r  m_b2d/data_reg[10]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.387    m_b2d/data_reg[10]_i_87_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.641 r  m_b2d/data_reg[10]_i_66/CO[0]
                         net (fo=17, routed)          0.693    20.334    m_b2d/data_reg[10]_i_66_n_3
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.367    20.701 r  m_b2d/data[10]_i_107/O
                         net (fo=1, routed)           0.000    20.701    m_b2d/data[10]_i_107_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.233 r  m_b2d/data_reg[10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.233    m_b2d/data_reg[10]_i_74_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  m_b2d/data_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    21.347    m_b2d/data_reg[10]_i_69_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  m_b2d/data_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.461    m_b2d/data_reg[10]_i_68_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.732 r  m_b2d/data_reg[10]_i_63/CO[0]
                         net (fo=17, routed)          0.672    22.404    m_b2d/data_reg[10]_i_63_n_3
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    23.173 r  m_b2d/data_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.173    m_b2d/data_reg[10]_i_53_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.290 r  m_b2d/data_reg[10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.290    m_b2d/data_reg[10]_i_48_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.407 r  m_b2d/data_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.407    m_b2d/data_reg[10]_i_47_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.661 r  m_b2d/data_reg[10]_i_34/CO[0]
                         net (fo=17, routed)          0.721    24.382    m_b2d/data_reg[10]_i_34_n_3
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.367    24.749 r  m_b2d/data[10]_i_62/O
                         net (fo=1, routed)           0.000    24.749    m_b2d/data[10]_i_62_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.281 r  m_b2d/data_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.281    m_b2d/data_reg[10]_i_29_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.395 r  m_b2d/data_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.395    m_b2d/data_reg[10]_i_24_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.509 r  m_b2d/data_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.509    m_b2d/data_reg[10]_i_23_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.780 r  m_b2d/data_reg[10]_i_14/CO[0]
                         net (fo=17, routed)          0.656    26.436    m_b2d/data_reg[10]_i_14_n_3
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    27.205 r  m_b2d/data_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.205    m_b2d/data_reg[10]_i_18_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.322 r  m_b2d/data_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.322    m_b2d/data_reg[10]_i_9_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.439 r  m_b2d/data_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.439    m_b2d/data_reg[10]_i_8_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.693 r  m_b2d/data_reg[10]_i_4/CO[0]
                         net (fo=17, routed)          0.721    28.414    m_b2d/data_reg[10]_i_4_n_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.367    28.781 r  m_b2d/data[10]_i_41/O
                         net (fo=1, routed)           0.000    28.781    m_b2d/data[10]_i_41_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.313 r  m_b2d/data_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.313    m_b2d/data_reg[10]_i_17_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.427 r  m_b2d/data_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.427    m_b2d/data_reg[10]_i_7_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.541 r  m_b2d/data_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.541    m_b2d/data_reg[10]_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.812 r  m_b2d/data_reg[10]_i_2/CO[0]
                         net (fo=18, routed)          0.689    30.501    m_b2d/p_0_in[10]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.373    30.874 r  m_b2d/data[9]_i_20/O
                         net (fo=1, routed)           0.000    30.874    m_b2d/data[9]_i_20_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.387 r  m_b2d/data_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.387    m_b2d/data_reg[9]_i_11_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  m_b2d/data_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.504    m_b2d/data_reg[9]_i_6_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.621 r  m_b2d/data_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.621    m_b2d/data_reg[9]_i_3_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.875 r  m_b2d/data_reg[9]_i_2/CO[0]
                         net (fo=18, routed)          0.580    32.455    m_b2d/p_0_in[9]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.367    32.822 r  m_b2d/data[8]_i_19/O
                         net (fo=1, routed)           0.000    32.822    m_b2d/data[8]_i_19_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.355 r  m_b2d/data_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.355    m_b2d/data_reg[8]_i_11_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.472 r  m_b2d/data_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.472    m_b2d/data_reg[8]_i_6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.589 r  m_b2d/data_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.589    m_b2d/data_reg[8]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.843 r  m_b2d/data_reg[8]_i_2/CO[0]
                         net (fo=18, routed)          0.708    34.551    m_b2d/p_0_in[8]
    SLICE_X12Y104        LUT2 (Prop_lut2_I0_O)        0.367    34.918 r  m_b2d/data[7]_i_17/O
                         net (fo=1, routed)           0.000    34.918    m_b2d/data[7]_i_17_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.294 r  m_b2d/data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.294    m_b2d/data_reg[7]_i_11_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.411 r  m_b2d/data_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.411    m_b2d/data_reg[7]_i_6_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  m_b2d/data_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.528    m_b2d/data_reg[7]_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.782 r  m_b2d/data_reg[7]_i_2/CO[0]
                         net (fo=18, routed)          0.807    36.590    m_b2d/p_0_in[7]
    SLICE_X11Y106        LUT2 (Prop_lut2_I0_O)        0.367    36.957 r  m_b2d/data[6]_i_20/O
                         net (fo=1, routed)           0.000    36.957    m_b2d/data[6]_i_20_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.489 r  m_b2d/data_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.489    m_b2d/data_reg[6]_i_11_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.603 r  m_b2d/data_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.603    m_b2d/data_reg[6]_i_6_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.717 r  m_b2d/data_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.717    m_b2d/data_reg[6]_i_3_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.988 r  m_b2d/data_reg[6]_i_2/CO[0]
                         net (fo=18, routed)          0.726    38.713    m_b2d/p_0_in[6]
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.373    39.086 r  m_b2d/data[5]_i_20/O
                         net (fo=1, routed)           0.000    39.086    m_b2d/data[5]_i_20_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.599 r  m_b2d/data_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.599    m_b2d/data_reg[5]_i_11_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.716 r  m_b2d/data_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.716    m_b2d/data_reg[5]_i_6_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.833 r  m_b2d/data_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.833    m_b2d/data_reg[5]_i_3_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.087 r  m_b2d/data_reg[5]_i_2/CO[0]
                         net (fo=18, routed)          0.710    40.797    m_b2d/p_0_in[5]
    SLICE_X9Y111         LUT2 (Prop_lut2_I0_O)        0.367    41.164 r  m_b2d/data[4]_i_19/O
                         net (fo=1, routed)           0.000    41.164    m_b2d/data[4]_i_19_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.714 r  m_b2d/data_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.714    m_b2d/data_reg[4]_i_11_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.828 r  m_b2d/data_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.828    m_b2d/data_reg[4]_i_6_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  m_b2d/data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.942    m_b2d/data_reg[4]_i_3_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.213 r  m_b2d/data_reg[4]_i_2/CO[0]
                         net (fo=18, routed)          0.554    42.767    m_b2d/p_0_in[4]
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.373    43.140 r  m_b2d/data[4]_i_1/O
                         net (fo=1, routed)           0.000    43.140    m_b2d/data[4]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  m_b2d/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.612    14.953    m_b2d/clk
    SLICE_X8Y111         FDRE                                         r  m_b2d/data_reg[4]/C
                         clock pessimism              0.187    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X8Y111         FDRE (Setup_fdre_C_D)        0.077    15.182    m_b2d/data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -43.140    
  -------------------------------------------------------------------
                         slack                                -27.959    

Slack (VIOLATED) :        -25.701ns  (required time - arrival time)
  Source:                 b2d_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.820ns  (logic 24.152ns (67.425%)  route 11.668ns (32.575%))
  Logic Levels:           71  (CARRY4=57 DSP48E1=1 LUT2=12 LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.544     5.065    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  b2d_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  b2d_din_reg[3]/Q
                         net (fo=1, routed)           0.592     6.175    m_b2d/din[3]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[3]_P[24])
                                                      3.841    10.016 f  m_b2d/data1/P[24]
                         net (fo=3, routed)           0.779    10.795    m_b2d/data1_n_81
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.919 r  m_b2d/data[10]_i_177/O
                         net (fo=1, routed)           0.000    10.919    m_b2d/data[10]_i_177_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.320 r  m_b2d/data_reg[10]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.320    m_b2d/data_reg[10]_i_163_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.654 r  m_b2d/data_reg[10]_i_158/O[1]
                         net (fo=2, routed)           0.639    12.293    m_b2d/data_reg[10]_i_158_n_6
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    12.876 r  m_b2d/data_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.876    m_b2d/data_reg[10]_i_136_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.993 r  m_b2d/data_reg[10]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.993    m_b2d/data_reg[10]_i_133_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.247 r  m_b2d/data_reg[10]_i_108/CO[0]
                         net (fo=17, routed)          0.712    13.959    m_b2d/data_reg[10]_i_108_n_3
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.367    14.326 r  m_b2d/data[10]_i_172/O
                         net (fo=1, routed)           0.000    14.326    m_b2d/data[10]_i_172_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.839 r  m_b2d/data_reg[10]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.839    m_b2d/data_reg[10]_i_141_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.956 r  m_b2d/data_reg[10]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.956    m_b2d/data_reg[10]_i_117_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.073 r  m_b2d/data_reg[10]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.073    m_b2d/data_reg[10]_i_109_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.327 r  m_b2d/data_reg[10]_i_84/CO[0]
                         net (fo=17, routed)          0.718    16.045    m_b2d/data_reg[10]_i_84_n_3
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.367    16.412 r  m_b2d/data[10]_i_155/O
                         net (fo=1, routed)           0.000    16.412    m_b2d/data[10]_i_155_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.944 r  m_b2d/data_reg[10]_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.944    m_b2d/data_reg[10]_i_122_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  m_b2d/data_reg[10]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.058    m_b2d/data_reg[10]_i_112_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  m_b2d/data_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    17.172    m_b2d/data_reg[10]_i_90_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.443 r  m_b2d/data_reg[10]_i_67/CO[0]
                         net (fo=17, routed)          0.823    18.267    m_b2d/data_reg[10]_i_67_n_3
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.373    18.640 r  m_b2d/data[10]_i_131/O
                         net (fo=1, routed)           0.000    18.640    m_b2d/data[10]_i_131_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.153 r  m_b2d/data_reg[10]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.153    m_b2d/data_reg[10]_i_98_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.270 r  m_b2d/data_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    19.270    m_b2d/data_reg[10]_i_93_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.387 r  m_b2d/data_reg[10]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.387    m_b2d/data_reg[10]_i_87_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.641 r  m_b2d/data_reg[10]_i_66/CO[0]
                         net (fo=17, routed)          0.693    20.334    m_b2d/data_reg[10]_i_66_n_3
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.367    20.701 r  m_b2d/data[10]_i_107/O
                         net (fo=1, routed)           0.000    20.701    m_b2d/data[10]_i_107_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.233 r  m_b2d/data_reg[10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.233    m_b2d/data_reg[10]_i_74_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  m_b2d/data_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    21.347    m_b2d/data_reg[10]_i_69_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  m_b2d/data_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.461    m_b2d/data_reg[10]_i_68_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.732 r  m_b2d/data_reg[10]_i_63/CO[0]
                         net (fo=17, routed)          0.672    22.404    m_b2d/data_reg[10]_i_63_n_3
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    23.173 r  m_b2d/data_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.173    m_b2d/data_reg[10]_i_53_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.290 r  m_b2d/data_reg[10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.290    m_b2d/data_reg[10]_i_48_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.407 r  m_b2d/data_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.407    m_b2d/data_reg[10]_i_47_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.661 r  m_b2d/data_reg[10]_i_34/CO[0]
                         net (fo=17, routed)          0.721    24.382    m_b2d/data_reg[10]_i_34_n_3
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.367    24.749 r  m_b2d/data[10]_i_62/O
                         net (fo=1, routed)           0.000    24.749    m_b2d/data[10]_i_62_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.281 r  m_b2d/data_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.281    m_b2d/data_reg[10]_i_29_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.395 r  m_b2d/data_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.395    m_b2d/data_reg[10]_i_24_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.509 r  m_b2d/data_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.509    m_b2d/data_reg[10]_i_23_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.780 r  m_b2d/data_reg[10]_i_14/CO[0]
                         net (fo=17, routed)          0.656    26.436    m_b2d/data_reg[10]_i_14_n_3
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    27.205 r  m_b2d/data_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.205    m_b2d/data_reg[10]_i_18_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.322 r  m_b2d/data_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.322    m_b2d/data_reg[10]_i_9_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.439 r  m_b2d/data_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.439    m_b2d/data_reg[10]_i_8_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.693 r  m_b2d/data_reg[10]_i_4/CO[0]
                         net (fo=17, routed)          0.721    28.414    m_b2d/data_reg[10]_i_4_n_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.367    28.781 r  m_b2d/data[10]_i_41/O
                         net (fo=1, routed)           0.000    28.781    m_b2d/data[10]_i_41_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.313 r  m_b2d/data_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.313    m_b2d/data_reg[10]_i_17_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.427 r  m_b2d/data_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.427    m_b2d/data_reg[10]_i_7_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.541 r  m_b2d/data_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.541    m_b2d/data_reg[10]_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.812 r  m_b2d/data_reg[10]_i_2/CO[0]
                         net (fo=18, routed)          0.689    30.501    m_b2d/p_0_in[10]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.373    30.874 r  m_b2d/data[9]_i_20/O
                         net (fo=1, routed)           0.000    30.874    m_b2d/data[9]_i_20_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.387 r  m_b2d/data_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.387    m_b2d/data_reg[9]_i_11_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  m_b2d/data_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.504    m_b2d/data_reg[9]_i_6_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.621 r  m_b2d/data_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.621    m_b2d/data_reg[9]_i_3_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.875 r  m_b2d/data_reg[9]_i_2/CO[0]
                         net (fo=18, routed)          0.580    32.455    m_b2d/p_0_in[9]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.367    32.822 r  m_b2d/data[8]_i_19/O
                         net (fo=1, routed)           0.000    32.822    m_b2d/data[8]_i_19_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.355 r  m_b2d/data_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.355    m_b2d/data_reg[8]_i_11_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.472 r  m_b2d/data_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.472    m_b2d/data_reg[8]_i_6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.589 r  m_b2d/data_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.589    m_b2d/data_reg[8]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.843 r  m_b2d/data_reg[8]_i_2/CO[0]
                         net (fo=18, routed)          0.708    34.551    m_b2d/p_0_in[8]
    SLICE_X12Y104        LUT2 (Prop_lut2_I0_O)        0.367    34.918 r  m_b2d/data[7]_i_17/O
                         net (fo=1, routed)           0.000    34.918    m_b2d/data[7]_i_17_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.294 r  m_b2d/data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.294    m_b2d/data_reg[7]_i_11_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.411 r  m_b2d/data_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.411    m_b2d/data_reg[7]_i_6_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  m_b2d/data_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.528    m_b2d/data_reg[7]_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.782 r  m_b2d/data_reg[7]_i_2/CO[0]
                         net (fo=18, routed)          0.807    36.590    m_b2d/p_0_in[7]
    SLICE_X11Y106        LUT2 (Prop_lut2_I0_O)        0.367    36.957 r  m_b2d/data[6]_i_20/O
                         net (fo=1, routed)           0.000    36.957    m_b2d/data[6]_i_20_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.489 r  m_b2d/data_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.489    m_b2d/data_reg[6]_i_11_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.603 r  m_b2d/data_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.603    m_b2d/data_reg[6]_i_6_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.717 r  m_b2d/data_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.717    m_b2d/data_reg[6]_i_3_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.988 r  m_b2d/data_reg[6]_i_2/CO[0]
                         net (fo=18, routed)          0.726    38.713    m_b2d/p_0_in[6]
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.373    39.086 r  m_b2d/data[5]_i_20/O
                         net (fo=1, routed)           0.000    39.086    m_b2d/data[5]_i_20_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.599 r  m_b2d/data_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.599    m_b2d/data_reg[5]_i_11_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.716 r  m_b2d/data_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.716    m_b2d/data_reg[5]_i_6_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.833 r  m_b2d/data_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.833    m_b2d/data_reg[5]_i_3_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.087 r  m_b2d/data_reg[5]_i_2/CO[0]
                         net (fo=18, routed)          0.431    40.518    m_b2d/p_0_in[5]
    SLICE_X8Y112         LUT3 (Prop_lut3_I2_O)        0.367    40.885 r  m_b2d/data[5]_i_1/O
                         net (fo=1, routed)           0.000    40.885    m_b2d/data[5]_i_1_n_0
    SLICE_X8Y112         FDRE                                         r  m_b2d/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.611    14.952    m_b2d/clk
    SLICE_X8Y112         FDRE                                         r  m_b2d/data_reg[5]/C
                         clock pessimism              0.187    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X8Y112         FDRE (Setup_fdre_C_D)        0.081    15.185    m_b2d/data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -40.885    
  -------------------------------------------------------------------
                         slack                                -25.701    

Slack (VIOLATED) :        -23.654ns  (required time - arrival time)
  Source:                 b2d_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.723ns  (logic 22.784ns (67.563%)  route 10.939ns (32.437%))
  Logic Levels:           66  (CARRY4=53 DSP48E1=1 LUT2=11 LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.544     5.065    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  b2d_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  b2d_din_reg[3]/Q
                         net (fo=1, routed)           0.592     6.175    m_b2d/din[3]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[3]_P[24])
                                                      3.841    10.016 f  m_b2d/data1/P[24]
                         net (fo=3, routed)           0.779    10.795    m_b2d/data1_n_81
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.919 r  m_b2d/data[10]_i_177/O
                         net (fo=1, routed)           0.000    10.919    m_b2d/data[10]_i_177_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.320 r  m_b2d/data_reg[10]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.320    m_b2d/data_reg[10]_i_163_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.654 r  m_b2d/data_reg[10]_i_158/O[1]
                         net (fo=2, routed)           0.639    12.293    m_b2d/data_reg[10]_i_158_n_6
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    12.876 r  m_b2d/data_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.876    m_b2d/data_reg[10]_i_136_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.993 r  m_b2d/data_reg[10]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.993    m_b2d/data_reg[10]_i_133_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.247 r  m_b2d/data_reg[10]_i_108/CO[0]
                         net (fo=17, routed)          0.712    13.959    m_b2d/data_reg[10]_i_108_n_3
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.367    14.326 r  m_b2d/data[10]_i_172/O
                         net (fo=1, routed)           0.000    14.326    m_b2d/data[10]_i_172_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.839 r  m_b2d/data_reg[10]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.839    m_b2d/data_reg[10]_i_141_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.956 r  m_b2d/data_reg[10]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.956    m_b2d/data_reg[10]_i_117_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.073 r  m_b2d/data_reg[10]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.073    m_b2d/data_reg[10]_i_109_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.327 r  m_b2d/data_reg[10]_i_84/CO[0]
                         net (fo=17, routed)          0.718    16.045    m_b2d/data_reg[10]_i_84_n_3
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.367    16.412 r  m_b2d/data[10]_i_155/O
                         net (fo=1, routed)           0.000    16.412    m_b2d/data[10]_i_155_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.944 r  m_b2d/data_reg[10]_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.944    m_b2d/data_reg[10]_i_122_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  m_b2d/data_reg[10]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.058    m_b2d/data_reg[10]_i_112_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  m_b2d/data_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    17.172    m_b2d/data_reg[10]_i_90_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.443 r  m_b2d/data_reg[10]_i_67/CO[0]
                         net (fo=17, routed)          0.823    18.267    m_b2d/data_reg[10]_i_67_n_3
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.373    18.640 r  m_b2d/data[10]_i_131/O
                         net (fo=1, routed)           0.000    18.640    m_b2d/data[10]_i_131_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.153 r  m_b2d/data_reg[10]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.153    m_b2d/data_reg[10]_i_98_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.270 r  m_b2d/data_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    19.270    m_b2d/data_reg[10]_i_93_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.387 r  m_b2d/data_reg[10]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.387    m_b2d/data_reg[10]_i_87_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.641 r  m_b2d/data_reg[10]_i_66/CO[0]
                         net (fo=17, routed)          0.693    20.334    m_b2d/data_reg[10]_i_66_n_3
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.367    20.701 r  m_b2d/data[10]_i_107/O
                         net (fo=1, routed)           0.000    20.701    m_b2d/data[10]_i_107_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.233 r  m_b2d/data_reg[10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.233    m_b2d/data_reg[10]_i_74_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  m_b2d/data_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    21.347    m_b2d/data_reg[10]_i_69_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  m_b2d/data_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.461    m_b2d/data_reg[10]_i_68_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.732 r  m_b2d/data_reg[10]_i_63/CO[0]
                         net (fo=17, routed)          0.672    22.404    m_b2d/data_reg[10]_i_63_n_3
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    23.173 r  m_b2d/data_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.173    m_b2d/data_reg[10]_i_53_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.290 r  m_b2d/data_reg[10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.290    m_b2d/data_reg[10]_i_48_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.407 r  m_b2d/data_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.407    m_b2d/data_reg[10]_i_47_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.661 r  m_b2d/data_reg[10]_i_34/CO[0]
                         net (fo=17, routed)          0.721    24.382    m_b2d/data_reg[10]_i_34_n_3
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.367    24.749 r  m_b2d/data[10]_i_62/O
                         net (fo=1, routed)           0.000    24.749    m_b2d/data[10]_i_62_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.281 r  m_b2d/data_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.281    m_b2d/data_reg[10]_i_29_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.395 r  m_b2d/data_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.395    m_b2d/data_reg[10]_i_24_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.509 r  m_b2d/data_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.509    m_b2d/data_reg[10]_i_23_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.780 r  m_b2d/data_reg[10]_i_14/CO[0]
                         net (fo=17, routed)          0.656    26.436    m_b2d/data_reg[10]_i_14_n_3
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    27.205 r  m_b2d/data_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.205    m_b2d/data_reg[10]_i_18_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.322 r  m_b2d/data_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.322    m_b2d/data_reg[10]_i_9_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.439 r  m_b2d/data_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.439    m_b2d/data_reg[10]_i_8_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.693 r  m_b2d/data_reg[10]_i_4/CO[0]
                         net (fo=17, routed)          0.721    28.414    m_b2d/data_reg[10]_i_4_n_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.367    28.781 r  m_b2d/data[10]_i_41/O
                         net (fo=1, routed)           0.000    28.781    m_b2d/data[10]_i_41_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.313 r  m_b2d/data_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.313    m_b2d/data_reg[10]_i_17_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.427 r  m_b2d/data_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.427    m_b2d/data_reg[10]_i_7_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.541 r  m_b2d/data_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.541    m_b2d/data_reg[10]_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.812 r  m_b2d/data_reg[10]_i_2/CO[0]
                         net (fo=18, routed)          0.689    30.501    m_b2d/p_0_in[10]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.373    30.874 r  m_b2d/data[9]_i_20/O
                         net (fo=1, routed)           0.000    30.874    m_b2d/data[9]_i_20_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.387 r  m_b2d/data_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.387    m_b2d/data_reg[9]_i_11_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  m_b2d/data_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.504    m_b2d/data_reg[9]_i_6_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.621 r  m_b2d/data_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.621    m_b2d/data_reg[9]_i_3_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.875 r  m_b2d/data_reg[9]_i_2/CO[0]
                         net (fo=18, routed)          0.580    32.455    m_b2d/p_0_in[9]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.367    32.822 r  m_b2d/data[8]_i_19/O
                         net (fo=1, routed)           0.000    32.822    m_b2d/data[8]_i_19_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.355 r  m_b2d/data_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.355    m_b2d/data_reg[8]_i_11_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.472 r  m_b2d/data_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.472    m_b2d/data_reg[8]_i_6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.589 r  m_b2d/data_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.589    m_b2d/data_reg[8]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.843 r  m_b2d/data_reg[8]_i_2/CO[0]
                         net (fo=18, routed)          0.708    34.551    m_b2d/p_0_in[8]
    SLICE_X12Y104        LUT2 (Prop_lut2_I0_O)        0.367    34.918 r  m_b2d/data[7]_i_17/O
                         net (fo=1, routed)           0.000    34.918    m_b2d/data[7]_i_17_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.294 r  m_b2d/data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.294    m_b2d/data_reg[7]_i_11_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.411 r  m_b2d/data_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.411    m_b2d/data_reg[7]_i_6_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  m_b2d/data_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.528    m_b2d/data_reg[7]_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.782 r  m_b2d/data_reg[7]_i_2/CO[0]
                         net (fo=18, routed)          0.807    36.590    m_b2d/p_0_in[7]
    SLICE_X11Y106        LUT2 (Prop_lut2_I0_O)        0.367    36.957 r  m_b2d/data[6]_i_20/O
                         net (fo=1, routed)           0.000    36.957    m_b2d/data[6]_i_20_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.489 r  m_b2d/data_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.489    m_b2d/data_reg[6]_i_11_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.603 r  m_b2d/data_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.603    m_b2d/data_reg[6]_i_6_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.717 r  m_b2d/data_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.717    m_b2d/data_reg[6]_i_3_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.988 r  m_b2d/data_reg[6]_i_2/CO[0]
                         net (fo=18, routed)          0.427    38.414    m_b2d/p_0_in[6]
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.373    38.787 r  m_b2d/data[6]_i_1/O
                         net (fo=1, routed)           0.000    38.787    m_b2d/data[6]_i_1_n_0
    SLICE_X11Y111        FDRE                                         r  m_b2d/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.612    14.953    m_b2d/clk
    SLICE_X11Y111        FDRE                                         r  m_b2d/data_reg[6]/C
                         clock pessimism              0.187    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X11Y111        FDRE (Setup_fdre_C_D)        0.029    15.134    m_b2d/data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -38.787    
  -------------------------------------------------------------------
                         slack                                -23.654    

Slack (VIOLATED) :        -21.550ns  (required time - arrival time)
  Source:                 b2d_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.623ns  (logic 21.380ns (67.608%)  route 10.243ns (32.392%))
  Logic Levels:           61  (CARRY4=49 DSP48E1=1 LUT2=10 LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.544     5.065    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  b2d_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  b2d_din_reg[3]/Q
                         net (fo=1, routed)           0.592     6.175    m_b2d/din[3]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[3]_P[24])
                                                      3.841    10.016 f  m_b2d/data1/P[24]
                         net (fo=3, routed)           0.779    10.795    m_b2d/data1_n_81
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.919 r  m_b2d/data[10]_i_177/O
                         net (fo=1, routed)           0.000    10.919    m_b2d/data[10]_i_177_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.320 r  m_b2d/data_reg[10]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.320    m_b2d/data_reg[10]_i_163_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.654 r  m_b2d/data_reg[10]_i_158/O[1]
                         net (fo=2, routed)           0.639    12.293    m_b2d/data_reg[10]_i_158_n_6
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    12.876 r  m_b2d/data_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.876    m_b2d/data_reg[10]_i_136_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.993 r  m_b2d/data_reg[10]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.993    m_b2d/data_reg[10]_i_133_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.247 r  m_b2d/data_reg[10]_i_108/CO[0]
                         net (fo=17, routed)          0.712    13.959    m_b2d/data_reg[10]_i_108_n_3
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.367    14.326 r  m_b2d/data[10]_i_172/O
                         net (fo=1, routed)           0.000    14.326    m_b2d/data[10]_i_172_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.839 r  m_b2d/data_reg[10]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.839    m_b2d/data_reg[10]_i_141_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.956 r  m_b2d/data_reg[10]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.956    m_b2d/data_reg[10]_i_117_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.073 r  m_b2d/data_reg[10]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.073    m_b2d/data_reg[10]_i_109_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.327 r  m_b2d/data_reg[10]_i_84/CO[0]
                         net (fo=17, routed)          0.718    16.045    m_b2d/data_reg[10]_i_84_n_3
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.367    16.412 r  m_b2d/data[10]_i_155/O
                         net (fo=1, routed)           0.000    16.412    m_b2d/data[10]_i_155_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.944 r  m_b2d/data_reg[10]_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.944    m_b2d/data_reg[10]_i_122_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  m_b2d/data_reg[10]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.058    m_b2d/data_reg[10]_i_112_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  m_b2d/data_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    17.172    m_b2d/data_reg[10]_i_90_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.443 r  m_b2d/data_reg[10]_i_67/CO[0]
                         net (fo=17, routed)          0.823    18.267    m_b2d/data_reg[10]_i_67_n_3
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.373    18.640 r  m_b2d/data[10]_i_131/O
                         net (fo=1, routed)           0.000    18.640    m_b2d/data[10]_i_131_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.153 r  m_b2d/data_reg[10]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.153    m_b2d/data_reg[10]_i_98_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.270 r  m_b2d/data_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    19.270    m_b2d/data_reg[10]_i_93_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.387 r  m_b2d/data_reg[10]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.387    m_b2d/data_reg[10]_i_87_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.641 r  m_b2d/data_reg[10]_i_66/CO[0]
                         net (fo=17, routed)          0.693    20.334    m_b2d/data_reg[10]_i_66_n_3
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.367    20.701 r  m_b2d/data[10]_i_107/O
                         net (fo=1, routed)           0.000    20.701    m_b2d/data[10]_i_107_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.233 r  m_b2d/data_reg[10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.233    m_b2d/data_reg[10]_i_74_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  m_b2d/data_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    21.347    m_b2d/data_reg[10]_i_69_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  m_b2d/data_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.461    m_b2d/data_reg[10]_i_68_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.732 r  m_b2d/data_reg[10]_i_63/CO[0]
                         net (fo=17, routed)          0.672    22.404    m_b2d/data_reg[10]_i_63_n_3
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    23.173 r  m_b2d/data_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.173    m_b2d/data_reg[10]_i_53_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.290 r  m_b2d/data_reg[10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.290    m_b2d/data_reg[10]_i_48_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.407 r  m_b2d/data_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.407    m_b2d/data_reg[10]_i_47_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.661 r  m_b2d/data_reg[10]_i_34/CO[0]
                         net (fo=17, routed)          0.721    24.382    m_b2d/data_reg[10]_i_34_n_3
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.367    24.749 r  m_b2d/data[10]_i_62/O
                         net (fo=1, routed)           0.000    24.749    m_b2d/data[10]_i_62_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.281 r  m_b2d/data_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.281    m_b2d/data_reg[10]_i_29_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.395 r  m_b2d/data_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.395    m_b2d/data_reg[10]_i_24_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.509 r  m_b2d/data_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.509    m_b2d/data_reg[10]_i_23_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.780 r  m_b2d/data_reg[10]_i_14/CO[0]
                         net (fo=17, routed)          0.656    26.436    m_b2d/data_reg[10]_i_14_n_3
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    27.205 r  m_b2d/data_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.205    m_b2d/data_reg[10]_i_18_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.322 r  m_b2d/data_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.322    m_b2d/data_reg[10]_i_9_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.439 r  m_b2d/data_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.439    m_b2d/data_reg[10]_i_8_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.693 r  m_b2d/data_reg[10]_i_4/CO[0]
                         net (fo=17, routed)          0.721    28.414    m_b2d/data_reg[10]_i_4_n_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.367    28.781 r  m_b2d/data[10]_i_41/O
                         net (fo=1, routed)           0.000    28.781    m_b2d/data[10]_i_41_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.313 r  m_b2d/data_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.313    m_b2d/data_reg[10]_i_17_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.427 r  m_b2d/data_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.427    m_b2d/data_reg[10]_i_7_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.541 r  m_b2d/data_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.541    m_b2d/data_reg[10]_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.812 r  m_b2d/data_reg[10]_i_2/CO[0]
                         net (fo=18, routed)          0.689    30.501    m_b2d/p_0_in[10]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.373    30.874 r  m_b2d/data[9]_i_20/O
                         net (fo=1, routed)           0.000    30.874    m_b2d/data[9]_i_20_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.387 r  m_b2d/data_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.387    m_b2d/data_reg[9]_i_11_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  m_b2d/data_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.504    m_b2d/data_reg[9]_i_6_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.621 r  m_b2d/data_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.621    m_b2d/data_reg[9]_i_3_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.875 r  m_b2d/data_reg[9]_i_2/CO[0]
                         net (fo=18, routed)          0.580    32.455    m_b2d/p_0_in[9]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.367    32.822 r  m_b2d/data[8]_i_19/O
                         net (fo=1, routed)           0.000    32.822    m_b2d/data[8]_i_19_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.355 r  m_b2d/data_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.355    m_b2d/data_reg[8]_i_11_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.472 r  m_b2d/data_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.472    m_b2d/data_reg[8]_i_6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.589 r  m_b2d/data_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.589    m_b2d/data_reg[8]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.843 r  m_b2d/data_reg[8]_i_2/CO[0]
                         net (fo=18, routed)          0.708    34.551    m_b2d/p_0_in[8]
    SLICE_X12Y104        LUT2 (Prop_lut2_I0_O)        0.367    34.918 r  m_b2d/data[7]_i_17/O
                         net (fo=1, routed)           0.000    34.918    m_b2d/data[7]_i_17_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.294 r  m_b2d/data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.294    m_b2d/data_reg[7]_i_11_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.411 r  m_b2d/data_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.411    m_b2d/data_reg[7]_i_6_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  m_b2d/data_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.528    m_b2d/data_reg[7]_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.782 r  m_b2d/data_reg[7]_i_2/CO[0]
                         net (fo=18, routed)          0.539    36.321    m_b2d/p_0_in[7]
    SLICE_X13Y104        LUT3 (Prop_lut3_I2_O)        0.367    36.688 r  m_b2d/data[7]_i_1/O
                         net (fo=1, routed)           0.000    36.688    m_b2d/data[7]_i_1_n_0
    SLICE_X13Y104        FDRE                                         r  m_b2d/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615    14.956    m_b2d/clk
    SLICE_X13Y104        FDRE                                         r  m_b2d/data_reg[7]/C
                         clock pessimism              0.187    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)        0.031    15.139    m_b2d/data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -36.688    
  -------------------------------------------------------------------
                         slack                                -21.550    

Slack (VIOLATED) :        -19.470ns  (required time - arrival time)
  Source:                 b2d_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.541ns  (logic 20.149ns (68.206%)  route 9.392ns (31.794%))
  Logic Levels:           56  (CARRY4=45 DSP48E1=1 LUT2=10)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.544     5.065    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  b2d_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  b2d_din_reg[3]/Q
                         net (fo=1, routed)           0.592     6.175    m_b2d/din[3]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[3]_P[24])
                                                      3.841    10.016 f  m_b2d/data1/P[24]
                         net (fo=3, routed)           0.779    10.795    m_b2d/data1_n_81
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.919 r  m_b2d/data[10]_i_177/O
                         net (fo=1, routed)           0.000    10.919    m_b2d/data[10]_i_177_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.320 r  m_b2d/data_reg[10]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.320    m_b2d/data_reg[10]_i_163_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.654 r  m_b2d/data_reg[10]_i_158/O[1]
                         net (fo=2, routed)           0.639    12.293    m_b2d/data_reg[10]_i_158_n_6
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    12.876 r  m_b2d/data_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.876    m_b2d/data_reg[10]_i_136_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.993 r  m_b2d/data_reg[10]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.993    m_b2d/data_reg[10]_i_133_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.247 r  m_b2d/data_reg[10]_i_108/CO[0]
                         net (fo=17, routed)          0.712    13.959    m_b2d/data_reg[10]_i_108_n_3
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.367    14.326 r  m_b2d/data[10]_i_172/O
                         net (fo=1, routed)           0.000    14.326    m_b2d/data[10]_i_172_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.839 r  m_b2d/data_reg[10]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.839    m_b2d/data_reg[10]_i_141_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.956 r  m_b2d/data_reg[10]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.956    m_b2d/data_reg[10]_i_117_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.073 r  m_b2d/data_reg[10]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.073    m_b2d/data_reg[10]_i_109_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.327 r  m_b2d/data_reg[10]_i_84/CO[0]
                         net (fo=17, routed)          0.718    16.045    m_b2d/data_reg[10]_i_84_n_3
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.367    16.412 r  m_b2d/data[10]_i_155/O
                         net (fo=1, routed)           0.000    16.412    m_b2d/data[10]_i_155_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.944 r  m_b2d/data_reg[10]_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.944    m_b2d/data_reg[10]_i_122_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  m_b2d/data_reg[10]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.058    m_b2d/data_reg[10]_i_112_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  m_b2d/data_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    17.172    m_b2d/data_reg[10]_i_90_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.443 r  m_b2d/data_reg[10]_i_67/CO[0]
                         net (fo=17, routed)          0.823    18.267    m_b2d/data_reg[10]_i_67_n_3
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.373    18.640 r  m_b2d/data[10]_i_131/O
                         net (fo=1, routed)           0.000    18.640    m_b2d/data[10]_i_131_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.153 r  m_b2d/data_reg[10]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.153    m_b2d/data_reg[10]_i_98_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.270 r  m_b2d/data_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    19.270    m_b2d/data_reg[10]_i_93_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.387 r  m_b2d/data_reg[10]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.387    m_b2d/data_reg[10]_i_87_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.641 r  m_b2d/data_reg[10]_i_66/CO[0]
                         net (fo=17, routed)          0.693    20.334    m_b2d/data_reg[10]_i_66_n_3
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.367    20.701 r  m_b2d/data[10]_i_107/O
                         net (fo=1, routed)           0.000    20.701    m_b2d/data[10]_i_107_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.233 r  m_b2d/data_reg[10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.233    m_b2d/data_reg[10]_i_74_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  m_b2d/data_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    21.347    m_b2d/data_reg[10]_i_69_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  m_b2d/data_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.461    m_b2d/data_reg[10]_i_68_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.732 r  m_b2d/data_reg[10]_i_63/CO[0]
                         net (fo=17, routed)          0.672    22.404    m_b2d/data_reg[10]_i_63_n_3
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    23.173 r  m_b2d/data_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.173    m_b2d/data_reg[10]_i_53_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.290 r  m_b2d/data_reg[10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.290    m_b2d/data_reg[10]_i_48_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.407 r  m_b2d/data_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.407    m_b2d/data_reg[10]_i_47_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.661 r  m_b2d/data_reg[10]_i_34/CO[0]
                         net (fo=17, routed)          0.721    24.382    m_b2d/data_reg[10]_i_34_n_3
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.367    24.749 r  m_b2d/data[10]_i_62/O
                         net (fo=1, routed)           0.000    24.749    m_b2d/data[10]_i_62_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.281 r  m_b2d/data_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.281    m_b2d/data_reg[10]_i_29_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.395 r  m_b2d/data_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.395    m_b2d/data_reg[10]_i_24_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.509 r  m_b2d/data_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.509    m_b2d/data_reg[10]_i_23_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.780 r  m_b2d/data_reg[10]_i_14/CO[0]
                         net (fo=17, routed)          0.656    26.436    m_b2d/data_reg[10]_i_14_n_3
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    27.205 r  m_b2d/data_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.205    m_b2d/data_reg[10]_i_18_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.322 r  m_b2d/data_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.322    m_b2d/data_reg[10]_i_9_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.439 r  m_b2d/data_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.439    m_b2d/data_reg[10]_i_8_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.693 r  m_b2d/data_reg[10]_i_4/CO[0]
                         net (fo=17, routed)          0.721    28.414    m_b2d/data_reg[10]_i_4_n_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.367    28.781 r  m_b2d/data[10]_i_41/O
                         net (fo=1, routed)           0.000    28.781    m_b2d/data[10]_i_41_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.313 r  m_b2d/data_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.313    m_b2d/data_reg[10]_i_17_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.427 r  m_b2d/data_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.427    m_b2d/data_reg[10]_i_7_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.541 r  m_b2d/data_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.541    m_b2d/data_reg[10]_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.812 r  m_b2d/data_reg[10]_i_2/CO[0]
                         net (fo=18, routed)          0.689    30.501    m_b2d/p_0_in[10]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.373    30.874 r  m_b2d/data[9]_i_20/O
                         net (fo=1, routed)           0.000    30.874    m_b2d/data[9]_i_20_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.387 r  m_b2d/data_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.387    m_b2d/data_reg[9]_i_11_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  m_b2d/data_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.504    m_b2d/data_reg[9]_i_6_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.621 r  m_b2d/data_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.621    m_b2d/data_reg[9]_i_3_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.875 r  m_b2d/data_reg[9]_i_2/CO[0]
                         net (fo=18, routed)          0.580    32.455    m_b2d/p_0_in[9]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.367    32.822 r  m_b2d/data[8]_i_19/O
                         net (fo=1, routed)           0.000    32.822    m_b2d/data[8]_i_19_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.355 r  m_b2d/data_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.355    m_b2d/data_reg[8]_i_11_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.472 r  m_b2d/data_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.472    m_b2d/data_reg[8]_i_6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.589 r  m_b2d/data_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.589    m_b2d/data_reg[8]_i_3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.843 r  m_b2d/data_reg[8]_i_2/CO[0]
                         net (fo=18, routed)          0.396    34.239    m_b2d/p_0_in[8]
    SLICE_X13Y104        LUT2 (Prop_lut2_I0_O)        0.367    34.606 r  m_b2d/data[8]_i_1/O
                         net (fo=1, routed)           0.000    34.606    m_b2d/data[8]_i_1_n_0
    SLICE_X13Y104        FDRE                                         r  m_b2d/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615    14.956    m_b2d/clk
    SLICE_X13Y104        FDRE                                         r  m_b2d/data_reg[8]/C
                         clock pessimism              0.187    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)        0.029    15.137    m_b2d/data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -34.606    
  -------------------------------------------------------------------
                         slack                                -19.470    

Slack (VIOLATED) :        -18.220ns  (required time - arrival time)
  Source:                 b2d_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.292ns  (logic 18.761ns (66.312%)  route 9.531ns (33.688%))
  Logic Levels:           51  (CARRY4=41 DSP48E1=1 LUT2=9)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.544     5.065    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  b2d_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  b2d_din_reg[3]/Q
                         net (fo=1, routed)           0.592     6.175    m_b2d/din[3]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[3]_P[24])
                                                      3.841    10.016 f  m_b2d/data1/P[24]
                         net (fo=3, routed)           0.779    10.795    m_b2d/data1_n_81
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.919 r  m_b2d/data[10]_i_177/O
                         net (fo=1, routed)           0.000    10.919    m_b2d/data[10]_i_177_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.320 r  m_b2d/data_reg[10]_i_163/CO[3]
                         net (fo=1, routed)           0.000    11.320    m_b2d/data_reg[10]_i_163_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.654 r  m_b2d/data_reg[10]_i_158/O[1]
                         net (fo=2, routed)           0.639    12.293    m_b2d/data_reg[10]_i_158_n_6
    SLICE_X10Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    12.876 r  m_b2d/data_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.876    m_b2d/data_reg[10]_i_136_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.993 r  m_b2d/data_reg[10]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.993    m_b2d/data_reg[10]_i_133_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.247 r  m_b2d/data_reg[10]_i_108/CO[0]
                         net (fo=17, routed)          0.712    13.959    m_b2d/data_reg[10]_i_108_n_3
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.367    14.326 r  m_b2d/data[10]_i_172/O
                         net (fo=1, routed)           0.000    14.326    m_b2d/data[10]_i_172_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.839 r  m_b2d/data_reg[10]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.839    m_b2d/data_reg[10]_i_141_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.956 r  m_b2d/data_reg[10]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.956    m_b2d/data_reg[10]_i_117_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.073 r  m_b2d/data_reg[10]_i_109/CO[3]
                         net (fo=1, routed)           0.000    15.073    m_b2d/data_reg[10]_i_109_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.327 r  m_b2d/data_reg[10]_i_84/CO[0]
                         net (fo=17, routed)          0.718    16.045    m_b2d/data_reg[10]_i_84_n_3
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.367    16.412 r  m_b2d/data[10]_i_155/O
                         net (fo=1, routed)           0.000    16.412    m_b2d/data[10]_i_155_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.944 r  m_b2d/data_reg[10]_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.944    m_b2d/data_reg[10]_i_122_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  m_b2d/data_reg[10]_i_112/CO[3]
                         net (fo=1, routed)           0.000    17.058    m_b2d/data_reg[10]_i_112_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.172 r  m_b2d/data_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    17.172    m_b2d/data_reg[10]_i_90_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.443 r  m_b2d/data_reg[10]_i_67/CO[0]
                         net (fo=17, routed)          0.823    18.267    m_b2d/data_reg[10]_i_67_n_3
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.373    18.640 r  m_b2d/data[10]_i_131/O
                         net (fo=1, routed)           0.000    18.640    m_b2d/data[10]_i_131_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.153 r  m_b2d/data_reg[10]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.153    m_b2d/data_reg[10]_i_98_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.270 r  m_b2d/data_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    19.270    m_b2d/data_reg[10]_i_93_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.387 r  m_b2d/data_reg[10]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.387    m_b2d/data_reg[10]_i_87_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.641 r  m_b2d/data_reg[10]_i_66/CO[0]
                         net (fo=17, routed)          0.693    20.334    m_b2d/data_reg[10]_i_66_n_3
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.367    20.701 r  m_b2d/data[10]_i_107/O
                         net (fo=1, routed)           0.000    20.701    m_b2d/data[10]_i_107_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.233 r  m_b2d/data_reg[10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.233    m_b2d/data_reg[10]_i_74_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  m_b2d/data_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    21.347    m_b2d/data_reg[10]_i_69_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  m_b2d/data_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.461    m_b2d/data_reg[10]_i_68_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.732 r  m_b2d/data_reg[10]_i_63/CO[0]
                         net (fo=17, routed)          0.672    22.404    m_b2d/data_reg[10]_i_63_n_3
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    23.173 r  m_b2d/data_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.173    m_b2d/data_reg[10]_i_53_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.290 r  m_b2d/data_reg[10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.290    m_b2d/data_reg[10]_i_48_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.407 r  m_b2d/data_reg[10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.407    m_b2d/data_reg[10]_i_47_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.661 r  m_b2d/data_reg[10]_i_34/CO[0]
                         net (fo=17, routed)          0.721    24.382    m_b2d/data_reg[10]_i_34_n_3
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.367    24.749 r  m_b2d/data[10]_i_62/O
                         net (fo=1, routed)           0.000    24.749    m_b2d/data[10]_i_62_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.281 r  m_b2d/data_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.281    m_b2d/data_reg[10]_i_29_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.395 r  m_b2d/data_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.395    m_b2d/data_reg[10]_i_24_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.509 r  m_b2d/data_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.509    m_b2d/data_reg[10]_i_23_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.780 r  m_b2d/data_reg[10]_i_14/CO[0]
                         net (fo=17, routed)          0.656    26.436    m_b2d/data_reg[10]_i_14_n_3
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.769    27.205 r  m_b2d/data_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.205    m_b2d/data_reg[10]_i_18_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.322 r  m_b2d/data_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.322    m_b2d/data_reg[10]_i_9_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.439 r  m_b2d/data_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.439    m_b2d/data_reg[10]_i_8_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.693 r  m_b2d/data_reg[10]_i_4/CO[0]
                         net (fo=17, routed)          0.721    28.414    m_b2d/data_reg[10]_i_4_n_3
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.367    28.781 r  m_b2d/data[10]_i_41/O
                         net (fo=1, routed)           0.000    28.781    m_b2d/data[10]_i_41_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.313 r  m_b2d/data_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.313    m_b2d/data_reg[10]_i_17_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.427 r  m_b2d/data_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.427    m_b2d/data_reg[10]_i_7_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.541 r  m_b2d/data_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.541    m_b2d/data_reg[10]_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.812 r  m_b2d/data_reg[10]_i_2/CO[0]
                         net (fo=18, routed)          0.689    30.501    m_b2d/p_0_in[10]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.373    30.874 r  m_b2d/data[9]_i_20/O
                         net (fo=1, routed)           0.000    30.874    m_b2d/data[9]_i_20_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.387 r  m_b2d/data_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.387    m_b2d/data_reg[9]_i_11_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  m_b2d/data_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.504    m_b2d/data_reg[9]_i_6_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.621 r  m_b2d/data_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.621    m_b2d/data_reg[9]_i_3_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.875 r  m_b2d/data_reg[9]_i_2/CO[0]
                         net (fo=18, routed)          1.115    32.990    m_b2d/p_0_in[9]
    SLICE_X13Y103        LUT2 (Prop_lut2_I0_O)        0.367    33.357 r  m_b2d/data[9]_i_1/O
                         net (fo=1, routed)           0.000    33.357    m_b2d/data[9]_i_1_n_0
    SLICE_X13Y103        FDRE                                         r  m_b2d/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615    14.956    m_b2d/clk
    SLICE_X13Y103        FDRE                                         r  m_b2d/data_reg[9]/C
                         clock pessimism              0.187    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X13Y103        FDRE (Setup_fdre_C_D)        0.029    15.137    m_b2d/data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -33.357    
  -------------------------------------------------------------------
                         slack                                -18.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 m_b2d/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.643     1.527    m_b2d/clk
    SLICE_X9Y112         FDRE                                         r  m_b2d/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  m_b2d/div_reg[5]/Q
                         net (fo=1, routed)           0.091     1.759    m_b2d/div[5]
    SLICE_X8Y112         LUT3 (Prop_lut3_I0_O)        0.045     1.804 r  m_b2d/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    m_b2d/data[5]_i_1_n_0
    SLICE_X8Y112         FDRE                                         r  m_b2d/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.917     2.045    m_b2d/clk
    SLICE_X8Y112         FDRE                                         r  m_b2d/data_reg[5]/C
                         clock pessimism             -0.505     1.540    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.121     1.661    m_b2d/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.072%)  route 0.115ns (44.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.643     1.527    m_b2d/clk
    SLICE_X16Y112        FDRE                                         r  m_b2d/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  m_b2d/dout_reg[7]/Q
                         net (fo=2, routed)           0.115     1.783    b2d_dout[7]
    SLICE_X19Y111        FDRE                                         r  sseg_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.917     2.045    CLK100MHZ_IBUF_BUFG
    SLICE_X19Y111        FDRE                                         r  sseg_data_reg[7]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X19Y111        FDRE (Hold_fdre_C_D)         0.072     1.616    sseg_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.467%)  route 0.113ns (44.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.643     1.527    m_b2d/clk
    SLICE_X16Y112        FDRE                                         r  m_b2d/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  m_b2d/dout_reg[7]/Q
                         net (fo=2, routed)           0.113     1.781    m_b2d/dout[7]
    SLICE_X18Y111        FDRE                                         r  m_b2d/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.917     2.045    m_b2d/clk
    SLICE_X18Y111        FDRE                                         r  m_b2d/dout_reg[3]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X18Y111        FDRE (Hold_fdre_C_D)         0.066     1.610    m_b2d/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.642     1.526    m_b2d/clk
    SLICE_X20Y112        FDRE                                         r  m_b2d/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  m_b2d/dout_reg[10]/Q
                         net (fo=2, routed)           0.126     1.792    m_b2d/dout[10]
    SLICE_X20Y112        FDRE                                         r  m_b2d/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.915     2.043    m_b2d/clk
    SLICE_X20Y112        FDRE                                         r  m_b2d/dout_reg[6]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X20Y112        FDRE (Hold_fdre_C_D)         0.070     1.596    m_b2d/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.642     1.526    m_b2d/clk
    SLICE_X14Y113        FDRE                                         r  m_b2d/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  m_b2d/dout_reg[13]/Q
                         net (fo=2, routed)           0.122     1.812    b2d_dout[13]
    SLICE_X15Y112        FDRE                                         r  sseg_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.916     2.044    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  sseg_data_reg[13]/C
                         clock pessimism             -0.502     1.542    
    SLICE_X15Y112        FDRE (Hold_fdre_C_D)         0.070     1.612    sseg_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.642     1.526    m_b2d/clk
    SLICE_X14Y113        FDRE                                         r  m_b2d/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  m_b2d/dout_reg[15]/Q
                         net (fo=2, routed)           0.122     1.812    b2d_dout[15]
    SLICE_X15Y112        FDRE                                         r  sseg_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.916     2.044    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  sseg_data_reg[15]/C
                         clock pessimism             -0.502     1.542    
    SLICE_X15Y112        FDRE (Hold_fdre_C_D)         0.066     1.608    sseg_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 m_b2d/mod_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.642     1.526    m_b2d/clk
    SLICE_X13Y113        FDRE                                         r  m_b2d/mod_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  m_b2d/mod_reg[0]/Q
                         net (fo=1, routed)           0.153     1.820    m_b2d/mod_reg_n_0_[0]
    SLICE_X15Y113        FDRE                                         r  m_b2d/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.915     2.043    m_b2d/clk
    SLICE_X15Y113        FDRE                                         r  m_b2d/dout_reg[12]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X15Y113        FDRE (Hold_fdre_C_D)         0.070     1.611    m_b2d/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 m_b2d/mod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.367%)  route 0.177ns (55.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.642     1.526    m_b2d/clk
    SLICE_X11Y113        FDRE                                         r  m_b2d/mod_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  m_b2d/mod_reg[2]/Q
                         net (fo=1, routed)           0.177     1.843    m_b2d/mod_reg_n_0_[2]
    SLICE_X15Y113        FDRE                                         r  m_b2d/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.915     2.043    m_b2d/clk
    SLICE_X15Y113        FDRE                                         r  m_b2d/dout_reg[14]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X15Y113        FDRE (Hold_fdre_C_D)         0.066     1.627    m_b2d/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.699%)  route 0.182ns (56.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.642     1.526    m_b2d/clk
    SLICE_X20Y112        FDRE                                         r  m_b2d/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  m_b2d/dout_reg[6]/Q
                         net (fo=2, routed)           0.182     1.848    b2d_dout[6]
    SLICE_X19Y112        FDRE                                         r  sseg_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.915     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X19Y112        FDRE                                         r  sseg_data_reg[6]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X19Y112        FDRE (Hold_fdre_C_D)         0.070     1.631    sseg_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 m_b2d/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.642     1.526    m_b2d/clk
    SLICE_X8Y114         FDRE                                         r  m_b2d/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  m_b2d/div_reg[2]/Q
                         net (fo=1, routed)           0.143     1.833    m_b2d/div[2]
    SLICE_X8Y115         LUT3 (Prop_lut3_I0_O)        0.045     1.878 r  m_b2d/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    m_b2d/data[2]_i_1_n_0
    SLICE_X8Y115         FDRE                                         r  m_b2d/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.915     2.043    m_b2d/clk
    SLICE_X8Y115         FDRE                                         r  m_b2d/data_reg[2]/C
                         clock pessimism             -0.503     1.540    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.120     1.660    m_b2d/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y76   Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y76   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X18Y109  segment1/XLXI_47/count_reg[5]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X18Y109  segment1/XLXI_47/count_reg[6]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X18Y109  segment1/XLXI_47/count_reg[7]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X17Y109  segment1/XLXI_47/count_reg[8]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X17Y110  segment1/XLXI_47/count_reg[9]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X12Y70   b2d_din_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X19Y112  sseg_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X18Y112  sseg_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X19Y112  sseg_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X19Y112  sseg_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X19Y112  sseg_data_reg[9]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y116  m_b2d/data_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y112  m_b2d/dout_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X16Y112  m_b2d/dout_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y112  m_b2d/dout_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y112  m_b2d/dout_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y76   Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y76   Address_in_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X18Y109  segment1/XLXI_47/count_reg[5]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X18Y109  segment1/XLXI_47/count_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X18Y109  segment1/XLXI_47/count_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y109  segment1/XLXI_47/count_reg[8]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y110  segment1/XLXI_47/count_reg[9]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X12Y71   b2d_din_reg[4]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X12Y110  b2d_start_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y105  count_reg[0]/C



