{"vcs1":{"timestamp_begin":1682335218.359532563, "rt":0.75, "ut":0.26, "st":0.13}}
{"vcselab":{"timestamp_begin":1682335219.144308556, "rt":1.18, "ut":0.21, "st":0.29}}
{"link":{"timestamp_begin":1682335220.350375029, "rt":2.04, "ut":0.06, "st":1.58}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682335218.054708725}
{"VCS_COMP_START_TIME": 1682335218.054708725}
{"VCS_COMP_END_TIME": 1682335223.058085371}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340044}}
{"stitch_vcselab": {"peak_mem": 238988}}
