{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/jimmy/YouseiOS-master/BIOS.v " "Source file: /home/jimmy/YouseiOS-master/BIOS.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1572994326370 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1572994326370 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/jimmy/YouseiOS-master/BIOS.v " "Source file: /home/jimmy/YouseiOS-master/BIOS.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1572994326386 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1572994326386 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/jimmy/YouseiOS-master/BIOS.v " "Source file: /home/jimmy/YouseiOS-master/BIOS.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1572994326399 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1572994326399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572994327168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572994327169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:52:07 2019 " "Processing started: Tue Nov  5 19:52:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572994327169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994327169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorAOC -c ProcessadorAOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorAOC -c ProcessadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994327169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572994327359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572994327359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeft2.v 1 1 " "Found 1 design units, including 1 entities, in source file ShiftLeft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "/home/jimmy/YouseiOS-master/ShiftLeft2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display7Segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file Display7Segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7Segmentos " "Found entity 1: Display7Segmentos" {  } { { "Display7Segmentos.v" "" { Text "/home/jimmy/YouseiOS-master/Display7Segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interface " "Found entity 1: Interface" {  } { { "Interface.v" "" { Text "/home/jimmy/YouseiOS-master/Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335864 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ProcessadorAOC.v " "Can't analyze file -- file ProcessadorAOC.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572994335864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home/jimmy/YouseiOS-master/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file Registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.v" "" { Text "/home/jimmy/YouseiOS-master/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/jimmy/YouseiOS-master/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_Reg2ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_Reg2ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_Reg2ALU " "Found entity 1: MUX_Reg2ALU" {  } { { "MUX_Reg2ALU.v" "" { Text "/home/jimmy/YouseiOS-master/MUX_Reg2ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_PCSrc.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux_PCSrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_PCSrc " "Found entity 1: Mux_PCSrc" {  } { { "Mux_PCSrc.v" "" { Text "/home/jimmy/YouseiOS-master/Mux_PCSrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_Mem2Reg.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_Mem2Reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_Mem2Reg " "Found entity 1: MUX_Mem2Reg" {  } { { "MUX_Mem2Reg.v" "" { Text "/home/jimmy/YouseiOS-master/MUX_Mem2Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4 " "Found entity 1: Mux_4" {  } { { "Mux_4.v" "" { Text "/home/jimmy/YouseiOS-master/Mux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModuloIO.v 1 1 " "Found 1 design units, including 1 entities, in source file ModuloIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloIO " "Found entity 1: ModuloIO" {  } { { "ModuloIO.v" "" { Text "/home/jimmy/YouseiOS-master/ModuloIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaInstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoriaInstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaInstrucoes " "Found entity 1: MemoriaInstrucoes" {  } { { "MemoriaInstrucoes.v" "" { Text "/home/jimmy/YouseiOS-master/MemoriaInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ExtensorDeSinal.v 1 1 " "Found 1 design units, including 1 entities, in source file ExtensorDeSinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorDeSinal " "Found entity 1: ExtensorDeSinal" {  } { { "ExtensorDeSinal.v" "" { Text "/home/jimmy/YouseiOS-master/ExtensorDeSinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControleULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ControleULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleULA " "Found entity 1: ControleULA" {  } { { "ControleULA.v" "" { Text "/home/jimmy/YouseiOS-master/ControleULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD_Offset.v 1 1 " "Found 1 design units, including 1 entities, in source file ADD_Offset.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_Offset " "Found entity 1: ADD_Offset" {  } { { "ADD_Offset.v" "" { Text "/home/jimmy/YouseiOS-master/ADD_Offset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD.v 1 1 " "Found 1 design units, including 1 entities, in source file ADD.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "/home/jimmy/YouseiOS-master/ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadedeControle.v 1 1 " "Found 1 design units, including 1 entities, in source file UnidadedeControle.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.v" "" { Text "/home/jimmy/YouseiOS-master/UnidadedeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaDados.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoriaDados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDados " "Found entity 1: MemoriaDados" {  } { { "MemoriaDados.v" "" { Text "/home/jimmy/YouseiOS-master/MemoriaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Esquematico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Esquematico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Esquematico " "Found entity 1: Esquematico" {  } { { "Esquematico.bdf" "" { Schematic "/home/jimmy/YouseiOS-master/Esquematico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "/home/jimmy/YouseiOS-master/DeBounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file Temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "/home/jimmy/YouseiOS-master/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin2BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Bin2BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.v" "" { Text "/home/jimmy/YouseiOS-master/Bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "YouseiOS.v 1 1 " "Found 1 design units, including 1 entities, in source file YouseiOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 YouseiOS " "Found entity 1: YouseiOS" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDSimulado.v 1 1 " "Found 1 design units, including 1 entities, in source file HDSimulado.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDSimulado " "Found entity 1: HDSimulado" {  } { { "HDSimulado.v" "" { Text "/home/jimmy/YouseiOS-master/HDSimulado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BIOS.v 1 1 " "Found 1 design units, including 1 entities, in source file BIOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS " "Found entity 1: BIOS" {  } { { "BIOS.v" "" { Text "/home/jimmy/YouseiOS-master/BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Paginacao.v 1 1 " "Found 1 design units, including 1 entities, in source file Paginacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 Paginacao " "Found entity 1: Paginacao" {  } { { "Paginacao.v" "" { Text "/home/jimmy/YouseiOS-master/Paginacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "POST.v 1 1 " "Found 1 design units, including 1 entities, in source file POST.v" { { "Info" "ISGN_ENTITY_NAME" "1 POST " "Found entity 1: POST" {  } { { "POST.v" "" { Text "/home/jimmy/YouseiOS-master/POST.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MultiplexeMe.v 1 1 " "Found 1 design units, including 1 entities, in source file MultiplexeMe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplexeMe " "Found entity 1: MultiplexeMe" {  } { { "MultiplexeMe.v" "" { Text "/home/jimmy/YouseiOS-master/MultiplexeMe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProccessControlBlock.v 1 1 " "Found 1 design units, including 1 entities, in source file ProccessControlBlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProccessControlBlock " "Found entity 1: ProccessControlBlock" {  } { { "ProccessControlBlock.v" "" { Text "/home/jimmy/YouseiOS-master/ProccessControlBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994335876 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "YouseiOS.v(22) " "Verilog HDL Instantiation warning at YouseiOS.v(22): instance has no name" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1572994335880 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BIOS.v(27) " "Verilog HDL Instantiation warning at BIOS.v(27): instance has no name" {  } { { "BIOS.v" "" { Text "/home/jimmy/YouseiOS-master/BIOS.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1572994335880 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "YouseiOS.v(23) " "Verilog HDL Instantiation warning at YouseiOS.v(23): instance has no name" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1572994335880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "YouseiOS " "Elaborating entity \"YouseiOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572994335928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaInstrucoes MemoriaInstrucoes:MI " "Elaborating entity \"MemoriaInstrucoes\" for hierarchy \"MemoriaInstrucoes:MI\"" {  } { { "YouseiOS.v" "MI" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335930 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Processador.v 1 1 " "Using design file Processador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.v" "" { Text "/home/jimmy/YouseiOS-master/Processador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994335933 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572994335933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Set Processador.v(39) " "Verilog HDL Implicit Net warning at Processador.v(39): created implicit net for \"Set\"" {  } { { "Processador.v" "" { Text "/home/jimmy/YouseiOS-master/Processador.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:CPU " "Elaborating entity \"Processador\" for hierarchy \"Processador:CPU\"" {  } { { "YouseiOS.v" "CPU" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter Processador:CPU\|ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"Processador:CPU\|ProgramCounter:PC\"" {  } { { "Processador.v" "PC" { Text "/home/jimmy/YouseiOS-master/Processador.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_Offset Processador:CPU\|ADD_Offset:AO " "Elaborating entity \"ADD_Offset\" for hierarchy \"Processador:CPU\|ADD_Offset:AO\"" {  } { { "Processador.v" "AO" { Text "/home/jimmy/YouseiOS-master/Processador.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Mem2Reg Processador:CPU\|MUX_Mem2Reg:MM2R " "Elaborating entity \"MUX_Mem2Reg\" for hierarchy \"Processador:CPU\|MUX_Mem2Reg:MM2R\"" {  } { { "Processador.v" "MM2R" { Text "/home/jimmy/YouseiOS-master/Processador.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores Processador:CPU\|Registradores:Reg " "Elaborating entity \"Registradores\" for hierarchy \"Processador:CPU\|Registradores:Reg\"" {  } { { "Processador.v" "Reg" { Text "/home/jimmy/YouseiOS-master/Processador.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Reg2ALU Processador:CPU\|MUX_Reg2ALU:MR2A " "Elaborating entity \"MUX_Reg2ALU\" for hierarchy \"Processador:CPU\|MUX_Reg2ALU:MR2A\"" {  } { { "Processador.v" "MR2A" { Text "/home/jimmy/YouseiOS-master/Processador.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorDeSinal Processador:CPU\|ExtensorDeSinal:ES " "Elaborating entity \"ExtensorDeSinal\" for hierarchy \"Processador:CPU\|ExtensorDeSinal:ES\"" {  } { { "Processador.v" "ES" { Text "/home/jimmy/YouseiOS-master/Processador.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD Processador:CPU\|ADD:A " "Elaborating entity \"ADD\" for hierarchy \"Processador:CPU\|ADD:A\"" {  } { { "Processador.v" "A" { Text "/home/jimmy/YouseiOS-master/Processador.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Processador:CPU\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"Processador:CPU\|ULA:ULA\"" {  } { { "Processador.v" "ULA" { Text "/home/jimmy/YouseiOS-master/Processador.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaDados Processador:CPU\|MemoriaDados:MD " "Elaborating entity \"MemoriaDados\" for hierarchy \"Processador:CPU\|MemoriaDados:MD\"" {  } { { "Processador.v" "MD" { Text "/home/jimmy/YouseiOS-master/Processador.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_PCSrc Processador:CPU\|Mux_PCSrc:MPCS " "Elaborating entity \"Mux_PCSrc\" for hierarchy \"Processador:CPU\|Mux_PCSrc:MPCS\"" {  } { { "Processador.v" "MPCS" { Text "/home/jimmy/YouseiOS-master/Processador.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4 Processador:CPU\|Mux_4:Mux_4 " "Elaborating entity \"Mux_4\" for hierarchy \"Processador:CPU\|Mux_4:Mux_4\"" {  } { { "Processador.v" "Mux_4" { Text "/home/jimmy/YouseiOS-master/Processador.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadedeControle Processador:CPU\|UnidadedeControle:UC " "Elaborating entity \"UnidadedeControle\" for hierarchy \"Processador:CPU\|UnidadedeControle:UC\"" {  } { { "Processador.v" "UC" { Text "/home/jimmy/YouseiOS-master/Processador.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModuloIO Processador:CPU\|ModuloIO:ModuloIO " "Elaborating entity \"ModuloIO\" for hierarchy \"Processador:CPU\|ModuloIO:ModuloIO\"" {  } { { "Processador.v" "ModuloIO" { Text "/home/jimmy/YouseiOS-master/Processador.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProccessControlBlock ProccessControlBlock:BCP " "Elaborating entity \"ProccessControlBlock\" for hierarchy \"ProccessControlBlock:BCP\"" {  } { { "YouseiOS.v" "BCP" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplexeMe MultiplexeMe:comb_5 " "Elaborating entity \"MultiplexeMe\" for hierarchy \"MultiplexeMe:comb_5\"" {  } { { "YouseiOS.v" "comb_5" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS BIOS:comb_6 " "Elaborating entity \"BIOS\" for hierarchy \"BIOS:comb_6\"" {  } { { "YouseiOS.v" "comb_6" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POST BIOS:comb_6\|POST:comb_3 " "Elaborating entity \"POST\" for hierarchy \"BIOS:comb_6\|POST:comb_3\"" {  } { { "BIOS.v" "comb_3" { Text "/home/jimmy/YouseiOS-master/BIOS.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335966 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 POST.v(14) " "Net \"ram.data_a\" at POST.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "POST.v" "" { Text "/home/jimmy/YouseiOS-master/POST.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1572994335967 "|YouseiOS|BIOS:comb_6|POST:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 POST.v(14) " "Net \"ram.waddr_a\" at POST.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "POST.v" "" { Text "/home/jimmy/YouseiOS-master/POST.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1572994335968 "|YouseiOS|BIOS:comb_6|POST:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 POST.v(14) " "Net \"ram.we_a\" at POST.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "POST.v" "" { Text "/home/jimmy/YouseiOS-master/POST.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1572994335968 "|YouseiOS|BIOS:comb_6|POST:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDSimulado HDSimulado:HD " "Elaborating entity \"HDSimulado\" for hierarchy \"HDSimulado:HD\"" {  } { { "YouseiOS.v" "HD" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paginacao Paginacao:Pages " "Elaborating entity \"Paginacao\" for hierarchy \"Paginacao:Pages\"" {  } { { "YouseiOS.v" "Pages" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994335972 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Processador:CPU\|MemoriaDados:MD\|Memoria_rtl_0 " "Inferred dual-clock RAM node \"Processador:CPU\|MemoriaDados:MD\|Memoria_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1572994336343 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Paginacao:Pages\|Paginas " "RAM logic \"Paginacao:Pages\|Paginas\" is uninferred due to asynchronous read logic" {  } { { "Paginacao.v" "Paginas" { Text "/home/jimmy/YouseiOS-master/Paginacao.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1572994336343 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ProccessControlBlock:BCP\|Contexto_PC " "RAM logic \"ProccessControlBlock:BCP\|Contexto_PC\" is uninferred due to inappropriate RAM size" {  } { { "ProccessControlBlock.v" "Contexto_PC" { Text "/home/jimmy/YouseiOS-master/ProccessControlBlock.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1572994336343 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processador:CPU\|Registradores:Reg\|Registros " "RAM logic \"Processador:CPU\|Registradores:Reg\|Registros\" is uninferred due to asynchronous read logic" {  } { { "Registradores.v" "Registros" { Text "/home/jimmy/YouseiOS-master/Registradores.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1572994336343 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1572994336343 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/jimmy/YouseiOS-master/db/ProcessadorAOC.ram0_HDSimulado_ff99326.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/jimmy/YouseiOS-master/db/ProcessadorAOC.ram0_HDSimulado_ff99326.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1572994336357 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/jimmy/YouseiOS-master/db/ProcessadorAOC.ram0_MemoriaInstrucoes_a9e79ff2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/jimmy/YouseiOS-master/db/ProcessadorAOC.ram0_MemoriaInstrucoes_a9e79ff2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1572994336370 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/jimmy/YouseiOS-master/db/ProcessadorAOC.ram0_POST_29f19b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/jimmy/YouseiOS-master/db/ProcessadorAOC.ram0_POST_29f19b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1572994336372 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Processador:CPU\|MemoriaDados:MD\|Memoria_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Processador:CPU\|MemoriaDados:MD\|Memoria_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572994336997 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1572994336997 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1572994336997 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Processador:CPU\|ULA:ULA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processador:CPU\|ULA:ULA\|Mult0\"" {  } { { "ULA.v" "Mult0" { Text "/home/jimmy/YouseiOS-master/ULA.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1572994336998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Processador:CPU\|ULA:ULA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Processador:CPU\|ULA:ULA\|Div0\"" {  } { { "ULA.v" "Div0" { Text "/home/jimmy/YouseiOS-master/ULA.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1572994336998 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1572994336998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processador:CPU\|MemoriaDados:MD\|altsyncram:Memoria_rtl_0 " "Elaborated megafunction instantiation \"Processador:CPU\|MemoriaDados:MD\|altsyncram:Memoria_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994337050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processador:CPU\|MemoriaDados:MD\|altsyncram:Memoria_rtl_0 " "Instantiated megafunction \"Processador:CPU\|MemoriaDados:MD\|altsyncram:Memoria_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337050 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572994337050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksd1 " "Found entity 1: altsyncram_ksd1" {  } { { "db/altsyncram_ksd1.tdf" "" { Text "/home/jimmy/YouseiOS-master/db/altsyncram_ksd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994337088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994337088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processador:CPU\|ULA:ULA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Processador:CPU\|ULA:ULA\|lpm_mult:Mult0\"" {  } { { "ULA.v" "" { Text "/home/jimmy/YouseiOS-master/ULA.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994337099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processador:CPU\|ULA:ULA\|lpm_mult:Mult0 " "Instantiated megafunction \"Processador:CPU\|ULA:ULA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337099 ""}  } { { "ULA.v" "" { Text "/home/jimmy/YouseiOS-master/ULA.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572994337099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/jimmy/YouseiOS-master/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994337132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994337132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processador:CPU\|ULA:ULA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Processador:CPU\|ULA:ULA\|lpm_divide:Div0\"" {  } { { "ULA.v" "" { Text "/home/jimmy/YouseiOS-master/ULA.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994337144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processador:CPU\|ULA:ULA\|lpm_divide:Div0 " "Instantiated megafunction \"Processador:CPU\|ULA:ULA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572994337144 ""}  } { { "ULA.v" "" { Text "/home/jimmy/YouseiOS-master/ULA.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572994337144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/jimmy/YouseiOS-master/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994337176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994337176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/jimmy/YouseiOS-master/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994337179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994337179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/jimmy/YouseiOS-master/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994337231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994337231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/jimmy/YouseiOS-master/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994337283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994337283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/jimmy/YouseiOS-master/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572994337314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994337314 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Processador:CPU\|ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"Processador:CPU\|ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/jimmy/YouseiOS-master/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ULA.v" "" { Text "/home/jimmy/YouseiOS-master/ULA.v" 17 -1 0 } } { "Processador.v" "" { Text "/home/jimmy/YouseiOS-master/Processador.v" 33 0 0 } } { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572994337466 "|YouseiOS|Processador:CPU|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Processador:CPU\|ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"Processador:CPU\|ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/jimmy/YouseiOS-master/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ULA.v" "" { Text "/home/jimmy/YouseiOS-master/ULA.v" 17 -1 0 } } { "Processador.v" "" { Text "/home/jimmy/YouseiOS-master/Processador.v" 33 0 0 } } { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572994337466 "|YouseiOS|Processador:CPU|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1572994337466 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1572994337466 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572994337950 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1572994337983 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1572994337983 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HD_data\[6\] GND " "Pin \"HD_data\[6\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|HD_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HD_data\[7\] GND " "Pin \"HD_data\[7\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|HD_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HD_data\[8\] GND " "Pin \"HD_data\[8\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|HD_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HD_data\[9\] GND " "Pin \"HD_data\[9\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|HD_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HD_data\[10\] GND " "Pin \"HD_data\[10\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|HD_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HD_data\[13\] GND " "Pin \"HD_data\[13\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|HD_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HD_data\[15\] GND " "Pin \"HD_data\[15\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|HD_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HD_data\[31\] GND " "Pin \"HD_data\[31\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|HD_data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BIOS_Instruction\[6\] GND " "Pin \"BIOS_Instruction\[6\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|BIOS_Instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BIOS_Instruction\[7\] GND " "Pin \"BIOS_Instruction\[7\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|BIOS_Instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BIOS_Instruction\[8\] GND " "Pin \"BIOS_Instruction\[8\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|BIOS_Instruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BIOS_Instruction\[9\] GND " "Pin \"BIOS_Instruction\[9\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|BIOS_Instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BIOS_Instruction\[10\] GND " "Pin \"BIOS_Instruction\[10\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|BIOS_Instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BIOS_Instruction\[11\] GND " "Pin \"BIOS_Instruction\[11\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|BIOS_Instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BIOS_Instruction\[13\] GND " "Pin \"BIOS_Instruction\[13\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|BIOS_Instruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BIOS_Instruction\[15\] GND " "Pin \"BIOS_Instruction\[15\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|BIOS_Instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BIOS_Instruction\[31\] GND " "Pin \"BIOS_Instruction\[31\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|BIOS_Instruction[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[6\] GND " "Pin \"Instrucao\[6\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|Instrucao[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[7\] GND " "Pin \"Instrucao\[7\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|Instrucao[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[8\] GND " "Pin \"Instrucao\[8\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|Instrucao[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[9\] GND " "Pin \"Instrucao\[9\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|Instrucao[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[10\] GND " "Pin \"Instrucao\[10\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|Instrucao[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[11\] GND " "Pin \"Instrucao\[11\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|Instrucao[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[13\] GND " "Pin \"Instrucao\[13\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|Instrucao[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[15\] GND " "Pin \"Instrucao\[15\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|Instrucao[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[31\] GND " "Pin \"Instrucao\[31\]\" is stuck at GND" {  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572994339373 "|YouseiOS|Instrucao[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572994339373 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572994339585 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "323 " "323 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572994342127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572994342489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572994342489 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4856 " "Implemented 4856 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572994342740 ""} { "Info" "ICUT_CUT_TM_OPINS" "258 " "Implemented 258 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572994342740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4558 " "Implemented 4558 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572994342740 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1572994342740 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1572994342740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572994342740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1070 " "Peak virtual memory: 1070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572994342752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:52:22 2019 " "Processing ended: Tue Nov  5 19:52:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572994342752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572994342752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572994342752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572994342752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572994343627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572994343627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:52:23 2019 " "Processing started: Tue Nov  5 19:52:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572994343627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572994343627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProcessadorAOC -c ProcessadorAOC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProcessadorAOC -c ProcessadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572994343627 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572994343671 ""}
{ "Info" "0" "" "Project  = ProcessadorAOC" {  } {  } 0 0 "Project  = ProcessadorAOC" 0 0 "Fitter" 0 0 1572994343671 ""}
{ "Info" "0" "" "Revision = ProcessadorAOC" {  } {  } 0 0 "Revision = ProcessadorAOC" 0 0 "Fitter" 0 0 1572994343671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572994343760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572994343760 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProcessadorAOC EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ProcessadorAOC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572994343779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572994343839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572994343839 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572994344196 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572994344201 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572994344293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572994344293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572994344293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572994344293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572994344293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572994344293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572994344293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572994344293 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572994344293 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572994344293 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 0 { 0 ""} 0 8276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572994344303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 0 { 0 ""} 0 8278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572994344303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 0 { 0 ""} 0 8280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572994344303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 0 { 0 ""} 0 8282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572994344303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 0 { 0 ""} 0 8284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572994344303 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572994344303 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572994344307 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1572994345052 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "258 260 " "No exact pin location assignment(s) for 258 pins of 260 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572994345713 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessadorAOC.sdc " "Synopsys Design Constraints File file not found: 'ProcessadorAOC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572994346461 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572994346461 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572994346503 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1572994346503 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572994346504 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock50M~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node Clock50M~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572994347043 ""}  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 0 { 0 ""} 0 8270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572994347043 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572994347611 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572994347616 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572994347616 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572994347624 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572994347633 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572994347643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572994347834 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572994347840 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572994347840 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "258 unused 2.5V 0 258 0 " "Number of I/O pins in group: 258 (unused VREF, 2.5V VCCIO, 0 input, 258 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1572994347848 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1572994347848 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572994347848 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572994347849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572994347849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572994347849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572994347849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572994347849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572994347849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572994347849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572994347849 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1572994347849 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572994347849 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[0\] " "Node \"Display1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[1\] " "Node \"Display1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[2\] " "Node \"Display1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[3\] " "Node \"Display1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[4\] " "Node \"Display1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[5\] " "Node \"Display1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[6\] " "Node \"Display1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[0\] " "Node \"Display2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[1\] " "Node \"Display2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[2\] " "Node \"Display2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[3\] " "Node \"Display2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[4\] " "Node \"Display2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[5\] " "Node \"Display2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[6\] " "Node \"Display2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[0\] " "Node \"Display3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[1\] " "Node \"Display3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[2\] " "Node \"Display3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[3\] " "Node \"Display3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[4\] " "Node \"Display3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[5\] " "Node \"Display3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[6\] " "Node \"Display3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[0\] " "Node \"Display4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[1\] " "Node \"Display4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[2\] " "Node \"Display4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[3\] " "Node \"Display4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[4\] " "Node \"Display4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[5\] " "Node \"Display4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[6\] " "Node \"Display4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[0\] " "Node \"Display5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[1\] " "Node \"Display5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[2\] " "Node \"Display5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[3\] " "Node \"Display5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[4\] " "Node \"Display5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[5\] " "Node \"Display5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[6\] " "Node \"Display5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[0\] " "Node \"Display6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[1\] " "Node \"Display6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[2\] " "Node \"Display6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[3\] " "Node \"Display6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[4\] " "Node \"Display6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[5\] " "Node \"Display6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[6\] " "Node \"Display6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[0\] " "Node \"Display7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[1\] " "Node \"Display7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[2\] " "Node \"Display7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[3\] " "Node \"Display7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[4\] " "Node \"Display7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[5\] " "Node \"Display7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[6\] " "Node \"Display7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[0\] " "Node \"Display8\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[1\] " "Node \"Display8\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[2\] " "Node \"Display8\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[3\] " "Node \"Display8\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[4\] " "Node \"Display8\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[5\] " "Node \"Display8\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[6\] " "Node \"Display8\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Set " "Node \"Set\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Set" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Swap " "Node \"Swap\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Swap" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[0\] " "Node \"Switches\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[10\] " "Node \"Switches\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[11\] " "Node \"Switches\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[12\] " "Node \"Switches\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[1\] " "Node \"Switches\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[2\] " "Node \"Switches\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[3\] " "Node \"Switches\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[4\] " "Node \"Switches\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[5\] " "Node \"Switches\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[6\] " "Node \"Switches\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[7\] " "Node \"Switches\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[8\] " "Node \"Switches\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[9\] " "Node \"Switches\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Type " "Node \"Type\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Type" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572994348707 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1572994348707 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572994348709 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572994348716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572994351065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572994351794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572994351857 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572994369475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572994369475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572994370348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572994376025 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572994376025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572994685235 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572994685235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:12 " "Fitter routing operations ending: elapsed time is 00:05:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572994685239 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.52 " "Total time spent on timing analysis during the Fitter is 3.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572994685460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572994685497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572994686197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572994686199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572994686869 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572994688063 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1572994689226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jimmy/YouseiOS-master/output_files/ProcessadorAOC.fit.smsg " "Generated suppressed messages file /home/jimmy/YouseiOS-master/output_files/ProcessadorAOC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572994689511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 79 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1842 " "Peak virtual memory: 1842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572994690243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:58:10 2019 " "Processing ended: Tue Nov  5 19:58:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572994690243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:47 " "Elapsed time: 00:05:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572994690243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:24 " "Total CPU time (on all processors): 00:06:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572994690243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572994690243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572994691085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572994691086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:58:10 2019 " "Processing started: Tue Nov  5 19:58:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572994691086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572994691086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProcessadorAOC -c ProcessadorAOC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProcessadorAOC -c ProcessadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572994691086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572994691351 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1572994693692 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572994693795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572994694061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:58:14 2019 " "Processing ended: Tue Nov  5 19:58:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572994694061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572994694061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572994694061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572994694061 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572994694203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572994694788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572994694789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:58:14 2019 " "Processing started: Tue Nov  5 19:58:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572994694789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572994694789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProcessadorAOC -c ProcessadorAOC " "Command: quartus_sta ProcessadorAOC -c ProcessadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572994694789 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572994694832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572994694962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572994694962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572994695025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572994695025 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessadorAOC.sdc " "Synopsys Design Constraints File file not found: 'ProcessadorAOC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572994695616 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572994695616 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock50M Clock50M " "create_clock -period 1.000 -name Clock50M Clock50M" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572994695633 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572994695633 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572994695651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572994695652 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572994695653 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572994695661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572994697202 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572994697202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -135.683 " "Worst-case setup slack is -135.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994697202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994697202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -135.683          -74558.636 Clock50M  " " -135.683          -74558.636 Clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994697202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572994697202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994697221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994697221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock50M  " "    0.402               0.000 Clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994697221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572994697221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572994697222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572994697223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994697224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994697224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1645.722 Clock50M  " "   -3.000           -1645.722 Clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994697224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572994697224 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572994697898 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572994697925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572994698653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572994698832 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572994698882 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572994698882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -122.562 " "Worst-case setup slack is -122.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994698883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994698883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -122.562          -67590.437 Clock50M  " " -122.562          -67590.437 Clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994698883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572994698883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994698902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994698902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clock50M  " "    0.353               0.000 Clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994698902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572994698902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572994698903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572994698904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994698906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994698906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1645.546 Clock50M  " "   -3.000           -1645.546 Clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994698906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572994698906 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572994699582 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572994699720 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572994699739 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572994699739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -67.009 " "Worst-case setup slack is -67.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994699740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994699740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -67.009          -36544.755 Clock50M  " "  -67.009          -36544.755 Clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994699740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572994699740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994699760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994699760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clock50M  " "    0.181               0.000 Clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994699760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572994699760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572994699762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572994699763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994699765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994699765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1369.389 Clock50M  " "   -3.000           -1369.389 Clock50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572994699765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572994699765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572994700852 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572994700855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1092 " "Peak virtual memory: 1092 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572994700935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:58:20 2019 " "Processing ended: Tue Nov  5 19:58:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572994700935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572994700935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572994700935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572994700935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1572994701794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572994701795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:58:21 2019 " "Processing started: Tue Nov  5 19:58:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572994701795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572994701795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProcessadorAOC -c ProcessadorAOC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ProcessadorAOC -c ProcessadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572994701795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1572994702103 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProcessadorAOC_7_1200mv_85c_slow.vo /home/jimmy/YouseiOS-master/simulation/modelsim// simulation " "Generated file ProcessadorAOC_7_1200mv_85c_slow.vo in folder \"/home/jimmy/YouseiOS-master/simulation/modelsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572994702862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProcessadorAOC_7_1200mv_0c_slow.vo /home/jimmy/YouseiOS-master/simulation/modelsim// simulation " "Generated file ProcessadorAOC_7_1200mv_0c_slow.vo in folder \"/home/jimmy/YouseiOS-master/simulation/modelsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572994703368 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProcessadorAOC_min_1200mv_0c_fast.vo /home/jimmy/YouseiOS-master/simulation/modelsim// simulation " "Generated file ProcessadorAOC_min_1200mv_0c_fast.vo in folder \"/home/jimmy/YouseiOS-master/simulation/modelsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572994703875 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProcessadorAOC.vo /home/jimmy/YouseiOS-master/simulation/modelsim// simulation " "Generated file ProcessadorAOC.vo in folder \"/home/jimmy/YouseiOS-master/simulation/modelsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572994704380 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProcessadorAOC_7_1200mv_85c_v_slow.sdo /home/jimmy/YouseiOS-master/simulation/modelsim// simulation " "Generated file ProcessadorAOC_7_1200mv_85c_v_slow.sdo in folder \"/home/jimmy/YouseiOS-master/simulation/modelsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572994704673 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProcessadorAOC_7_1200mv_0c_v_slow.sdo /home/jimmy/YouseiOS-master/simulation/modelsim// simulation " "Generated file ProcessadorAOC_7_1200mv_0c_v_slow.sdo in folder \"/home/jimmy/YouseiOS-master/simulation/modelsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572994704963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProcessadorAOC_min_1200mv_0c_v_fast.sdo /home/jimmy/YouseiOS-master/simulation/modelsim// simulation " "Generated file ProcessadorAOC_min_1200mv_0c_v_fast.sdo in folder \"/home/jimmy/YouseiOS-master/simulation/modelsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572994705251 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProcessadorAOC_v.sdo /home/jimmy/YouseiOS-master/simulation/modelsim// simulation " "Generated file ProcessadorAOC_v.sdo in folder \"/home/jimmy/YouseiOS-master/simulation/modelsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572994705540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1108 " "Peak virtual memory: 1108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572994705602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:58:25 2019 " "Processing ended: Tue Nov  5 19:58:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572994705602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572994705602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572994705602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572994705602 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "EDA Netlist Writer" 0 -1 1572994705797 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 132 s " "Quartus Prime Full Compilation was successful. 0 errors, 132 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572994705797 ""}
