// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "02/06/2023 22:46:50"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module traffic_light_control (
	clk,
	light_active_rush_hour_1,
	light_active_night1,
	light_lane1,
	light_lane2,
	led_out_hour,
	led_out_lane1,
	led_out_lane2,
	sel1,
	sel2,
	sel_hour);
input 	clk;
output 	light_active_rush_hour_1;
output 	light_active_night1;
output 	[2:0] light_lane1;
output 	[2:0] light_lane2;
output 	[6:0] led_out_hour;
output 	[6:0] led_out_lane1;
output 	[6:0] led_out_lane2;
output 	[1:0] sel1;
output 	[1:0] sel2;
output 	[1:0] sel_hour;

// Design Ports Information
// light_active_rush_hour_1	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// light_active_night1	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// light_lane1[0]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// light_lane1[1]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// light_lane1[2]	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// light_lane2[0]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// light_lane2[1]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// light_lane2[2]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_hour[0]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_hour[1]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_hour[2]	=>  Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_hour[3]	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_hour[4]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_hour[5]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_hour[6]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane1[0]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane1[1]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane1[2]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane1[3]	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane1[4]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane1[5]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane1[6]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane2[0]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane2[1]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane2[2]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane2[3]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane2[4]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane2[5]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led_out_lane2[6]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sel1[0]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sel1[1]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sel2[0]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sel2[1]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sel_hour[0]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sel_hour[1]	=>  Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \U0|Add3~30 ;
wire \U1|Add1~30 ;
wire \clk~combout ;
wire \U0|Add0~5_combout ;
wire \U0|Add0~7 ;
wire \U0|Add0~7COUT1_94 ;
wire \U0|Add0~10_combout ;
wire \U0|Add0~12 ;
wire \U0|Add0~12COUT1_96 ;
wire \U0|Add0~0_combout ;
wire \U0|Add0~2 ;
wire \U0|Add0~15_combout ;
wire \U0|Add0~17 ;
wire \U0|Add0~17COUT1_98 ;
wire \U0|Add0~25_combout ;
wire \U0|Add0~27 ;
wire \U0|Add0~27COUT1_100 ;
wire \U0|Add0~20_combout ;
wire \U0|Add0~22 ;
wire \U0|Add0~22COUT1_102 ;
wire \U0|Add0~30_combout ;
wire \U0|Add0~32 ;
wire \U0|Add0~32COUT1_104 ;
wire \U0|Add0~35_combout ;
wire \U0|Equal0~1_combout ;
wire \U0|Equal0~0_combout ;
wire \U0|Add0~37 ;
wire \U0|Add0~45_combout ;
wire \U0|Add0~47 ;
wire \U0|Add0~47COUT1_106 ;
wire \U0|Add0~50_combout ;
wire \U0|Add0~52 ;
wire \U0|Add0~52COUT1_108 ;
wire \U0|Add0~40_combout ;
wire \U0|Add0~42 ;
wire \U0|Add0~42COUT1_110 ;
wire \U0|Add0~55_combout ;
wire \U0|Add0~57 ;
wire \U0|Add0~57COUT1_112 ;
wire \U0|Add0~60_combout ;
wire \U0|Add0~62 ;
wire \U0|Add0~65_combout ;
wire \U0|Add0~67 ;
wire \U0|Add0~67COUT1_114 ;
wire \U0|Add0~70_combout ;
wire \U0|Add0~72 ;
wire \U0|Add0~72COUT1_116 ;
wire \U0|Add0~75_combout ;
wire \U0|Equal0~3_combout ;
wire \U0|Equal0~2_combout ;
wire \U0|Equal0~4_combout ;
wire \U0|temp_2_5ms~regout ;
wire \U0|Add1~5_combout ;
wire \U0|Add1~7 ;
wire \U0|Add1~7COUT1_48 ;
wire \U0|Add1~10_combout ;
wire \U0|Add1~12 ;
wire \U0|Add1~12COUT1_50 ;
wire \U0|Add1~15_combout ;
wire \U0|Add1~17 ;
wire \U0|Add1~17COUT1_52 ;
wire \U0|Add1~2 ;
wire \U0|Add1~2COUT1_54 ;
wire \U0|Add1~30_combout ;
wire \U0|Add1~32 ;
wire \U0|Add1~35_combout ;
wire \U0|Add1~37 ;
wire \U0|Add1~37COUT1_56 ;
wire \U0|Add1~20_combout ;
wire \U0|Add1~22 ;
wire \U0|Add1~22COUT1_58 ;
wire \U0|Add1~25_combout ;
wire \U0|Equal1~1_combout ;
wire \U0|Add1~0_combout ;
wire \U0|Equal1~0_combout ;
wire \U0|temp_1s~regout ;
wire \U0|process_2:count1[0]~regout ;
wire \U0|process_2:count1[1]~regout ;
wire \U0|process_2:count1[2]~regout ;
wire \U0|process_2:count1[3]~regout ;
wire \U0|Equal2~0_combout ;
wire \U0|temp_1h~regout ;
wire \U0|Add3~32_cout0 ;
wire \U0|Add3~32COUT1_42 ;
wire \U0|Add3~0_combout ;
wire \U0|Add3~2 ;
wire \U0|Add3~2COUT1_44 ;
wire \U0|Add3~15_combout ;
wire \U0|Add3~17 ;
wire \U0|Add3~17COUT1_46 ;
wire \U0|Add3~5_combout ;
wire \U4|LessThan0~0_combout ;
wire \U0|Add3~7 ;
wire \U0|Add3~12 ;
wire \U0|Add3~12COUT1_48 ;
wire \U0|Add3~22 ;
wire \U0|Add3~22COUT1_50 ;
wire \U0|Add3~25_combout ;
wire \U0|Equal4~1_combout ;
wire \U0|Add3~10_combout ;
wire \U0|Add3~20_combout ;
wire \U0|process_3~2_combout ;
wire \U0|process_3~3_combout ;
wire \U0|process_3~4_combout ;
wire \U0|light_active_rush_hour~regout ;
wire \U0|process_3~6_combout ;
wire \U0|process_3~5_combout ;
wire \U0|Equal4~0_combout ;
wire \U0|light_active_night~regout ;
wire \U1|light_lane1~0_combout ;
wire \U1|count2[6]~4_combout ;
wire \U1|Add0~0_combout ;
wire \U1|count1~11_combout ;
wire \U1|count1~12_combout ;
wire \U1|Add0~2 ;
wire \U1|Add0~2COUT1_42 ;
wire \U1|Add0~5_combout ;
wire \U1|count1~7_combout ;
wire \U1|count1~8_combout ;
wire \U1|Add0~7 ;
wire \U1|Add0~7COUT1_44 ;
wire \U1|Add0~10_combout ;
wire \U1|Equal0~0_combout ;
wire \U1|count1~10_combout ;
wire \U1|count1~9_combout ;
wire \U1|Add0~12 ;
wire \U1|Add0~12COUT1_46 ;
wire \U1|Add0~15_combout ;
wire \U1|count1~0_combout ;
wire \U1|Add0~17 ;
wire \U1|Add0~20_combout ;
wire \U1|Add0~22 ;
wire \U1|Add0~22COUT1_48 ;
wire \U1|Add0~27 ;
wire \U1|Add0~27COUT1_50 ;
wire \U1|Add0~30_combout ;
wire \U1|Equal0~1_combout ;
wire \U1|count2~9_combout ;
wire \U1|count2~10_combout ;
wire \U1|count2~1_combout ;
wire \U1|count2~2_combout ;
wire \U1|Add1~32_cout0 ;
wire \U1|Add1~32COUT1_42 ;
wire \U1|Add1~0_combout ;
wire \U1|Add1~2 ;
wire \U1|Add1~2COUT1_44 ;
wire \U1|Add1~5_combout ;
wire \U1|count2[6]~5_combout ;
wire \U1|Add1~7 ;
wire \U1|Add1~7COUT1_46 ;
wire \U1|Add1~10_combout ;
wire \U1|light2~0_combout ;
wire \U1|count2~11_combout ;
wire \U1|Add1~12 ;
wire \U1|Add1~15_combout ;
wire \U1|Add1~17 ;
wire \U1|Add1~17COUT1_48 ;
wire \U1|Add1~20_combout ;
wire \U1|Add1~22 ;
wire \U1|Add1~22COUT1_50 ;
wire \U1|Add1~25_combout ;
wire \U1|Equal1~0_combout ;
wire \U1|Equal1~1_combout ;
wire \U1|light2~regout ;
wire \U1|count1[6]~2_combout ;
wire \U1|Add0~25_combout ;
wire \U1|Equal0~2_combout ;
wire \U1|control~0_combout ;
wire \U1|control~regout ;
wire \U1|light1~0_combout ;
wire \U1|light1~regout ;
wire \U1|count2[6]~0_combout ;
wire \U1|light_lane2~0_combout ;
wire \U1|light_lane1~2_combout ;
wire \U1|light_lane1~3_combout ;
wire \U1|count1[6]~1_combout ;
wire \U1|light_lane2~3_combout ;
wire \U1|light_lane2~1 ;
wire \U4|LessThan0~1_combout ;
wire \U0|count[0]~_wirecell_combout ;
wire \U4|Led_bcd~11_combout ;
wire \U4|Led_bcd~9 ;
wire \U4|Led_bcd~10_combout ;
wire \U4|Led_bcd~7_combout ;
wire \U4|Led_bcd~6 ;
wire \U4|Led_bcd~8_combout ;
wire \U4|Led_bcd~12_combout ;
wire \U4|count~regout ;
wire \U4|Led_bcd~14_combout ;
wire \U4|Led_bcd~15_combout ;
wire \U4|Led_bcd~16_combout ;
wire \U4|Led_bcd~13_combout ;
wire \U4|Led_bcd[1]~1 ;
wire \U4|Led_bcd[1]~1COUT1_21 ;
wire \U4|Add0~0_combout ;
wire \U4|Led_bcd[2]~3 ;
wire \U4|Led_bcd[2]~3COUT1_23 ;
wire \U4|Mux6~0_combout ;
wire \U4|Mux5~0_combout ;
wire \U4|Mux4~0_combout ;
wire \U4|Mux3~0_combout ;
wire \U4|Mux2~0_combout ;
wire \U4|Mux1~0_combout ;
wire \U4|Mux0~0_combout ;
wire \U2|Led_bcd~16_combout ;
wire \U2|LessThan0~0_combout ;
wire \U2|LessThan0~1_combout ;
wire \U2|Led_bcd~10_combout ;
wire \U2|Led_bcd~11_combout ;
wire \U2|Led_bcd~17_combout ;
wire \U2|Led_bcd~18_combout ;
wire \U2|Led_bcd~12_combout ;
wire \U2|Led_bcd~13_combout ;
wire \U2|Led_bcd~14_combout ;
wire \U2|Led_bcd~19_combout ;
wire \U2|Led_bcd~20_combout ;
wire \U2|Led_bcd~15_combout ;
wire \U2|Led_bcd[1]~5 ;
wire \U2|Led_bcd[1]~5COUT1_25 ;
wire \U2|Add0~0_combout ;
wire \U2|Led_bcd[2]~7 ;
wire \U2|Led_bcd[2]~7COUT1_27 ;
wire \U2|Mux6~0_combout ;
wire \U2|Mux5~0_combout ;
wire \U2|Mux4~0_combout ;
wire \U2|Mux3~0_combout ;
wire \U2|Mux2~0_combout ;
wire \U2|Mux1~0_combout ;
wire \U2|Mux0~0_combout ;
wire \U3|Led_bcd~13_combout ;
wire \U3|LessThan0~0_combout ;
wire \U3|LessThan0~1_combout ;
wire \U1|count2[0]~_wirecell_combout ;
wire \U3|Led_bcd~10_combout ;
wire \U3|Led_bcd~9_combout ;
wire \U3|Led_bcd~7_combout ;
wire \U3|Led_bcd~6_combout ;
wire \U3|Led_bcd~8_combout ;
wire \U3|Led_bcd~11_combout ;
wire \U3|Led_bcd~14_combout ;
wire \U3|Led_bcd~15_combout ;
wire \U3|Led_bcd~12_combout ;
wire \U3|Led_bcd[1]~1 ;
wire \U3|Led_bcd[1]~1COUT1_20 ;
wire \U3|Add0~0_combout ;
wire \U3|Led_bcd[2]~3 ;
wire \U3|Led_bcd[2]~3COUT1_22 ;
wire \U3|Mux6~0_combout ;
wire \U3|Mux5~0_combout ;
wire \U3|Mux4~0_combout ;
wire \U3|Mux3~0_combout ;
wire \U3|Mux2~0_combout ;
wire \U3|Mux1~0_combout ;
wire \U3|Mux0~0_combout ;
wire [3:0] \U4|Led_bcd ;
wire [1:0] \U3|sel ;
wire [3:0] \U3|Led_bcd ;
wire [1:0] \U4|sel ;
wire [15:0] \U0|count2 ;
wire [7:0] \U0|count1 ;
wire [6:0] \U0|count ;
wire [2:0] \U1|light_lane2 ;
wire [2:0] \U1|light_lane1 ;
wire [1:0] \U1|count3 ;
wire [6:0] \U1|count2 ;
wire [6:0] \U1|count1 ;
wire [1:0] \U2|sel ;
wire [3:0] \U2|Led_bcd ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \U0|count2[7] (
// Equation(s):
// \U0|count2 [7] = DFFEAS((((\U0|Add0~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|Add0~35_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[7] .lut_mask = "f0f0";
defparam \U0|count2[7] .operation_mode = "normal";
defparam \U0|count2[7] .output_mode = "reg_only";
defparam \U0|count2[7] .register_cascade_mode = "off";
defparam \U0|count2[7] .sum_lutc_input = "datac";
defparam \U0|count2[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \U0|Add0~5 (
// Equation(s):
// \U0|Add0~5_combout  = ((!\U0|count2 [0]))
// \U0|Add0~7  = CARRY(((\U0|count2 [0])))
// \U0|Add0~7COUT1_94  = CARRY(((\U0|count2 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add0~7 ),
	.cout1(\U0|Add0~7COUT1_94 ));
// synopsys translate_off
defparam \U0|Add0~5 .lut_mask = "33cc";
defparam \U0|Add0~5 .operation_mode = "arithmetic";
defparam \U0|Add0~5 .output_mode = "comb_only";
defparam \U0|Add0~5 .register_cascade_mode = "off";
defparam \U0|Add0~5 .sum_lutc_input = "datac";
defparam \U0|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \U0|count2[0] (
// Equation(s):
// \U0|count2 [0] = DFFEAS((((\U0|Add0~5_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[0] .lut_mask = "ff00";
defparam \U0|count2[0] .operation_mode = "normal";
defparam \U0|count2[0] .output_mode = "reg_only";
defparam \U0|count2[0] .register_cascade_mode = "off";
defparam \U0|count2[0] .sum_lutc_input = "datac";
defparam \U0|count2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \U0|Add0~10 (
// Equation(s):
// \U0|Add0~10_combout  = (\U0|count2 [1] $ ((\U0|Add0~7 )))
// \U0|Add0~12  = CARRY(((!\U0|Add0~7 ) # (!\U0|count2 [1])))
// \U0|Add0~12COUT1_96  = CARRY(((!\U0|Add0~7COUT1_94 ) # (!\U0|count2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U0|Add0~7 ),
	.cin1(\U0|Add0~7COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add0~12 ),
	.cout1(\U0|Add0~12COUT1_96 ));
// synopsys translate_off
defparam \U0|Add0~10 .cin0_used = "true";
defparam \U0|Add0~10 .cin1_used = "true";
defparam \U0|Add0~10 .lut_mask = "3c3f";
defparam \U0|Add0~10 .operation_mode = "arithmetic";
defparam \U0|Add0~10 .output_mode = "comb_only";
defparam \U0|Add0~10 .register_cascade_mode = "off";
defparam \U0|Add0~10 .sum_lutc_input = "cin";
defparam \U0|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \U0|count2[1] (
// Equation(s):
// \U0|count2 [1] = DFFEAS((((\U0|Add0~10_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[1] .lut_mask = "ff00";
defparam \U0|count2[1] .operation_mode = "normal";
defparam \U0|count2[1] .output_mode = "reg_only";
defparam \U0|count2[1] .register_cascade_mode = "off";
defparam \U0|count2[1] .sum_lutc_input = "datac";
defparam \U0|count2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \U0|Add0~0 (
// Equation(s):
// \U0|Add0~0_combout  = (\U0|count2 [2] $ ((!\U0|Add0~12 )))
// \U0|Add0~2  = CARRY(((\U0|count2 [2] & !\U0|Add0~12COUT1_96 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U0|Add0~12 ),
	.cin1(\U0|Add0~12COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~0_combout ),
	.regout(),
	.cout(\U0|Add0~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Add0~0 .cin0_used = "true";
defparam \U0|Add0~0 .cin1_used = "true";
defparam \U0|Add0~0 .lut_mask = "c30c";
defparam \U0|Add0~0 .operation_mode = "arithmetic";
defparam \U0|Add0~0 .output_mode = "comb_only";
defparam \U0|Add0~0 .register_cascade_mode = "off";
defparam \U0|Add0~0 .sum_lutc_input = "cin";
defparam \U0|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \U0|count2[2] (
// Equation(s):
// \U0|count2 [2] = DFFEAS((((\U0|Add0~0_combout  & !\U0|Equal0~4_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|Add0~0_combout ),
	.datad(\U0|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[2] .lut_mask = "00f0";
defparam \U0|count2[2] .operation_mode = "normal";
defparam \U0|count2[2] .output_mode = "reg_only";
defparam \U0|count2[2] .register_cascade_mode = "off";
defparam \U0|count2[2] .sum_lutc_input = "datac";
defparam \U0|count2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \U0|Add0~15 (
// Equation(s):
// \U0|Add0~15_combout  = (\U0|count2 [3] $ ((\U0|Add0~2 )))
// \U0|Add0~17  = CARRY(((!\U0|Add0~2 ) # (!\U0|count2 [3])))
// \U0|Add0~17COUT1_98  = CARRY(((!\U0|Add0~2 ) # (!\U0|count2 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add0~17 ),
	.cout1(\U0|Add0~17COUT1_98 ));
// synopsys translate_off
defparam \U0|Add0~15 .cin_used = "true";
defparam \U0|Add0~15 .lut_mask = "3c3f";
defparam \U0|Add0~15 .operation_mode = "arithmetic";
defparam \U0|Add0~15 .output_mode = "comb_only";
defparam \U0|Add0~15 .register_cascade_mode = "off";
defparam \U0|Add0~15 .sum_lutc_input = "cin";
defparam \U0|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \U0|count2[3] (
// Equation(s):
// \U0|count2 [3] = DFFEAS((((\U0|Add0~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[3] .lut_mask = "ff00";
defparam \U0|count2[3] .operation_mode = "normal";
defparam \U0|count2[3] .output_mode = "reg_only";
defparam \U0|count2[3] .register_cascade_mode = "off";
defparam \U0|count2[3] .sum_lutc_input = "datac";
defparam \U0|count2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \U0|Add0~25 (
// Equation(s):
// \U0|Add0~25_combout  = (\U0|count2 [4] $ ((!(!\U0|Add0~2  & \U0|Add0~17 ) # (\U0|Add0~2  & \U0|Add0~17COUT1_98 ))))
// \U0|Add0~27  = CARRY(((\U0|count2 [4] & !\U0|Add0~17 )))
// \U0|Add0~27COUT1_100  = CARRY(((\U0|count2 [4] & !\U0|Add0~17COUT1_98 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~2 ),
	.cin0(\U0|Add0~17 ),
	.cin1(\U0|Add0~17COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add0~27 ),
	.cout1(\U0|Add0~27COUT1_100 ));
// synopsys translate_off
defparam \U0|Add0~25 .cin0_used = "true";
defparam \U0|Add0~25 .cin1_used = "true";
defparam \U0|Add0~25 .cin_used = "true";
defparam \U0|Add0~25 .lut_mask = "c30c";
defparam \U0|Add0~25 .operation_mode = "arithmetic";
defparam \U0|Add0~25 .output_mode = "comb_only";
defparam \U0|Add0~25 .register_cascade_mode = "off";
defparam \U0|Add0~25 .sum_lutc_input = "cin";
defparam \U0|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \U0|count2[4] (
// Equation(s):
// \U0|count2 [4] = DFFEAS((((\U0|Add0~25_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[4] .lut_mask = "ff00";
defparam \U0|count2[4] .operation_mode = "normal";
defparam \U0|count2[4] .output_mode = "reg_only";
defparam \U0|count2[4] .register_cascade_mode = "off";
defparam \U0|count2[4] .sum_lutc_input = "datac";
defparam \U0|count2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \U0|Add0~20 (
// Equation(s):
// \U0|Add0~20_combout  = (\U0|count2 [5] $ (((!\U0|Add0~2  & \U0|Add0~27 ) # (\U0|Add0~2  & \U0|Add0~27COUT1_100 ))))
// \U0|Add0~22  = CARRY(((!\U0|Add0~27 ) # (!\U0|count2 [5])))
// \U0|Add0~22COUT1_102  = CARRY(((!\U0|Add0~27COUT1_100 ) # (!\U0|count2 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~2 ),
	.cin0(\U0|Add0~27 ),
	.cin1(\U0|Add0~27COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add0~22 ),
	.cout1(\U0|Add0~22COUT1_102 ));
// synopsys translate_off
defparam \U0|Add0~20 .cin0_used = "true";
defparam \U0|Add0~20 .cin1_used = "true";
defparam \U0|Add0~20 .cin_used = "true";
defparam \U0|Add0~20 .lut_mask = "3c3f";
defparam \U0|Add0~20 .operation_mode = "arithmetic";
defparam \U0|Add0~20 .output_mode = "comb_only";
defparam \U0|Add0~20 .register_cascade_mode = "off";
defparam \U0|Add0~20 .sum_lutc_input = "cin";
defparam \U0|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \U0|count2[5] (
// Equation(s):
// \U0|count2 [5] = DFFEAS((((\U0|Add0~20_combout  & !\U0|Equal0~4_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|Add0~20_combout ),
	.datad(\U0|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[5] .lut_mask = "00f0";
defparam \U0|count2[5] .operation_mode = "normal";
defparam \U0|count2[5] .output_mode = "reg_only";
defparam \U0|count2[5] .register_cascade_mode = "off";
defparam \U0|count2[5] .sum_lutc_input = "datac";
defparam \U0|count2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \U0|Add0~30 (
// Equation(s):
// \U0|Add0~30_combout  = (\U0|count2 [6] $ ((!(!\U0|Add0~2  & \U0|Add0~22 ) # (\U0|Add0~2  & \U0|Add0~22COUT1_102 ))))
// \U0|Add0~32  = CARRY(((\U0|count2 [6] & !\U0|Add0~22 )))
// \U0|Add0~32COUT1_104  = CARRY(((\U0|count2 [6] & !\U0|Add0~22COUT1_102 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~2 ),
	.cin0(\U0|Add0~22 ),
	.cin1(\U0|Add0~22COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add0~32 ),
	.cout1(\U0|Add0~32COUT1_104 ));
// synopsys translate_off
defparam \U0|Add0~30 .cin0_used = "true";
defparam \U0|Add0~30 .cin1_used = "true";
defparam \U0|Add0~30 .cin_used = "true";
defparam \U0|Add0~30 .lut_mask = "c30c";
defparam \U0|Add0~30 .operation_mode = "arithmetic";
defparam \U0|Add0~30 .output_mode = "comb_only";
defparam \U0|Add0~30 .register_cascade_mode = "off";
defparam \U0|Add0~30 .sum_lutc_input = "cin";
defparam \U0|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \U0|count2[6] (
// Equation(s):
// \U0|count2 [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \U0|Add0~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|Add0~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[6] .lut_mask = "0000";
defparam \U0|count2[6] .operation_mode = "normal";
defparam \U0|count2[6] .output_mode = "reg_only";
defparam \U0|count2[6] .register_cascade_mode = "off";
defparam \U0|count2[6] .sum_lutc_input = "datac";
defparam \U0|count2[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \U0|Add0~35 (
// Equation(s):
// \U0|Add0~35_combout  = (\U0|count2 [7] $ (((!\U0|Add0~2  & \U0|Add0~32 ) # (\U0|Add0~2  & \U0|Add0~32COUT1_104 ))))
// \U0|Add0~37  = CARRY(((!\U0|Add0~32COUT1_104 ) # (!\U0|count2 [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~2 ),
	.cin0(\U0|Add0~32 ),
	.cin1(\U0|Add0~32COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~35_combout ),
	.regout(),
	.cout(\U0|Add0~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Add0~35 .cin0_used = "true";
defparam \U0|Add0~35 .cin1_used = "true";
defparam \U0|Add0~35 .cin_used = "true";
defparam \U0|Add0~35 .lut_mask = "3c3f";
defparam \U0|Add0~35 .operation_mode = "arithmetic";
defparam \U0|Add0~35 .output_mode = "comb_only";
defparam \U0|Add0~35 .register_cascade_mode = "off";
defparam \U0|Add0~35 .sum_lutc_input = "cin";
defparam \U0|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \U0|Equal0~1 (
// Equation(s):
// \U0|Equal0~1_combout  = (!\U0|Add0~35_combout  & (\U0|Add0~20_combout  & (!\U0|Add0~25_combout  & !\U0|Add0~30_combout )))

	.clk(gnd),
	.dataa(\U0|Add0~35_combout ),
	.datab(\U0|Add0~20_combout ),
	.datac(\U0|Add0~25_combout ),
	.datad(\U0|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Equal0~1 .lut_mask = "0004";
defparam \U0|Equal0~1 .operation_mode = "normal";
defparam \U0|Equal0~1 .output_mode = "comb_only";
defparam \U0|Equal0~1 .register_cascade_mode = "off";
defparam \U0|Equal0~1 .sum_lutc_input = "datac";
defparam \U0|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \U0|Equal0~0 (
// Equation(s):
// \U0|Equal0~0_combout  = (!\U0|Add0~5_combout  & (!\U0|Add0~10_combout  & (\U0|Add0~0_combout  & !\U0|Add0~15_combout )))

	.clk(gnd),
	.dataa(\U0|Add0~5_combout ),
	.datab(\U0|Add0~10_combout ),
	.datac(\U0|Add0~0_combout ),
	.datad(\U0|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Equal0~0 .lut_mask = "0010";
defparam \U0|Equal0~0 .operation_mode = "normal";
defparam \U0|Equal0~0 .output_mode = "comb_only";
defparam \U0|Equal0~0 .register_cascade_mode = "off";
defparam \U0|Equal0~0 .sum_lutc_input = "datac";
defparam \U0|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \U0|count2[13] (
// Equation(s):
// \U0|count2 [13] = DFFEAS((((\U0|Add0~65_combout  & !\U0|Equal0~4_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|Add0~65_combout ),
	.datad(\U0|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[13] .lut_mask = "00f0";
defparam \U0|count2[13] .operation_mode = "normal";
defparam \U0|count2[13] .output_mode = "reg_only";
defparam \U0|count2[13] .register_cascade_mode = "off";
defparam \U0|count2[13] .sum_lutc_input = "datac";
defparam \U0|count2[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \U0|Add0~45 (
// Equation(s):
// \U0|Add0~45_combout  = (\U0|count2 [8] $ ((!\U0|Add0~37 )))
// \U0|Add0~47  = CARRY(((\U0|count2 [8] & !\U0|Add0~37 )))
// \U0|Add0~47COUT1_106  = CARRY(((\U0|count2 [8] & !\U0|Add0~37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add0~47 ),
	.cout1(\U0|Add0~47COUT1_106 ));
// synopsys translate_off
defparam \U0|Add0~45 .cin_used = "true";
defparam \U0|Add0~45 .lut_mask = "c30c";
defparam \U0|Add0~45 .operation_mode = "arithmetic";
defparam \U0|Add0~45 .output_mode = "comb_only";
defparam \U0|Add0~45 .register_cascade_mode = "off";
defparam \U0|Add0~45 .sum_lutc_input = "cin";
defparam \U0|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \U0|count2[8] (
// Equation(s):
// \U0|count2 [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \U0|Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|Add0~45_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[8] .lut_mask = "0000";
defparam \U0|count2[8] .operation_mode = "normal";
defparam \U0|count2[8] .output_mode = "reg_only";
defparam \U0|count2[8] .register_cascade_mode = "off";
defparam \U0|count2[8] .sum_lutc_input = "datac";
defparam \U0|count2[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \U0|Add0~50 (
// Equation(s):
// \U0|Add0~50_combout  = (\U0|count2 [9] $ (((!\U0|Add0~37  & \U0|Add0~47 ) # (\U0|Add0~37  & \U0|Add0~47COUT1_106 ))))
// \U0|Add0~52  = CARRY(((!\U0|Add0~47 ) # (!\U0|count2 [9])))
// \U0|Add0~52COUT1_108  = CARRY(((!\U0|Add0~47COUT1_106 ) # (!\U0|count2 [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~37 ),
	.cin0(\U0|Add0~47 ),
	.cin1(\U0|Add0~47COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add0~52 ),
	.cout1(\U0|Add0~52COUT1_108 ));
// synopsys translate_off
defparam \U0|Add0~50 .cin0_used = "true";
defparam \U0|Add0~50 .cin1_used = "true";
defparam \U0|Add0~50 .cin_used = "true";
defparam \U0|Add0~50 .lut_mask = "3c3f";
defparam \U0|Add0~50 .operation_mode = "arithmetic";
defparam \U0|Add0~50 .output_mode = "comb_only";
defparam \U0|Add0~50 .register_cascade_mode = "off";
defparam \U0|Add0~50 .sum_lutc_input = "cin";
defparam \U0|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \U0|count2[9] (
// Equation(s):
// \U0|count2 [9] = DFFEAS((((\U0|Add0~50_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[9] .lut_mask = "ff00";
defparam \U0|count2[9] .operation_mode = "normal";
defparam \U0|count2[9] .output_mode = "reg_only";
defparam \U0|count2[9] .register_cascade_mode = "off";
defparam \U0|count2[9] .sum_lutc_input = "datac";
defparam \U0|count2[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \U0|Add0~40 (
// Equation(s):
// \U0|Add0~40_combout  = (\U0|count2 [10] $ ((!(!\U0|Add0~37  & \U0|Add0~52 ) # (\U0|Add0~37  & \U0|Add0~52COUT1_108 ))))
// \U0|Add0~42  = CARRY(((\U0|count2 [10] & !\U0|Add0~52 )))
// \U0|Add0~42COUT1_110  = CARRY(((\U0|count2 [10] & !\U0|Add0~52COUT1_108 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~37 ),
	.cin0(\U0|Add0~52 ),
	.cin1(\U0|Add0~52COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add0~42 ),
	.cout1(\U0|Add0~42COUT1_110 ));
// synopsys translate_off
defparam \U0|Add0~40 .cin0_used = "true";
defparam \U0|Add0~40 .cin1_used = "true";
defparam \U0|Add0~40 .cin_used = "true";
defparam \U0|Add0~40 .lut_mask = "c30c";
defparam \U0|Add0~40 .operation_mode = "arithmetic";
defparam \U0|Add0~40 .output_mode = "comb_only";
defparam \U0|Add0~40 .register_cascade_mode = "off";
defparam \U0|Add0~40 .sum_lutc_input = "cin";
defparam \U0|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \U0|count2[10] (
// Equation(s):
// \U0|count2 [10] = DFFEAS(((\U0|Add0~40_combout  & ((!\U0|Equal0~4_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\U0|Add0~40_combout ),
	.datac(vcc),
	.datad(\U0|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[10] .lut_mask = "00cc";
defparam \U0|count2[10] .operation_mode = "normal";
defparam \U0|count2[10] .output_mode = "reg_only";
defparam \U0|count2[10] .register_cascade_mode = "off";
defparam \U0|count2[10] .sum_lutc_input = "datac";
defparam \U0|count2[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \U0|Add0~55 (
// Equation(s):
// \U0|Add0~55_combout  = (\U0|count2 [11] $ (((!\U0|Add0~37  & \U0|Add0~42 ) # (\U0|Add0~37  & \U0|Add0~42COUT1_110 ))))
// \U0|Add0~57  = CARRY(((!\U0|Add0~42 ) # (!\U0|count2 [11])))
// \U0|Add0~57COUT1_112  = CARRY(((!\U0|Add0~42COUT1_110 ) # (!\U0|count2 [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~37 ),
	.cin0(\U0|Add0~42 ),
	.cin1(\U0|Add0~42COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add0~57 ),
	.cout1(\U0|Add0~57COUT1_112 ));
// synopsys translate_off
defparam \U0|Add0~55 .cin0_used = "true";
defparam \U0|Add0~55 .cin1_used = "true";
defparam \U0|Add0~55 .cin_used = "true";
defparam \U0|Add0~55 .lut_mask = "3c3f";
defparam \U0|Add0~55 .operation_mode = "arithmetic";
defparam \U0|Add0~55 .output_mode = "comb_only";
defparam \U0|Add0~55 .register_cascade_mode = "off";
defparam \U0|Add0~55 .sum_lutc_input = "cin";
defparam \U0|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \U0|count2[11] (
// Equation(s):
// \U0|count2 [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \U0|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[11] .lut_mask = "0000";
defparam \U0|count2[11] .operation_mode = "normal";
defparam \U0|count2[11] .output_mode = "reg_only";
defparam \U0|count2[11] .register_cascade_mode = "off";
defparam \U0|count2[11] .sum_lutc_input = "datac";
defparam \U0|count2[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \U0|Add0~60 (
// Equation(s):
// \U0|Add0~60_combout  = \U0|count2 [12] $ ((((!(!\U0|Add0~37  & \U0|Add0~57 ) # (\U0|Add0~37  & \U0|Add0~57COUT1_112 )))))
// \U0|Add0~62  = CARRY((\U0|count2 [12] & ((!\U0|Add0~57COUT1_112 ))))

	.clk(gnd),
	.dataa(\U0|count2 [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~37 ),
	.cin0(\U0|Add0~57 ),
	.cin1(\U0|Add0~57COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~60_combout ),
	.regout(),
	.cout(\U0|Add0~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Add0~60 .cin0_used = "true";
defparam \U0|Add0~60 .cin1_used = "true";
defparam \U0|Add0~60 .cin_used = "true";
defparam \U0|Add0~60 .lut_mask = "a50a";
defparam \U0|Add0~60 .operation_mode = "arithmetic";
defparam \U0|Add0~60 .output_mode = "comb_only";
defparam \U0|Add0~60 .register_cascade_mode = "off";
defparam \U0|Add0~60 .sum_lutc_input = "cin";
defparam \U0|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \U0|count2[12] (
// Equation(s):
// \U0|count2 [12] = DFFEAS(((\U0|Add0~60_combout  & ((!\U0|Equal0~4_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\U0|Add0~60_combout ),
	.datac(vcc),
	.datad(\U0|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[12] .lut_mask = "00cc";
defparam \U0|count2[12] .operation_mode = "normal";
defparam \U0|count2[12] .output_mode = "reg_only";
defparam \U0|count2[12] .register_cascade_mode = "off";
defparam \U0|count2[12] .sum_lutc_input = "datac";
defparam \U0|count2[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \U0|Add0~65 (
// Equation(s):
// \U0|Add0~65_combout  = \U0|count2 [13] $ ((((\U0|Add0~62 ))))
// \U0|Add0~67  = CARRY(((!\U0|Add0~62 )) # (!\U0|count2 [13]))
// \U0|Add0~67COUT1_114  = CARRY(((!\U0|Add0~62 )) # (!\U0|count2 [13]))

	.clk(gnd),
	.dataa(\U0|count2 [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add0~67 ),
	.cout1(\U0|Add0~67COUT1_114 ));
// synopsys translate_off
defparam \U0|Add0~65 .cin_used = "true";
defparam \U0|Add0~65 .lut_mask = "5a5f";
defparam \U0|Add0~65 .operation_mode = "arithmetic";
defparam \U0|Add0~65 .output_mode = "comb_only";
defparam \U0|Add0~65 .register_cascade_mode = "off";
defparam \U0|Add0~65 .sum_lutc_input = "cin";
defparam \U0|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \U0|count2[15] (
// Equation(s):
// \U0|count2 [15] = DFFEAS(((\U0|Add0~75_combout  & ((!\U0|Equal0~4_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\U0|Add0~75_combout ),
	.datac(vcc),
	.datad(\U0|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[15] .lut_mask = "00cc";
defparam \U0|count2[15] .operation_mode = "normal";
defparam \U0|count2[15] .output_mode = "reg_only";
defparam \U0|count2[15] .register_cascade_mode = "off";
defparam \U0|count2[15] .sum_lutc_input = "datac";
defparam \U0|count2[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \U0|Add0~70 (
// Equation(s):
// \U0|Add0~70_combout  = (\U0|count2 [14] $ ((!(!\U0|Add0~62  & \U0|Add0~67 ) # (\U0|Add0~62  & \U0|Add0~67COUT1_114 ))))
// \U0|Add0~72  = CARRY(((\U0|count2 [14] & !\U0|Add0~67 )))
// \U0|Add0~72COUT1_116  = CARRY(((\U0|count2 [14] & !\U0|Add0~67COUT1_114 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count2 [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~62 ),
	.cin0(\U0|Add0~67 ),
	.cin1(\U0|Add0~67COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add0~72 ),
	.cout1(\U0|Add0~72COUT1_116 ));
// synopsys translate_off
defparam \U0|Add0~70 .cin0_used = "true";
defparam \U0|Add0~70 .cin1_used = "true";
defparam \U0|Add0~70 .cin_used = "true";
defparam \U0|Add0~70 .lut_mask = "c30c";
defparam \U0|Add0~70 .operation_mode = "arithmetic";
defparam \U0|Add0~70 .output_mode = "comb_only";
defparam \U0|Add0~70 .register_cascade_mode = "off";
defparam \U0|Add0~70 .sum_lutc_input = "cin";
defparam \U0|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \U0|count2[14] (
// Equation(s):
// \U0|count2 [14] = DFFEAS((((\U0|Add0~70_combout  & !\U0|Equal0~4_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|Add0~70_combout ),
	.datad(\U0|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count2 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count2[14] .lut_mask = "00f0";
defparam \U0|count2[14] .operation_mode = "normal";
defparam \U0|count2[14] .output_mode = "reg_only";
defparam \U0|count2[14] .register_cascade_mode = "off";
defparam \U0|count2[14] .sum_lutc_input = "datac";
defparam \U0|count2[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \U0|Add0~75 (
// Equation(s):
// \U0|Add0~75_combout  = (((!\U0|Add0~62  & \U0|Add0~72 ) # (\U0|Add0~62  & \U0|Add0~72COUT1_116 ) $ (\U0|count2 [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|count2 [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add0~62 ),
	.cin0(\U0|Add0~72 ),
	.cin1(\U0|Add0~72COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Add0~75 .cin0_used = "true";
defparam \U0|Add0~75 .cin1_used = "true";
defparam \U0|Add0~75 .cin_used = "true";
defparam \U0|Add0~75 .lut_mask = "0ff0";
defparam \U0|Add0~75 .operation_mode = "normal";
defparam \U0|Add0~75 .output_mode = "comb_only";
defparam \U0|Add0~75 .register_cascade_mode = "off";
defparam \U0|Add0~75 .sum_lutc_input = "cin";
defparam \U0|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \U0|Equal0~3 (
// Equation(s):
// \U0|Equal0~3_combout  = (\U0|Add0~65_combout  & (\U0|Add0~75_combout  & (\U0|Add0~70_combout  & \U0|Add0~60_combout )))

	.clk(gnd),
	.dataa(\U0|Add0~65_combout ),
	.datab(\U0|Add0~75_combout ),
	.datac(\U0|Add0~70_combout ),
	.datad(\U0|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Equal0~3 .lut_mask = "8000";
defparam \U0|Equal0~3 .operation_mode = "normal";
defparam \U0|Equal0~3 .output_mode = "comb_only";
defparam \U0|Equal0~3 .register_cascade_mode = "off";
defparam \U0|Equal0~3 .sum_lutc_input = "datac";
defparam \U0|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \U0|Equal0~2 (
// Equation(s):
// \U0|Equal0~2_combout  = (!\U0|Add0~45_combout  & (!\U0|Add0~55_combout  & (!\U0|Add0~50_combout  & \U0|Add0~40_combout )))

	.clk(gnd),
	.dataa(\U0|Add0~45_combout ),
	.datab(\U0|Add0~55_combout ),
	.datac(\U0|Add0~50_combout ),
	.datad(\U0|Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Equal0~2 .lut_mask = "0100";
defparam \U0|Equal0~2 .operation_mode = "normal";
defparam \U0|Equal0~2 .output_mode = "comb_only";
defparam \U0|Equal0~2 .register_cascade_mode = "off";
defparam \U0|Equal0~2 .sum_lutc_input = "datac";
defparam \U0|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \U0|Equal0~4 (
// Equation(s):
// \U0|Equal0~4_combout  = (\U0|Equal0~1_combout  & (\U0|Equal0~0_combout  & (\U0|Equal0~3_combout  & \U0|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\U0|Equal0~1_combout ),
	.datab(\U0|Equal0~0_combout ),
	.datac(\U0|Equal0~3_combout ),
	.datad(\U0|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Equal0~4 .lut_mask = "8000";
defparam \U0|Equal0~4 .operation_mode = "normal";
defparam \U0|Equal0~4 .output_mode = "comb_only";
defparam \U0|Equal0~4 .register_cascade_mode = "off";
defparam \U0|Equal0~4 .sum_lutc_input = "datac";
defparam \U0|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \U0|temp_2_5ms (
// Equation(s):
// \U0|temp_2_5ms~regout  = DFFEAS(((\U0|temp_2_5ms~regout  $ (\U0|Equal0~4_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|temp_2_5ms~regout ),
	.datad(\U0|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|temp_2_5ms~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|temp_2_5ms .lut_mask = "0ff0";
defparam \U0|temp_2_5ms .operation_mode = "normal";
defparam \U0|temp_2_5ms .output_mode = "reg_only";
defparam \U0|temp_2_5ms .register_cascade_mode = "off";
defparam \U0|temp_2_5ms .sum_lutc_input = "datac";
defparam \U0|temp_2_5ms .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N2
maxii_lcell \U0|count1[0] (
// Equation(s):
// \U0|count1 [0] = DFFEAS(GND, !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , , \U0|Add1~5_combout , , , VCC)

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|Add1~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count1[0] .lut_mask = "0000";
defparam \U0|count1[0] .operation_mode = "normal";
defparam \U0|count1[0] .output_mode = "reg_only";
defparam \U0|count1[0] .register_cascade_mode = "off";
defparam \U0|count1[0] .sum_lutc_input = "datac";
defparam \U0|count1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxii_lcell \U0|Add1~5 (
// Equation(s):
// \U0|Add1~5_combout  = ((!\U0|count1 [0]))
// \U0|Add1~7  = CARRY(((\U0|count1 [0])))
// \U0|Add1~7COUT1_48  = CARRY(((\U0|count1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count1 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add1~7 ),
	.cout1(\U0|Add1~7COUT1_48 ));
// synopsys translate_off
defparam \U0|Add1~5 .lut_mask = "33cc";
defparam \U0|Add1~5 .operation_mode = "arithmetic";
defparam \U0|Add1~5 .output_mode = "comb_only";
defparam \U0|Add1~5 .register_cascade_mode = "off";
defparam \U0|Add1~5 .sum_lutc_input = "datac";
defparam \U0|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxii_lcell \U0|count1[2] (
// Equation(s):
// \U0|count1 [2] = DFFEAS((((\U0|Add1~15_combout ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|Add1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count1[2] .lut_mask = "ff00";
defparam \U0|count1[2] .operation_mode = "normal";
defparam \U0|count1[2] .output_mode = "reg_only";
defparam \U0|count1[2] .register_cascade_mode = "off";
defparam \U0|count1[2] .sum_lutc_input = "datac";
defparam \U0|count1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N1
maxii_lcell \U0|Add1~10 (
// Equation(s):
// \U0|Add1~10_combout  = (\U0|count1 [1] $ ((\U0|Add1~7 )))
// \U0|Add1~12  = CARRY(((!\U0|Add1~7 ) # (!\U0|count1 [1])))
// \U0|Add1~12COUT1_50  = CARRY(((!\U0|Add1~7COUT1_48 ) # (!\U0|count1 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count1 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U0|Add1~7 ),
	.cin1(\U0|Add1~7COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add1~12 ),
	.cout1(\U0|Add1~12COUT1_50 ));
// synopsys translate_off
defparam \U0|Add1~10 .cin0_used = "true";
defparam \U0|Add1~10 .cin1_used = "true";
defparam \U0|Add1~10 .lut_mask = "3c3f";
defparam \U0|Add1~10 .operation_mode = "arithmetic";
defparam \U0|Add1~10 .output_mode = "comb_only";
defparam \U0|Add1~10 .register_cascade_mode = "off";
defparam \U0|Add1~10 .sum_lutc_input = "cin";
defparam \U0|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \U0|count1[1] (
// Equation(s):
// \U0|count1 [1] = DFFEAS((((\U0|Add1~10_combout ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|Add1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count1[1] .lut_mask = "ff00";
defparam \U0|count1[1] .operation_mode = "normal";
defparam \U0|count1[1] .output_mode = "reg_only";
defparam \U0|count1[1] .register_cascade_mode = "off";
defparam \U0|count1[1] .sum_lutc_input = "datac";
defparam \U0|count1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxii_lcell \U0|Add1~15 (
// Equation(s):
// \U0|Add1~15_combout  = \U0|count1 [2] $ ((((!\U0|Add1~12 ))))
// \U0|Add1~17  = CARRY((\U0|count1 [2] & ((!\U0|Add1~12 ))))
// \U0|Add1~17COUT1_52  = CARRY((\U0|count1 [2] & ((!\U0|Add1~12COUT1_50 ))))

	.clk(gnd),
	.dataa(\U0|count1 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U0|Add1~12 ),
	.cin1(\U0|Add1~12COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add1~17 ),
	.cout1(\U0|Add1~17COUT1_52 ));
// synopsys translate_off
defparam \U0|Add1~15 .cin0_used = "true";
defparam \U0|Add1~15 .cin1_used = "true";
defparam \U0|Add1~15 .lut_mask = "a50a";
defparam \U0|Add1~15 .operation_mode = "arithmetic";
defparam \U0|Add1~15 .output_mode = "comb_only";
defparam \U0|Add1~15 .register_cascade_mode = "off";
defparam \U0|Add1~15 .sum_lutc_input = "cin";
defparam \U0|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N9
maxii_lcell \U0|count1[6] (
// Equation(s):
// \U0|count1 [6] = DFFEAS(((\U0|Add1~20_combout  & ((!\U0|Equal1~1_combout ) # (!\U0|Equal1~0_combout )))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(\U0|Add1~20_combout ),
	.datac(\U0|Equal1~0_combout ),
	.datad(\U0|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count1[6] .lut_mask = "0ccc";
defparam \U0|count1[6] .operation_mode = "normal";
defparam \U0|count1[6] .output_mode = "reg_only";
defparam \U0|count1[6] .register_cascade_mode = "off";
defparam \U0|count1[6] .sum_lutc_input = "datac";
defparam \U0|count1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxii_lcell \U0|Add1~0 (
// Equation(s):
// \U0|Add1~0_combout  = (\U0|count1 [3] $ ((\U0|Add1~17 )))
// \U0|Add1~2  = CARRY(((!\U0|Add1~17 ) # (!\U0|count1 [3])))
// \U0|Add1~2COUT1_54  = CARRY(((!\U0|Add1~17COUT1_52 ) # (!\U0|count1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count1 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U0|Add1~17 ),
	.cin1(\U0|Add1~17COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add1~2 ),
	.cout1(\U0|Add1~2COUT1_54 ));
// synopsys translate_off
defparam \U0|Add1~0 .cin0_used = "true";
defparam \U0|Add1~0 .cin1_used = "true";
defparam \U0|Add1~0 .lut_mask = "3c3f";
defparam \U0|Add1~0 .operation_mode = "arithmetic";
defparam \U0|Add1~0 .output_mode = "comb_only";
defparam \U0|Add1~0 .register_cascade_mode = "off";
defparam \U0|Add1~0 .sum_lutc_input = "cin";
defparam \U0|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \U0|Add1~30 (
// Equation(s):
// \U0|Add1~30_combout  = (\U0|count1 [4] $ ((!\U0|Add1~2 )))
// \U0|Add1~32  = CARRY(((\U0|count1 [4] & !\U0|Add1~2COUT1_54 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count1 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U0|Add1~2 ),
	.cin1(\U0|Add1~2COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add1~30_combout ),
	.regout(),
	.cout(\U0|Add1~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Add1~30 .cin0_used = "true";
defparam \U0|Add1~30 .cin1_used = "true";
defparam \U0|Add1~30 .lut_mask = "c30c";
defparam \U0|Add1~30 .operation_mode = "arithmetic";
defparam \U0|Add1~30 .output_mode = "comb_only";
defparam \U0|Add1~30 .register_cascade_mode = "off";
defparam \U0|Add1~30 .sum_lutc_input = "cin";
defparam \U0|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N7
maxii_lcell \U0|count1[4] (
// Equation(s):
// \U0|count1 [4] = DFFEAS((((\U0|Add1~30_combout ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|Add1~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count1[4] .lut_mask = "ff00";
defparam \U0|count1[4] .operation_mode = "normal";
defparam \U0|count1[4] .output_mode = "reg_only";
defparam \U0|count1[4] .register_cascade_mode = "off";
defparam \U0|count1[4] .sum_lutc_input = "datac";
defparam \U0|count1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \U0|Add1~35 (
// Equation(s):
// \U0|Add1~35_combout  = (\U0|count1 [5] $ ((\U0|Add1~32 )))
// \U0|Add1~37  = CARRY(((!\U0|Add1~32 ) # (!\U0|count1 [5])))
// \U0|Add1~37COUT1_56  = CARRY(((!\U0|Add1~32 ) # (!\U0|count1 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count1 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add1~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add1~37 ),
	.cout1(\U0|Add1~37COUT1_56 ));
// synopsys translate_off
defparam \U0|Add1~35 .cin_used = "true";
defparam \U0|Add1~35 .lut_mask = "3c3f";
defparam \U0|Add1~35 .operation_mode = "arithmetic";
defparam \U0|Add1~35 .output_mode = "comb_only";
defparam \U0|Add1~35 .register_cascade_mode = "off";
defparam \U0|Add1~35 .sum_lutc_input = "cin";
defparam \U0|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N6
maxii_lcell \U0|count1[5] (
// Equation(s):
// \U0|count1 [5] = DFFEAS((((\U0|Add1~35_combout ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|Add1~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count1[5] .lut_mask = "ff00";
defparam \U0|count1[5] .operation_mode = "normal";
defparam \U0|count1[5] .output_mode = "reg_only";
defparam \U0|count1[5] .register_cascade_mode = "off";
defparam \U0|count1[5] .sum_lutc_input = "datac";
defparam \U0|count1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxii_lcell \U0|Add1~20 (
// Equation(s):
// \U0|Add1~20_combout  = \U0|count1 [6] $ ((((!(!\U0|Add1~32  & \U0|Add1~37 ) # (\U0|Add1~32  & \U0|Add1~37COUT1_56 )))))
// \U0|Add1~22  = CARRY((\U0|count1 [6] & ((!\U0|Add1~37 ))))
// \U0|Add1~22COUT1_58  = CARRY((\U0|count1 [6] & ((!\U0|Add1~37COUT1_56 ))))

	.clk(gnd),
	.dataa(\U0|count1 [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add1~32 ),
	.cin0(\U0|Add1~37 ),
	.cin1(\U0|Add1~37COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add1~22 ),
	.cout1(\U0|Add1~22COUT1_58 ));
// synopsys translate_off
defparam \U0|Add1~20 .cin0_used = "true";
defparam \U0|Add1~20 .cin1_used = "true";
defparam \U0|Add1~20 .cin_used = "true";
defparam \U0|Add1~20 .lut_mask = "a50a";
defparam \U0|Add1~20 .operation_mode = "arithmetic";
defparam \U0|Add1~20 .output_mode = "comb_only";
defparam \U0|Add1~20 .register_cascade_mode = "off";
defparam \U0|Add1~20 .sum_lutc_input = "cin";
defparam \U0|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N8
maxii_lcell \U0|count1[7] (
// Equation(s):
// \U0|count1 [7] = DFFEAS((\U0|Add1~25_combout  & (((!\U0|Equal1~1_combout ) # (!\U0|Equal1~0_combout )))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(\U0|Add1~25_combout ),
	.datab(vcc),
	.datac(\U0|Equal1~0_combout ),
	.datad(\U0|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count1[7] .lut_mask = "0aaa";
defparam \U0|count1[7] .operation_mode = "normal";
defparam \U0|count1[7] .output_mode = "reg_only";
defparam \U0|count1[7] .register_cascade_mode = "off";
defparam \U0|count1[7] .sum_lutc_input = "datac";
defparam \U0|count1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \U0|Add1~25 (
// Equation(s):
// \U0|Add1~25_combout  = (((!\U0|Add1~32  & \U0|Add1~22 ) # (\U0|Add1~32  & \U0|Add1~22COUT1_58 ) $ (\U0|count1 [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|count1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add1~32 ),
	.cin0(\U0|Add1~22 ),
	.cin1(\U0|Add1~22COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Add1~25 .cin0_used = "true";
defparam \U0|Add1~25 .cin1_used = "true";
defparam \U0|Add1~25 .cin_used = "true";
defparam \U0|Add1~25 .lut_mask = "0ff0";
defparam \U0|Add1~25 .operation_mode = "normal";
defparam \U0|Add1~25 .output_mode = "comb_only";
defparam \U0|Add1~25 .register_cascade_mode = "off";
defparam \U0|Add1~25 .sum_lutc_input = "cin";
defparam \U0|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N3
maxii_lcell \U0|Equal1~1 (
// Equation(s):
// \U0|Equal1~1_combout  = (\U0|Add1~20_combout  & (!\U0|Add1~35_combout  & (!\U0|Add1~30_combout  & \U0|Add1~25_combout )))

	.clk(gnd),
	.dataa(\U0|Add1~20_combout ),
	.datab(\U0|Add1~35_combout ),
	.datac(\U0|Add1~30_combout ),
	.datad(\U0|Add1~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Equal1~1 .lut_mask = "0200";
defparam \U0|Equal1~1 .operation_mode = "normal";
defparam \U0|Equal1~1 .output_mode = "comb_only";
defparam \U0|Equal1~1 .register_cascade_mode = "off";
defparam \U0|Equal1~1 .sum_lutc_input = "datac";
defparam \U0|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N4
maxii_lcell \U0|count1[3] (
// Equation(s):
// \U0|count1 [3] = DFFEAS((\U0|Add1~0_combout  & (((!\U0|Equal1~1_combout ) # (!\U0|Equal1~0_combout )))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(\U0|Add1~0_combout ),
	.datab(vcc),
	.datac(\U0|Equal1~0_combout ),
	.datad(\U0|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count1[3] .lut_mask = "0aaa";
defparam \U0|count1[3] .operation_mode = "normal";
defparam \U0|count1[3] .output_mode = "reg_only";
defparam \U0|count1[3] .register_cascade_mode = "off";
defparam \U0|count1[3] .sum_lutc_input = "datac";
defparam \U0|count1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N0
maxii_lcell \U0|Equal1~0 (
// Equation(s):
// \U0|Equal1~0_combout  = (!\U0|Add1~5_combout  & (!\U0|Add1~15_combout  & (\U0|Add1~0_combout  & !\U0|Add1~10_combout )))

	.clk(gnd),
	.dataa(\U0|Add1~5_combout ),
	.datab(\U0|Add1~15_combout ),
	.datac(\U0|Add1~0_combout ),
	.datad(\U0|Add1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Equal1~0 .lut_mask = "0010";
defparam \U0|Equal1~0 .operation_mode = "normal";
defparam \U0|Equal1~0 .output_mode = "comb_only";
defparam \U0|Equal1~0 .register_cascade_mode = "off";
defparam \U0|Equal1~0 .sum_lutc_input = "datac";
defparam \U0|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N1
maxii_lcell \U0|temp_1s (
// Equation(s):
// \U0|temp_1s~regout  = DFFEAS((\U0|temp_1s~regout  $ (((\U0|Equal1~0_combout  & \U0|Equal1~1_combout )))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(\U0|temp_1s~regout ),
	.datac(\U0|Equal1~0_combout ),
	.datad(\U0|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|temp_1s~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|temp_1s .lut_mask = "3ccc";
defparam \U0|temp_1s .operation_mode = "normal";
defparam \U0|temp_1s .output_mode = "reg_only";
defparam \U0|temp_1s .register_cascade_mode = "off";
defparam \U0|temp_1s .sum_lutc_input = "datac";
defparam \U0|temp_1s .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxii_lcell \U0|process_2:count1[0] (
// Equation(s):
// \U0|process_2:count1[0]~regout  = DFFEAS((((!\U0|process_2:count1[0]~regout ))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|process_2:count1[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|process_2:count1[0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|process_2:count1[0] .lut_mask = "00ff";
defparam \U0|process_2:count1[0] .operation_mode = "normal";
defparam \U0|process_2:count1[0] .output_mode = "reg_only";
defparam \U0|process_2:count1[0] .register_cascade_mode = "off";
defparam \U0|process_2:count1[0] .sum_lutc_input = "datac";
defparam \U0|process_2:count1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell \U0|process_2:count1[1] (
// Equation(s):
// \U0|process_2:count1[1]~regout  = DFFEAS(((\U0|process_2:count1[1]~regout  $ (\U0|process_2:count1[0]~regout ))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|process_2:count1[1]~regout ),
	.datad(\U0|process_2:count1[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|process_2:count1[1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|process_2:count1[1] .lut_mask = "0ff0";
defparam \U0|process_2:count1[1] .operation_mode = "normal";
defparam \U0|process_2:count1[1] .output_mode = "reg_only";
defparam \U0|process_2:count1[1] .register_cascade_mode = "off";
defparam \U0|process_2:count1[1] .sum_lutc_input = "datac";
defparam \U0|process_2:count1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N6
maxii_lcell \U0|process_2:count1[2] (
// Equation(s):
// \U0|process_2:count1[2]~regout  = DFFEAS((\U0|process_2:count1[2]~regout  $ (((\U0|process_2:count1[0]~regout  & \U0|process_2:count1[1]~regout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U0|process_2:count1[0]~regout ),
	.datab(vcc),
	.datac(\U0|process_2:count1[1]~regout ),
	.datad(\U0|process_2:count1[2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|process_2:count1[2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|process_2:count1[2] .lut_mask = "5fa0";
defparam \U0|process_2:count1[2] .operation_mode = "normal";
defparam \U0|process_2:count1[2] .output_mode = "reg_only";
defparam \U0|process_2:count1[2] .register_cascade_mode = "off";
defparam \U0|process_2:count1[2] .sum_lutc_input = "datac";
defparam \U0|process_2:count1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N9
maxii_lcell \U0|process_2:count1[3] (
// Equation(s):
// \U0|process_2:count1[3]~regout  = DFFEAS((\U0|process_2:count1[3]~regout  & (((!\U0|process_2:count1[1]~regout ) # (!\U0|process_2:count1[2]~regout )) # (!\U0|process_2:count1[0]~regout ))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U0|process_2:count1[0]~regout ),
	.datab(\U0|process_2:count1[2]~regout ),
	.datac(\U0|process_2:count1[1]~regout ),
	.datad(\U0|process_2:count1[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|process_2:count1[3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|process_2:count1[3] .lut_mask = "7f00";
defparam \U0|process_2:count1[3] .operation_mode = "normal";
defparam \U0|process_2:count1[3] .output_mode = "reg_only";
defparam \U0|process_2:count1[3] .register_cascade_mode = "off";
defparam \U0|process_2:count1[3] .sum_lutc_input = "datac";
defparam \U0|process_2:count1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N3
maxii_lcell \U0|Equal2~0 (
// Equation(s):
// \U0|Equal2~0_combout  = (\U0|process_2:count1[2]~regout  & (!\U0|process_2:count1[3]~regout  & (\U0|process_2:count1[1]~regout  & \U0|process_2:count1[0]~regout )))

	.clk(gnd),
	.dataa(\U0|process_2:count1[2]~regout ),
	.datab(\U0|process_2:count1[3]~regout ),
	.datac(\U0|process_2:count1[1]~regout ),
	.datad(\U0|process_2:count1[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Equal2~0 .lut_mask = "2000";
defparam \U0|Equal2~0 .operation_mode = "normal";
defparam \U0|Equal2~0 .output_mode = "comb_only";
defparam \U0|Equal2~0 .register_cascade_mode = "off";
defparam \U0|Equal2~0 .sum_lutc_input = "datac";
defparam \U0|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxii_lcell \U0|temp_1h (
// Equation(s):
// \U0|temp_1h~regout  = DFFEAS(((\U0|temp_1h~regout  $ (\U0|Equal2~0_combout ))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|temp_1h~regout ),
	.datad(\U0|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|temp_1h~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|temp_1h .lut_mask = "0ff0";
defparam \U0|temp_1h .operation_mode = "normal";
defparam \U0|temp_1h .output_mode = "reg_only";
defparam \U0|temp_1h .register_cascade_mode = "off";
defparam \U0|temp_1h .sum_lutc_input = "datac";
defparam \U0|temp_1h .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \U0|count[2] (
// Equation(s):
// \U0|count [2] = DFFEAS((((!\U0|Add3~15_combout ))), !GLOBAL(\U0|temp_1h~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1h~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|Add3~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count[2] .lut_mask = "00ff";
defparam \U0|count[2] .operation_mode = "normal";
defparam \U0|count[2] .output_mode = "reg_only";
defparam \U0|count[2] .register_cascade_mode = "off";
defparam \U0|count[2] .sum_lutc_input = "datac";
defparam \U0|count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \U0|count[0] (
// Equation(s):
// \U0|count [0] = DFFEAS((((!\U0|count [0]))), !GLOBAL(\U0|temp_1h~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1h~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count[0] .lut_mask = "00ff";
defparam \U0|count[0] .operation_mode = "normal";
defparam \U0|count[0] .output_mode = "reg_only";
defparam \U0|count[0] .register_cascade_mode = "off";
defparam \U0|count[0] .sum_lutc_input = "datac";
defparam \U0|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \U0|Add3~32 (
// Equation(s):
// \U0|Add3~32_cout0  = CARRY(((!\U0|count [0])))
// \U0|Add3~32COUT1_42  = CARRY(((!\U0|count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add3~30 ),
	.regout(),
	.cout(),
	.cout0(\U0|Add3~32_cout0 ),
	.cout1(\U0|Add3~32COUT1_42 ));
// synopsys translate_off
defparam \U0|Add3~32 .lut_mask = "ff33";
defparam \U0|Add3~32 .operation_mode = "arithmetic";
defparam \U0|Add3~32 .output_mode = "none";
defparam \U0|Add3~32 .register_cascade_mode = "off";
defparam \U0|Add3~32 .sum_lutc_input = "datac";
defparam \U0|Add3~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \U0|Add3~0 (
// Equation(s):
// \U0|Add3~0_combout  = (\U0|count [1] $ ((!\U0|Add3~32_cout0 )))
// \U0|Add3~2  = CARRY(((\U0|count [1]) # (!\U0|Add3~32_cout0 )))
// \U0|Add3~2COUT1_44  = CARRY(((\U0|count [1]) # (!\U0|Add3~32COUT1_42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U0|Add3~32_cout0 ),
	.cin1(\U0|Add3~32COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add3~2 ),
	.cout1(\U0|Add3~2COUT1_44 ));
// synopsys translate_off
defparam \U0|Add3~0 .cin0_used = "true";
defparam \U0|Add3~0 .cin1_used = "true";
defparam \U0|Add3~0 .lut_mask = "c3cf";
defparam \U0|Add3~0 .operation_mode = "arithmetic";
defparam \U0|Add3~0 .output_mode = "comb_only";
defparam \U0|Add3~0 .register_cascade_mode = "off";
defparam \U0|Add3~0 .sum_lutc_input = "cin";
defparam \U0|Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxii_lcell \U0|count[1] (
// Equation(s):
// \U0|count [1] = DFFEAS((((!\U0|Add3~0_combout ))), !GLOBAL(\U0|temp_1h~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1h~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|Add3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count[1] .lut_mask = "00ff";
defparam \U0|count[1] .operation_mode = "normal";
defparam \U0|count[1] .output_mode = "reg_only";
defparam \U0|count[1] .register_cascade_mode = "off";
defparam \U0|count[1] .sum_lutc_input = "datac";
defparam \U0|count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \U0|Add3~15 (
// Equation(s):
// \U0|Add3~15_combout  = (\U0|count [2] $ ((\U0|Add3~2 )))
// \U0|Add3~17  = CARRY(((!\U0|count [2] & !\U0|Add3~2 )))
// \U0|Add3~17COUT1_46  = CARRY(((!\U0|count [2] & !\U0|Add3~2COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U0|Add3~2 ),
	.cin1(\U0|Add3~2COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add3~15_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add3~17 ),
	.cout1(\U0|Add3~17COUT1_46 ));
// synopsys translate_off
defparam \U0|Add3~15 .cin0_used = "true";
defparam \U0|Add3~15 .cin1_used = "true";
defparam \U0|Add3~15 .lut_mask = "3c03";
defparam \U0|Add3~15 .operation_mode = "arithmetic";
defparam \U0|Add3~15 .output_mode = "comb_only";
defparam \U0|Add3~15 .register_cascade_mode = "off";
defparam \U0|Add3~15 .sum_lutc_input = "cin";
defparam \U0|Add3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \U0|Add3~5 (
// Equation(s):
// \U0|Add3~5_combout  = \U0|count [3] $ ((((!\U0|Add3~17 ))))
// \U0|Add3~7  = CARRY((\U0|count [3]) # ((!\U0|Add3~17COUT1_46 )))

	.clk(gnd),
	.dataa(\U0|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U0|Add3~17 ),
	.cin1(\U0|Add3~17COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add3~5_combout ),
	.regout(),
	.cout(\U0|Add3~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Add3~5 .cin0_used = "true";
defparam \U0|Add3~5 .cin1_used = "true";
defparam \U0|Add3~5 .lut_mask = "a5af";
defparam \U0|Add3~5 .operation_mode = "arithmetic";
defparam \U0|Add3~5 .output_mode = "comb_only";
defparam \U0|Add3~5 .register_cascade_mode = "off";
defparam \U0|Add3~5 .sum_lutc_input = "cin";
defparam \U0|Add3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N0
maxii_lcell \U4|LessThan0~0 (
// Equation(s):
// \U4|LessThan0~0_combout  = (((\U0|count [1] & \U0|count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|count [1]),
	.datad(\U0|count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|LessThan0~0 .lut_mask = "f000";
defparam \U4|LessThan0~0 .operation_mode = "normal";
defparam \U4|LessThan0~0 .output_mode = "comb_only";
defparam \U4|LessThan0~0 .register_cascade_mode = "off";
defparam \U4|LessThan0~0 .sum_lutc_input = "datac";
defparam \U4|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxii_lcell \U0|count[6] (
// Equation(s):
// \U4|Led_bcd~6  = (!\U0|count [3] & (!\U0|count [4] & ((B1_count[6]) # (!\U4|LessThan0~0_combout ))))
// \U0|count [6] = DFFEAS(\U4|Led_bcd~6 , !GLOBAL(\U0|temp_1h~regout ), VCC, , , \U0|Add3~25_combout , , , VCC)

	.clk(!\U0|temp_1h~regout ),
	.dataa(\U0|count [3]),
	.datab(\U0|count [4]),
	.datac(\U0|Add3~25_combout ),
	.datad(\U4|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Led_bcd~6 ),
	.regout(\U0|count [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count[6] .lut_mask = "1011";
defparam \U0|count[6] .operation_mode = "normal";
defparam \U0|count[6] .output_mode = "reg_and_comb";
defparam \U0|count[6] .register_cascade_mode = "off";
defparam \U0|count[6] .sum_lutc_input = "qfbk";
defparam \U0|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \U0|Add3~10 (
// Equation(s):
// \U0|Add3~10_combout  = \U0|count [4] $ ((((!\U0|Add3~7 ))))
// \U0|Add3~12  = CARRY((\U0|count [4] & ((!\U0|Add3~7 ))))
// \U0|Add3~12COUT1_48  = CARRY((\U0|count [4] & ((!\U0|Add3~7 ))))

	.clk(gnd),
	.dataa(\U0|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add3~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add3~10_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add3~12 ),
	.cout1(\U0|Add3~12COUT1_48 ));
// synopsys translate_off
defparam \U0|Add3~10 .cin_used = "true";
defparam \U0|Add3~10 .lut_mask = "a50a";
defparam \U0|Add3~10 .operation_mode = "arithmetic";
defparam \U0|Add3~10 .output_mode = "comb_only";
defparam \U0|Add3~10 .register_cascade_mode = "off";
defparam \U0|Add3~10 .sum_lutc_input = "cin";
defparam \U0|Add3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \U0|Add3~20 (
// Equation(s):
// \U0|Add3~20_combout  = \U0|count [5] $ (((((!\U0|Add3~7  & \U0|Add3~12 ) # (\U0|Add3~7  & \U0|Add3~12COUT1_48 )))))
// \U0|Add3~22  = CARRY(((!\U0|Add3~12 )) # (!\U0|count [5]))
// \U0|Add3~22COUT1_50  = CARRY(((!\U0|Add3~12COUT1_48 )) # (!\U0|count [5]))

	.clk(gnd),
	.dataa(\U0|count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add3~7 ),
	.cin0(\U0|Add3~12 ),
	.cin1(\U0|Add3~12COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add3~20_combout ),
	.regout(),
	.cout(),
	.cout0(\U0|Add3~22 ),
	.cout1(\U0|Add3~22COUT1_50 ));
// synopsys translate_off
defparam \U0|Add3~20 .cin0_used = "true";
defparam \U0|Add3~20 .cin1_used = "true";
defparam \U0|Add3~20 .cin_used = "true";
defparam \U0|Add3~20 .lut_mask = "5a5f";
defparam \U0|Add3~20 .operation_mode = "arithmetic";
defparam \U0|Add3~20 .output_mode = "comb_only";
defparam \U0|Add3~20 .register_cascade_mode = "off";
defparam \U0|Add3~20 .sum_lutc_input = "cin";
defparam \U0|Add3~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \U0|Add3~25 (
// Equation(s):
// \U0|Add3~25_combout  = (((!\U0|Add3~7  & \U0|Add3~22 ) # (\U0|Add3~7  & \U0|Add3~22COUT1_50 ) $ (!\U0|count [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|count [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U0|Add3~7 ),
	.cin0(\U0|Add3~22 ),
	.cin1(\U0|Add3~22COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Add3~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Add3~25 .cin0_used = "true";
defparam \U0|Add3~25 .cin1_used = "true";
defparam \U0|Add3~25 .cin_used = "true";
defparam \U0|Add3~25 .lut_mask = "f00f";
defparam \U0|Add3~25 .operation_mode = "normal";
defparam \U0|Add3~25 .output_mode = "comb_only";
defparam \U0|Add3~25 .register_cascade_mode = "off";
defparam \U0|Add3~25 .sum_lutc_input = "cin";
defparam \U0|Add3~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N9
maxii_lcell \U0|Equal4~1 (
// Equation(s):
// \U0|Equal4~1_combout  = (!\U0|count [0] & (!\U0|Add3~0_combout  & (!\U0|Add3~20_combout  & !\U0|Add3~25_combout )))

	.clk(gnd),
	.dataa(\U0|count [0]),
	.datab(\U0|Add3~0_combout ),
	.datac(\U0|Add3~20_combout ),
	.datad(\U0|Add3~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Equal4~1 .lut_mask = "0001";
defparam \U0|Equal4~1 .operation_mode = "normal";
defparam \U0|Equal4~1 .output_mode = "comb_only";
defparam \U0|Equal4~1 .register_cascade_mode = "off";
defparam \U0|Equal4~1 .sum_lutc_input = "datac";
defparam \U0|Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxii_lcell \U0|count[4] (
// Equation(s):
// \U0|count [4] = DFFEAS((\U0|Add3~10_combout  & ((\U0|Add3~15_combout ) # ((!\U0|Equal4~1_combout ) # (!\U0|Add3~5_combout )))), !GLOBAL(\U0|temp_1h~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1h~regout ),
	.dataa(\U0|Add3~15_combout ),
	.datab(\U0|Add3~5_combout ),
	.datac(\U0|Add3~10_combout ),
	.datad(\U0|Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count[4] .lut_mask = "b0f0";
defparam \U0|count[4] .operation_mode = "normal";
defparam \U0|count[4] .output_mode = "reg_only";
defparam \U0|count[4] .register_cascade_mode = "off";
defparam \U0|count[4] .sum_lutc_input = "datac";
defparam \U0|count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxii_lcell \U0|count[3] (
// Equation(s):
// \U0|count [3] = DFFEAS(((!\U0|Add3~15_combout  & (\U0|Add3~10_combout  & \U0|Equal4~1_combout ))) # (!\U0|Add3~5_combout ), !GLOBAL(\U0|temp_1h~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1h~regout ),
	.dataa(\U0|Add3~15_combout ),
	.datab(\U0|Add3~5_combout ),
	.datac(\U0|Add3~10_combout ),
	.datad(\U0|Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count[3] .lut_mask = "7333";
defparam \U0|count[3] .operation_mode = "normal";
defparam \U0|count[3] .output_mode = "reg_only";
defparam \U0|count[3] .register_cascade_mode = "off";
defparam \U0|count[3] .sum_lutc_input = "datac";
defparam \U0|count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxii_lcell \U0|count[5] (
// Equation(s):
// \U4|Led_bcd~9  = ((\U0|count [3] & (B1_count[5])))
// \U0|count [5] = DFFEAS(\U4|Led_bcd~9 , !GLOBAL(\U0|temp_1h~regout ), VCC, , , \U0|Add3~20_combout , , , VCC)

	.clk(!\U0|temp_1h~regout ),
	.dataa(vcc),
	.datab(\U0|count [3]),
	.datac(\U0|Add3~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Led_bcd~9 ),
	.regout(\U0|count [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count[5] .lut_mask = "c0c0";
defparam \U0|count[5] .operation_mode = "normal";
defparam \U0|count[5] .output_mode = "reg_and_comb";
defparam \U0|count[5] .register_cascade_mode = "off";
defparam \U0|count[5] .sum_lutc_input = "qfbk";
defparam \U0|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \U0|process_3~2 (
// Equation(s):
// \U0|process_3~2_combout  = (((!\U0|Add3~10_combout  & !\U0|Add3~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|Add3~10_combout ),
	.datad(\U0|Add3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|process_3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|process_3~2 .lut_mask = "000f";
defparam \U0|process_3~2 .operation_mode = "normal";
defparam \U0|process_3~2 .output_mode = "comb_only";
defparam \U0|process_3~2 .register_cascade_mode = "off";
defparam \U0|process_3~2 .sum_lutc_input = "datac";
defparam \U0|process_3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \U0|process_3~3 (
// Equation(s):
// \U0|process_3~3_combout  = (\U0|Add3~5_combout  & (!\U0|Add3~10_combout  & ((\U0|count [0]) # (!\U0|Add3~0_combout )))) # (!\U0|Add3~5_combout  & (((\U0|Add3~10_combout ))))

	.clk(gnd),
	.dataa(\U0|count [0]),
	.datab(\U0|Add3~5_combout ),
	.datac(\U0|Add3~0_combout ),
	.datad(\U0|Add3~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|process_3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|process_3~3 .lut_mask = "338c";
defparam \U0|process_3~3 .operation_mode = "normal";
defparam \U0|process_3~3 .output_mode = "comb_only";
defparam \U0|process_3~3 .register_cascade_mode = "off";
defparam \U0|process_3~3 .sum_lutc_input = "datac";
defparam \U0|process_3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \U0|process_3~4 (
// Equation(s):
// \U0|process_3~4_combout  = (\U0|Add3~15_combout  & (\U0|process_3~2_combout  & (\U0|Add3~0_combout ))) # (!\U0|Add3~15_combout  & (((\U0|process_3~3_combout ))))

	.clk(gnd),
	.dataa(\U0|Add3~15_combout ),
	.datab(\U0|process_3~2_combout ),
	.datac(\U0|Add3~0_combout ),
	.datad(\U0|process_3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|process_3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|process_3~4 .lut_mask = "d580";
defparam \U0|process_3~4 .operation_mode = "normal";
defparam \U0|process_3~4 .output_mode = "comb_only";
defparam \U0|process_3~4 .register_cascade_mode = "off";
defparam \U0|process_3~4 .sum_lutc_input = "datac";
defparam \U0|process_3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \U0|light_active_rush_hour (
// Equation(s):
// \U0|light_active_rush_hour~regout  = DFFEAS((!\U0|Add3~20_combout  & (((!\U0|Add3~25_combout  & \U0|process_3~4_combout )))), !GLOBAL(\U0|temp_1h~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1h~regout ),
	.dataa(\U0|Add3~20_combout ),
	.datab(vcc),
	.datac(\U0|Add3~25_combout ),
	.datad(\U0|process_3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|light_active_rush_hour~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|light_active_rush_hour .lut_mask = "0500";
defparam \U0|light_active_rush_hour .operation_mode = "normal";
defparam \U0|light_active_rush_hour .output_mode = "reg_only";
defparam \U0|light_active_rush_hour .register_cascade_mode = "off";
defparam \U0|light_active_rush_hour .sum_lutc_input = "datac";
defparam \U0|light_active_rush_hour .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \U0|process_3~6 (
// Equation(s):
// \U0|process_3~6_combout  = ((!\U0|count [0] & (!\U0|Add3~0_combout ))) # (!\U0|Add3~15_combout )

	.clk(gnd),
	.dataa(\U0|count [0]),
	.datab(\U0|Add3~0_combout ),
	.datac(\U0|Add3~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|process_3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|process_3~6 .lut_mask = "1f1f";
defparam \U0|process_3~6 .operation_mode = "normal";
defparam \U0|process_3~6 .output_mode = "comb_only";
defparam \U0|process_3~6 .register_cascade_mode = "off";
defparam \U0|process_3~6 .sum_lutc_input = "datac";
defparam \U0|process_3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \U0|process_3~5 (
// Equation(s):
// \U0|process_3~5_combout  = (\U0|Add3~10_combout  & ((\U0|Add3~5_combout ) # ((\U0|Add3~15_combout  & \U0|Add3~0_combout ))))

	.clk(gnd),
	.dataa(\U0|Add3~15_combout ),
	.datab(\U0|Add3~5_combout ),
	.datac(\U0|Add3~0_combout ),
	.datad(\U0|Add3~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|process_3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|process_3~5 .lut_mask = "ec00";
defparam \U0|process_3~5 .operation_mode = "normal";
defparam \U0|process_3~5 .output_mode = "comb_only";
defparam \U0|process_3~5 .register_cascade_mode = "off";
defparam \U0|process_3~5 .sum_lutc_input = "datac";
defparam \U0|process_3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \U0|Equal4~0 (
// Equation(s):
// \U0|Equal4~0_combout  = (((!\U0|Add3~20_combout  & !\U0|Add3~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|Add3~20_combout ),
	.datad(\U0|Add3~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|Equal4~0 .lut_mask = "000f";
defparam \U0|Equal4~0 .operation_mode = "normal";
defparam \U0|Equal4~0 .output_mode = "comb_only";
defparam \U0|Equal4~0 .register_cascade_mode = "off";
defparam \U0|Equal4~0 .sum_lutc_input = "datac";
defparam \U0|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \U0|light_active_night (
// Equation(s):
// \U0|light_active_night~regout  = DFFEAS((\U0|process_3~5_combout ) # (((\U0|process_3~2_combout  & \U0|process_3~6_combout )) # (!\U0|Equal4~0_combout )), !GLOBAL(\U0|temp_1h~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1h~regout ),
	.dataa(\U0|process_3~2_combout ),
	.datab(\U0|process_3~6_combout ),
	.datac(\U0|process_3~5_combout ),
	.datad(\U0|Equal4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U0|light_active_night~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|light_active_night .lut_mask = "f8ff";
defparam \U0|light_active_night .operation_mode = "normal";
defparam \U0|light_active_night .output_mode = "reg_only";
defparam \U0|light_active_night .register_cascade_mode = "off";
defparam \U0|light_active_night .sum_lutc_input = "datac";
defparam \U0|light_active_night .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N1
maxii_lcell \U1|count3[0] (
// Equation(s):
// \U1|count3 [0] = DFFEAS((((!\U1|count3 [0]))), !GLOBAL(\U0|temp_1s~regout ), VCC, , \U0|light_active_night~regout , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U1|count3 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count3 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count3[0] .lut_mask = "00ff";
defparam \U1|count3[0] .operation_mode = "normal";
defparam \U1|count3[0] .output_mode = "reg_only";
defparam \U1|count3[0] .register_cascade_mode = "off";
defparam \U1|count3[0] .sum_lutc_input = "datac";
defparam \U1|count3[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N0
maxii_lcell \U1|count3[1] (
// Equation(s):
// \U1|count3 [1] = DFFEAS((((\U1|count3 [1] & !\U1|count3 [0]))), !GLOBAL(\U0|temp_1s~regout ), VCC, , \U0|light_active_night~regout , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U1|count3 [1]),
	.datad(\U1|count3 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count3 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count3[1] .lut_mask = "00f0";
defparam \U1|count3[1] .operation_mode = "normal";
defparam \U1|count3[1] .output_mode = "reg_only";
defparam \U1|count3[1] .register_cascade_mode = "off";
defparam \U1|count3[1] .sum_lutc_input = "datac";
defparam \U1|count3[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxii_lcell \U1|light_lane1~0 (
// Equation(s):
// \U1|light_lane1~0_combout  = (((!\U1|count3 [1] & \U1|count3 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U1|count3 [1]),
	.datad(\U1|count3 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|light_lane1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light_lane1~0 .lut_mask = "0f00";
defparam \U1|light_lane1~0 .operation_mode = "normal";
defparam \U1|light_lane1~0 .output_mode = "comb_only";
defparam \U1|light_lane1~0 .register_cascade_mode = "off";
defparam \U1|light_lane1~0 .sum_lutc_input = "datac";
defparam \U1|light_lane1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \U1|count2[6]~4 (
// Equation(s):
// \U1|count2[6]~4_combout  = ((\U1|control~regout  & ((!\U1|Equal1~1_combout ))) # (!\U1|control~regout  & (!\U1|Equal0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|control~regout ),
	.datac(\U1|Equal0~2_combout ),
	.datad(\U1|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count2[6]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2[6]~4 .lut_mask = "03cf";
defparam \U1|count2[6]~4 .operation_mode = "normal";
defparam \U1|count2[6]~4 .output_mode = "comb_only";
defparam \U1|count2[6]~4 .register_cascade_mode = "off";
defparam \U1|count2[6]~4 .sum_lutc_input = "datac";
defparam \U1|count2[6]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \U1|count1[4] (
// Equation(s):
// \U1|count1 [4] = DFFEAS((!\U0|light_active_night~regout  & (\U1|Add0~20_combout  & ((\U1|count1[6]~2_combout ) # (\U1|count2[6]~4_combout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|count1[6]~2_combout ),
	.datab(\U0|light_active_night~regout ),
	.datac(\U1|Add0~20_combout ),
	.datad(\U1|count2[6]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1[4] .lut_mask = "3020";
defparam \U1|count1[4] .operation_mode = "normal";
defparam \U1|count1[4] .output_mode = "reg_only";
defparam \U1|count1[4] .register_cascade_mode = "off";
defparam \U1|count1[4] .sum_lutc_input = "datac";
defparam \U1|count1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxii_lcell \U1|Add0~0 (
// Equation(s):
// \U1|Add0~0_combout  = ((!\U1|count1 [0]))
// \U1|Add0~2  = CARRY(((\U1|count1 [0])))
// \U1|Add0~2COUT1_42  = CARRY(((\U1|count1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count1 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\U1|Add0~2 ),
	.cout1(\U1|Add0~2COUT1_42 ));
// synopsys translate_off
defparam \U1|Add0~0 .lut_mask = "33cc";
defparam \U1|Add0~0 .operation_mode = "arithmetic";
defparam \U1|Add0~0 .output_mode = "comb_only";
defparam \U1|Add0~0 .register_cascade_mode = "off";
defparam \U1|Add0~0 .sum_lutc_input = "datac";
defparam \U1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N1
maxii_lcell \U1|count1~11 (
// Equation(s):
// \U1|count1~11_combout  = (\U1|light2~regout  & ((\U1|Equal1~1_combout  & ((\U0|light_active_rush_hour~regout ))) # (!\U1|Equal1~1_combout  & (\U1|Add0~0_combout )))) # (!\U1|light2~regout  & (\U1|Add0~0_combout ))

	.clk(gnd),
	.dataa(\U1|Add0~0_combout ),
	.datab(\U1|light2~regout ),
	.datac(\U1|Equal1~1_combout ),
	.datad(\U0|light_active_rush_hour~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count1~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1~11 .lut_mask = "ea2a";
defparam \U1|count1~11 .operation_mode = "normal";
defparam \U1|count1~11 .output_mode = "comb_only";
defparam \U1|count1~11 .register_cascade_mode = "off";
defparam \U1|count1~11 .sum_lutc_input = "datac";
defparam \U1|count1~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxii_lcell \U1|count1~12 (
// Equation(s):
// \U1|count1~12_combout  = (\U1|Add0~0_combout ) # ((\U1|Equal0~2_combout  & ((\U0|light_active_rush_hour~regout ) # (!\U1|light1~regout ))))

	.clk(gnd),
	.dataa(\U1|light1~regout ),
	.datab(\U0|light_active_rush_hour~regout ),
	.datac(\U1|Add0~0_combout ),
	.datad(\U1|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count1~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1~12 .lut_mask = "fdf0";
defparam \U1|count1~12 .operation_mode = "normal";
defparam \U1|count1~12 .output_mode = "comb_only";
defparam \U1|count1~12 .register_cascade_mode = "off";
defparam \U1|count1~12 .sum_lutc_input = "datac";
defparam \U1|count1~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N9
maxii_lcell \U1|count1[0] (
// Equation(s):
// \U1|count1 [0] = DFFEAS((\U1|control~regout  & (\U1|count1~11_combout )) # (!\U1|control~regout  & (((\U1|count1~12_combout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , \U0|light_active_rush_hour~regout , , , \U0|light_active_night~regout )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|control~regout ),
	.datab(\U1|count1~11_combout ),
	.datac(\U0|light_active_rush_hour~regout ),
	.datad(\U1|count1~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U0|light_active_night~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1[0] .lut_mask = "dd88";
defparam \U1|count1[0] .operation_mode = "normal";
defparam \U1|count1[0] .output_mode = "reg_only";
defparam \U1|count1[0] .register_cascade_mode = "off";
defparam \U1|count1[0] .sum_lutc_input = "datac";
defparam \U1|count1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxii_lcell \U1|Add0~5 (
// Equation(s):
// \U1|Add0~5_combout  = \U1|count1 [1] $ ((((!\U1|Add0~2 ))))
// \U1|Add0~7  = CARRY((!\U1|count1 [1] & ((!\U1|Add0~2 ))))
// \U1|Add0~7COUT1_44  = CARRY((!\U1|count1 [1] & ((!\U1|Add0~2COUT1_42 ))))

	.clk(gnd),
	.dataa(\U1|count1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U1|Add0~2 ),
	.cin1(\U1|Add0~2COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\U1|Add0~7 ),
	.cout1(\U1|Add0~7COUT1_44 ));
// synopsys translate_off
defparam \U1|Add0~5 .cin0_used = "true";
defparam \U1|Add0~5 .cin1_used = "true";
defparam \U1|Add0~5 .lut_mask = "a505";
defparam \U1|Add0~5 .operation_mode = "arithmetic";
defparam \U1|Add0~5 .output_mode = "comb_only";
defparam \U1|Add0~5 .register_cascade_mode = "off";
defparam \U1|Add0~5 .sum_lutc_input = "cin";
defparam \U1|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxii_lcell \U1|count1~7 (
// Equation(s):
// \U1|count1~7_combout  = (\U1|light2~regout  & ((\U1|Equal1~1_combout  & ((\U0|light_active_rush_hour~regout ))) # (!\U1|Equal1~1_combout  & (\U1|Add0~5_combout )))) # (!\U1|light2~regout  & (\U1|Add0~5_combout ))

	.clk(gnd),
	.dataa(\U1|Add0~5_combout ),
	.datab(\U1|light2~regout ),
	.datac(\U0|light_active_rush_hour~regout ),
	.datad(\U1|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1~7 .lut_mask = "e2aa";
defparam \U1|count1~7 .operation_mode = "normal";
defparam \U1|count1~7 .output_mode = "comb_only";
defparam \U1|count1~7 .register_cascade_mode = "off";
defparam \U1|count1~7 .sum_lutc_input = "datac";
defparam \U1|count1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxii_lcell \U1|count1~8 (
// Equation(s):
// \U1|count1~8_combout  = (\U1|Add0~5_combout ) # ((\U1|Equal0~2_combout  & ((!\U1|light1~regout ) # (!\U0|light_active_rush_hour~regout ))))

	.clk(gnd),
	.dataa(\U1|Equal0~2_combout ),
	.datab(\U1|Add0~5_combout ),
	.datac(\U0|light_active_rush_hour~regout ),
	.datad(\U1|light1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1~8 .lut_mask = "ceee";
defparam \U1|count1~8 .operation_mode = "normal";
defparam \U1|count1~8 .output_mode = "comb_only";
defparam \U1|count1~8 .register_cascade_mode = "off";
defparam \U1|count1~8 .sum_lutc_input = "datac";
defparam \U1|count1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxii_lcell \U1|count1[1] (
// Equation(s):
// \U1|count1 [1] = DFFEAS((\U1|control~regout  & (\U1|count1~7_combout )) # (!\U1|control~regout  & (((\U1|count1~8_combout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , \U0|light_active_rush_hour~regout , , , \U0|light_active_night~regout )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|count1~7_combout ),
	.datab(\U1|control~regout ),
	.datac(\U0|light_active_rush_hour~regout ),
	.datad(\U1|count1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U0|light_active_night~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1[1] .lut_mask = "bb88";
defparam \U1|count1[1] .operation_mode = "normal";
defparam \U1|count1[1] .output_mode = "reg_only";
defparam \U1|count1[1] .register_cascade_mode = "off";
defparam \U1|count1[1] .sum_lutc_input = "datac";
defparam \U1|count1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \U1|Add0~10 (
// Equation(s):
// \U1|Add0~10_combout  = (\U1|count1 [2] $ ((\U1|Add0~7 )))
// \U1|Add0~12  = CARRY(((\U1|count1 [2]) # (!\U1|Add0~7 )))
// \U1|Add0~12COUT1_46  = CARRY(((\U1|count1 [2]) # (!\U1|Add0~7COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count1 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U1|Add0~7 ),
	.cin1(\U1|Add0~7COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\U1|Add0~12 ),
	.cout1(\U1|Add0~12COUT1_46 ));
// synopsys translate_off
defparam \U1|Add0~10 .cin0_used = "true";
defparam \U1|Add0~10 .cin1_used = "true";
defparam \U1|Add0~10 .lut_mask = "3ccf";
defparam \U1|Add0~10 .operation_mode = "arithmetic";
defparam \U1|Add0~10 .output_mode = "comb_only";
defparam \U1|Add0~10 .register_cascade_mode = "off";
defparam \U1|Add0~10 .sum_lutc_input = "cin";
defparam \U1|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \U1|Equal0~0 (
// Equation(s):
// \U1|Equal0~0_combout  = (!\U1|Add0~10_combout  & (!\U1|Add0~0_combout  & (!\U1|Add0~15_combout  & !\U1|Add0~5_combout )))

	.clk(gnd),
	.dataa(\U1|Add0~10_combout ),
	.datab(\U1|Add0~0_combout ),
	.datac(\U1|Add0~15_combout ),
	.datad(\U1|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|Equal0~0 .lut_mask = "0001";
defparam \U1|Equal0~0 .operation_mode = "normal";
defparam \U1|Equal0~0 .output_mode = "comb_only";
defparam \U1|Equal0~0 .register_cascade_mode = "off";
defparam \U1|Equal0~0 .sum_lutc_input = "datac";
defparam \U1|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxii_lcell \U1|count1~10 (
// Equation(s):
// \U1|count1~10_combout  = (\U1|Add0~10_combout ) # ((\U1|light1~regout  & (\U1|Equal0~1_combout  & \U1|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\U1|light1~regout ),
	.datab(\U1|Add0~10_combout ),
	.datac(\U1|Equal0~1_combout ),
	.datad(\U1|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1~10 .lut_mask = "eccc";
defparam \U1|count1~10 .operation_mode = "normal";
defparam \U1|count1~10 .output_mode = "comb_only";
defparam \U1|count1~10 .register_cascade_mode = "off";
defparam \U1|count1~10 .sum_lutc_input = "datac";
defparam \U1|count1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxii_lcell \U1|count1~9 (
// Equation(s):
// \U1|count1~9_combout  = (\U1|light2~regout  & ((\U1|Equal1~1_combout  & ((\U0|light_active_rush_hour~regout ))) # (!\U1|Equal1~1_combout  & (\U1|Add0~10_combout )))) # (!\U1|light2~regout  & (\U1|Add0~10_combout ))

	.clk(gnd),
	.dataa(\U1|Add0~10_combout ),
	.datab(\U1|light2~regout ),
	.datac(\U1|Equal1~1_combout ),
	.datad(\U0|light_active_rush_hour~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1~9 .lut_mask = "ea2a";
defparam \U1|count1~9 .operation_mode = "normal";
defparam \U1|count1~9 .output_mode = "comb_only";
defparam \U1|count1~9 .register_cascade_mode = "off";
defparam \U1|count1~9 .sum_lutc_input = "datac";
defparam \U1|count1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxii_lcell \U1|count1[2] (
// Equation(s):
// \U1|count1 [2] = DFFEAS((\U1|control~regout  & (((\U1|count1~9_combout )))) # (!\U1|control~regout  & (\U1|count1~10_combout )), !GLOBAL(\U0|temp_1s~regout ), VCC, , , \U0|light_active_rush_hour~regout , , , \U0|light_active_night~regout )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|control~regout ),
	.datab(\U1|count1~10_combout ),
	.datac(\U0|light_active_rush_hour~regout ),
	.datad(\U1|count1~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U0|light_active_night~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1[2] .lut_mask = "ee44";
defparam \U1|count1[2] .operation_mode = "normal";
defparam \U1|count1[2] .output_mode = "reg_only";
defparam \U1|count1[2] .register_cascade_mode = "off";
defparam \U1|count1[2] .sum_lutc_input = "datac";
defparam \U1|count1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxii_lcell \U1|Add0~15 (
// Equation(s):
// \U1|Add0~15_combout  = (\U1|count1 [3] $ ((\U1|Add0~12 )))
// \U1|Add0~17  = CARRY(((\U1|count1 [3] & !\U1|Add0~12COUT1_46 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count1 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U1|Add0~12 ),
	.cin1(\U1|Add0~12COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add0~15_combout ),
	.regout(),
	.cout(\U1|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|Add0~15 .cin0_used = "true";
defparam \U1|Add0~15 .cin1_used = "true";
defparam \U1|Add0~15 .lut_mask = "3c0c";
defparam \U1|Add0~15 .operation_mode = "arithmetic";
defparam \U1|Add0~15 .output_mode = "comb_only";
defparam \U1|Add0~15 .register_cascade_mode = "off";
defparam \U1|Add0~15 .sum_lutc_input = "cin";
defparam \U1|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \U1|count1~0 (
// Equation(s):
// \U1|count1~0_combout  = (\U1|control~regout  & (((\U1|Equal1~1_combout  & \U1|light2~regout ))))

	.clk(gnd),
	.dataa(\U1|control~regout ),
	.datab(vcc),
	.datac(\U1|Equal1~1_combout ),
	.datad(\U1|light2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1~0 .lut_mask = "a000";
defparam \U1|count1~0 .operation_mode = "normal";
defparam \U1|count1~0 .output_mode = "comb_only";
defparam \U1|count1~0 .register_cascade_mode = "off";
defparam \U1|count1~0 .sum_lutc_input = "datac";
defparam \U1|count1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \U1|count1[3] (
// Equation(s):
// \U1|count1 [3] = DFFEAS(((!\U0|light_active_night~regout  & (!\U1|Add0~15_combout  & !\U1|count1~0_combout ))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(vcc),
	.datab(\U0|light_active_night~regout ),
	.datac(\U1|Add0~15_combout ),
	.datad(\U1|count1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1[3] .lut_mask = "0003";
defparam \U1|count1[3] .operation_mode = "normal";
defparam \U1|count1[3] .output_mode = "reg_only";
defparam \U1|count1[3] .register_cascade_mode = "off";
defparam \U1|count1[3] .sum_lutc_input = "datac";
defparam \U1|count1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxii_lcell \U1|Add0~20 (
// Equation(s):
// \U1|Add0~20_combout  = (\U1|count1 [4] $ ((\U1|Add0~17 )))
// \U1|Add0~22  = CARRY(((\U1|count1 [4]) # (!\U1|Add0~17 )))
// \U1|Add0~22COUT1_48  = CARRY(((\U1|count1 [4]) # (!\U1|Add0~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count1 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U1|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\U1|Add0~22 ),
	.cout1(\U1|Add0~22COUT1_48 ));
// synopsys translate_off
defparam \U1|Add0~20 .cin_used = "true";
defparam \U1|Add0~20 .lut_mask = "3ccf";
defparam \U1|Add0~20 .operation_mode = "arithmetic";
defparam \U1|Add0~20 .output_mode = "comb_only";
defparam \U1|Add0~20 .register_cascade_mode = "off";
defparam \U1|Add0~20 .sum_lutc_input = "cin";
defparam \U1|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \U1|count1[6] (
// Equation(s):
// \U1|count1 [6] = DFFEAS((\U1|Add0~30_combout  & (!\U0|light_active_night~regout  & ((\U1|count1[6]~2_combout ) # (\U1|count2[6]~4_combout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|Add0~30_combout ),
	.datab(\U1|count1[6]~2_combout ),
	.datac(\U0|light_active_night~regout ),
	.datad(\U1|count2[6]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1[6] .lut_mask = "0a08";
defparam \U1|count1[6] .operation_mode = "normal";
defparam \U1|count1[6] .output_mode = "reg_only";
defparam \U1|count1[6] .register_cascade_mode = "off";
defparam \U1|count1[6] .sum_lutc_input = "datac";
defparam \U1|count1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxii_lcell \U1|Add0~25 (
// Equation(s):
// \U1|Add0~25_combout  = \U1|count1 [5] $ ((((!(!\U1|Add0~17  & \U1|Add0~22 ) # (\U1|Add0~17  & \U1|Add0~22COUT1_48 )))))
// \U1|Add0~27  = CARRY((!\U1|count1 [5] & ((!\U1|Add0~22 ))))
// \U1|Add0~27COUT1_50  = CARRY((!\U1|count1 [5] & ((!\U1|Add0~22COUT1_48 ))))

	.clk(gnd),
	.dataa(\U1|count1 [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U1|Add0~17 ),
	.cin0(\U1|Add0~22 ),
	.cin1(\U1|Add0~22COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\U1|Add0~27 ),
	.cout1(\U1|Add0~27COUT1_50 ));
// synopsys translate_off
defparam \U1|Add0~25 .cin0_used = "true";
defparam \U1|Add0~25 .cin1_used = "true";
defparam \U1|Add0~25 .cin_used = "true";
defparam \U1|Add0~25 .lut_mask = "a505";
defparam \U1|Add0~25 .operation_mode = "arithmetic";
defparam \U1|Add0~25 .output_mode = "comb_only";
defparam \U1|Add0~25 .register_cascade_mode = "off";
defparam \U1|Add0~25 .sum_lutc_input = "cin";
defparam \U1|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxii_lcell \U1|Add0~30 (
// Equation(s):
// \U1|Add0~30_combout  = (\U1|count1 [6] $ (((!\U1|Add0~17  & \U1|Add0~27 ) # (\U1|Add0~17  & \U1|Add0~27COUT1_50 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count1 [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U1|Add0~17 ),
	.cin0(\U1|Add0~27 ),
	.cin1(\U1|Add0~27COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|Add0~30 .cin0_used = "true";
defparam \U1|Add0~30 .cin1_used = "true";
defparam \U1|Add0~30 .cin_used = "true";
defparam \U1|Add0~30 .lut_mask = "3c3c";
defparam \U1|Add0~30 .operation_mode = "normal";
defparam \U1|Add0~30 .output_mode = "comb_only";
defparam \U1|Add0~30 .register_cascade_mode = "off";
defparam \U1|Add0~30 .sum_lutc_input = "cin";
defparam \U1|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxii_lcell \U1|Equal0~1 (
// Equation(s):
// \U1|Equal0~1_combout  = (!\U1|Add0~25_combout  & (((!\U1|Add0~20_combout  & !\U1|Add0~30_combout ))))

	.clk(gnd),
	.dataa(\U1|Add0~25_combout ),
	.datab(vcc),
	.datac(\U1|Add0~20_combout ),
	.datad(\U1|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|Equal0~1 .lut_mask = "0005";
defparam \U1|Equal0~1 .operation_mode = "normal";
defparam \U1|Equal0~1 .output_mode = "comb_only";
defparam \U1|Equal0~1 .register_cascade_mode = "off";
defparam \U1|Equal0~1 .sum_lutc_input = "datac";
defparam \U1|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxii_lcell \U1|count2~9 (
// Equation(s):
// \U1|count2~9_combout  = (\U1|Add1~15_combout  & (((!\U1|Equal0~0_combout ) # (!\U1|Equal0~1_combout )) # (!\U1|light1~regout )))

	.clk(gnd),
	.dataa(\U1|light1~regout ),
	.datab(\U1|Equal0~1_combout ),
	.datac(\U1|Equal0~0_combout ),
	.datad(\U1|Add1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2~9 .lut_mask = "7f00";
defparam \U1|count2~9 .operation_mode = "normal";
defparam \U1|count2~9 .output_mode = "comb_only";
defparam \U1|count2~9 .register_cascade_mode = "off";
defparam \U1|count2~9 .sum_lutc_input = "datac";
defparam \U1|count2~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxii_lcell \U1|count2~10 (
// Equation(s):
// \U1|count2~10_combout  = (\U1|Add1~15_combout ) # ((\U1|light2~regout  & (\U0|light_active_rush_hour~regout  & \U1|Equal1~1_combout )))

	.clk(gnd),
	.dataa(\U1|Add1~15_combout ),
	.datab(\U1|light2~regout ),
	.datac(\U0|light_active_rush_hour~regout ),
	.datad(\U1|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count2~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2~10 .lut_mask = "eaaa";
defparam \U1|count2~10 .operation_mode = "normal";
defparam \U1|count2~10 .output_mode = "comb_only";
defparam \U1|count2~10 .register_cascade_mode = "off";
defparam \U1|count2~10 .sum_lutc_input = "datac";
defparam \U1|count2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxii_lcell \U1|count2[4] (
// Equation(s):
// \U1|count2 [4] = DFFEAS((\U1|control~regout  & (((\U1|count2~10_combout )))) # (!\U1|control~regout  & (\U1|count2~9_combout )), !GLOBAL(\U0|temp_1s~regout ), VCC, , , \U0|light_active_rush_hour~regout , , , \U0|light_active_night~regout )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|count2~9_combout ),
	.datab(\U1|control~regout ),
	.datac(\U0|light_active_rush_hour~regout ),
	.datad(\U1|count2~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U0|light_active_night~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2[4] .lut_mask = "ee22";
defparam \U1|count2[4] .operation_mode = "normal";
defparam \U1|count2[4] .output_mode = "reg_only";
defparam \U1|count2[4] .register_cascade_mode = "off";
defparam \U1|count2[4] .sum_lutc_input = "datac";
defparam \U1|count2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N0
maxii_lcell \U1|count2~1 (
// Equation(s):
// \U1|count2~1_combout  = (\U1|control~regout  & (((\U1|Equal1~1_combout )))) # (!\U1|control~regout  & (\U1|light1~regout  & (\U1|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\U1|control~regout ),
	.datab(\U1|light1~regout ),
	.datac(\U1|Equal0~2_combout ),
	.datad(\U1|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2~1 .lut_mask = "ea40";
defparam \U1|count2~1 .operation_mode = "normal";
defparam \U1|count2~1 .output_mode = "comb_only";
defparam \U1|count2~1 .register_cascade_mode = "off";
defparam \U1|count2~1 .sum_lutc_input = "datac";
defparam \U1|count2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N2
maxii_lcell \U1|count2~2 (
// Equation(s):
// \U1|count2~2_combout  = (\U0|light_active_night~regout  & (!\U0|light_active_rush_hour~regout )) # (!\U0|light_active_night~regout  & (\U1|count2~1_combout  & ((\U1|count1[6]~2_combout ) # (!\U0|light_active_rush_hour~regout ))))

	.clk(gnd),
	.dataa(\U0|light_active_rush_hour~regout ),
	.datab(\U1|count1[6]~2_combout ),
	.datac(\U1|count2~1_combout ),
	.datad(\U0|light_active_night~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2~2 .lut_mask = "55d0";
defparam \U1|count2~2 .operation_mode = "normal";
defparam \U1|count2~2 .output_mode = "comb_only";
defparam \U1|count2~2 .register_cascade_mode = "off";
defparam \U1|count2~2 .sum_lutc_input = "datac";
defparam \U1|count2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N3
maxii_lcell \U1|count2[0] (
// Equation(s):
// \U1|count2 [0] = DFFEAS((!\U1|count2~2_combout  & (((\U0|light_active_night~regout ) # (\U1|count2~1_combout )) # (!\U1|count2 [0]))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|count2 [0]),
	.datab(\U0|light_active_night~regout ),
	.datac(\U1|count2~1_combout ),
	.datad(\U1|count2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2[0] .lut_mask = "00fd";
defparam \U1|count2[0] .operation_mode = "normal";
defparam \U1|count2[0] .output_mode = "reg_only";
defparam \U1|count2[0] .register_cascade_mode = "off";
defparam \U1|count2[0] .sum_lutc_input = "datac";
defparam \U1|count2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \U1|Add1~32 (
// Equation(s):
// \U1|Add1~32_cout0  = CARRY(((!\U1|count2 [0])))
// \U1|Add1~32COUT1_42  = CARRY(((!\U1|count2 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count2 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add1~30 ),
	.regout(),
	.cout(),
	.cout0(\U1|Add1~32_cout0 ),
	.cout1(\U1|Add1~32COUT1_42 ));
// synopsys translate_off
defparam \U1|Add1~32 .lut_mask = "ff33";
defparam \U1|Add1~32 .operation_mode = "arithmetic";
defparam \U1|Add1~32 .output_mode = "none";
defparam \U1|Add1~32 .register_cascade_mode = "off";
defparam \U1|Add1~32 .sum_lutc_input = "datac";
defparam \U1|Add1~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \U1|Add1~0 (
// Equation(s):
// \U1|Add1~0_combout  = (\U1|count2 [1] $ ((\U1|Add1~32_cout0 )))
// \U1|Add1~2  = CARRY(((\U1|count2 [1] & !\U1|Add1~32_cout0 )))
// \U1|Add1~2COUT1_44  = CARRY(((\U1|count2 [1] & !\U1|Add1~32COUT1_42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count2 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U1|Add1~32_cout0 ),
	.cin1(\U1|Add1~32COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\U1|Add1~2 ),
	.cout1(\U1|Add1~2COUT1_44 ));
// synopsys translate_off
defparam \U1|Add1~0 .cin0_used = "true";
defparam \U1|Add1~0 .cin1_used = "true";
defparam \U1|Add1~0 .lut_mask = "3c0c";
defparam \U1|Add1~0 .operation_mode = "arithmetic";
defparam \U1|Add1~0 .output_mode = "comb_only";
defparam \U1|Add1~0 .register_cascade_mode = "off";
defparam \U1|Add1~0 .sum_lutc_input = "cin";
defparam \U1|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \U1|count2[1] (
// Equation(s):
// \U1|count2 [1] = DFFEAS(((!\U1|Add1~0_combout  & (!\U0|light_active_night~regout  & !\U1|count2~1_combout ))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(vcc),
	.datab(\U1|Add1~0_combout ),
	.datac(\U0|light_active_night~regout ),
	.datad(\U1|count2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2[1] .lut_mask = "0003";
defparam \U1|count2[1] .operation_mode = "normal";
defparam \U1|count2[1] .output_mode = "reg_only";
defparam \U1|count2[1] .register_cascade_mode = "off";
defparam \U1|count2[1] .sum_lutc_input = "datac";
defparam \U1|count2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \U1|Add1~5 (
// Equation(s):
// \U1|Add1~5_combout  = (\U1|count2 [2] $ ((\U1|Add1~2 )))
// \U1|Add1~7  = CARRY(((\U1|count2 [2]) # (!\U1|Add1~2 )))
// \U1|Add1~7COUT1_46  = CARRY(((\U1|count2 [2]) # (!\U1|Add1~2COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count2 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U1|Add1~2 ),
	.cin1(\U1|Add1~2COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\U1|Add1~7 ),
	.cout1(\U1|Add1~7COUT1_46 ));
// synopsys translate_off
defparam \U1|Add1~5 .cin0_used = "true";
defparam \U1|Add1~5 .cin1_used = "true";
defparam \U1|Add1~5 .lut_mask = "3ccf";
defparam \U1|Add1~5 .operation_mode = "arithmetic";
defparam \U1|Add1~5 .output_mode = "comb_only";
defparam \U1|Add1~5 .register_cascade_mode = "off";
defparam \U1|Add1~5 .sum_lutc_input = "cin";
defparam \U1|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \U1|count2[6]~5 (
// Equation(s):
// \U1|count2[6]~5_combout  = (\U1|control~regout  & (((!\U1|Equal1~1_combout )))) # (!\U1|control~regout  & (((!\U1|Equal0~2_combout )) # (!\U1|light1~regout )))

	.clk(gnd),
	.dataa(\U1|light1~regout ),
	.datab(\U1|control~regout ),
	.datac(\U1|Equal1~1_combout ),
	.datad(\U1|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count2[6]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2[6]~5 .lut_mask = "1d3f";
defparam \U1|count2[6]~5 .operation_mode = "normal";
defparam \U1|count2[6]~5 .output_mode = "comb_only";
defparam \U1|count2[6]~5 .register_cascade_mode = "off";
defparam \U1|count2[6]~5 .sum_lutc_input = "datac";
defparam \U1|count2[6]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \U1|count2[2] (
// Equation(s):
// \U1|count2 [2] = DFFEAS((\U1|Add1~5_combout  & (((!\U0|light_active_night~regout  & \U1|count2[6]~5_combout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|Add1~5_combout ),
	.datab(vcc),
	.datac(\U0|light_active_night~regout ),
	.datad(\U1|count2[6]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2[2] .lut_mask = "0a00";
defparam \U1|count2[2] .operation_mode = "normal";
defparam \U1|count2[2] .output_mode = "reg_only";
defparam \U1|count2[2] .register_cascade_mode = "off";
defparam \U1|count2[2] .sum_lutc_input = "datac";
defparam \U1|count2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \U1|Add1~10 (
// Equation(s):
// \U1|Add1~10_combout  = (\U1|count2 [3] $ ((\U1|Add1~7 )))
// \U1|Add1~12  = CARRY(((\U1|count2 [3] & !\U1|Add1~7COUT1_46 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count2 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\U1|Add1~7 ),
	.cin1(\U1|Add1~7COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add1~10_combout ),
	.regout(),
	.cout(\U1|Add1~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|Add1~10 .cin0_used = "true";
defparam \U1|Add1~10 .cin1_used = "true";
defparam \U1|Add1~10 .lut_mask = "3c0c";
defparam \U1|Add1~10 .operation_mode = "arithmetic";
defparam \U1|Add1~10 .output_mode = "comb_only";
defparam \U1|Add1~10 .register_cascade_mode = "off";
defparam \U1|Add1~10 .sum_lutc_input = "cin";
defparam \U1|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \U1|light2~0 (
// Equation(s):
// \U1|light2~0_combout  = (\U1|light1~regout  & (((\U1|Equal0~0_combout  & \U1|Equal0~1_combout ))))

	.clk(gnd),
	.dataa(\U1|light1~regout ),
	.datab(vcc),
	.datac(\U1|Equal0~0_combout ),
	.datad(\U1|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|light2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light2~0 .lut_mask = "a000";
defparam \U1|light2~0 .operation_mode = "normal";
defparam \U1|light2~0 .output_mode = "comb_only";
defparam \U1|light2~0 .register_cascade_mode = "off";
defparam \U1|light2~0 .sum_lutc_input = "datac";
defparam \U1|light2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \U1|count2~11 (
// Equation(s):
// \U1|count2~11_combout  = (!\U0|light_active_night~regout  & (\U1|Add1~10_combout  & ((\U1|control~regout ) # (!\U1|light2~0_combout ))))

	.clk(gnd),
	.dataa(\U1|control~regout ),
	.datab(\U0|light_active_night~regout ),
	.datac(\U1|Add1~10_combout ),
	.datad(\U1|light2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count2~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2~11 .lut_mask = "2030";
defparam \U1|count2~11 .operation_mode = "normal";
defparam \U1|count2~11 .output_mode = "comb_only";
defparam \U1|count2~11 .register_cascade_mode = "off";
defparam \U1|count2~11 .sum_lutc_input = "datac";
defparam \U1|count2~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \U1|count2[3] (
// Equation(s):
// \U1|count2 [3] = DFFEAS((!\U1|count2~11_combout  & ((\U0|light_active_rush_hour~regout ) # ((!\U1|count1~0_combout  & !\U0|light_active_night~regout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|count1~0_combout ),
	.datab(\U0|light_active_night~regout ),
	.datac(\U0|light_active_rush_hour~regout ),
	.datad(\U1|count2~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2[3] .lut_mask = "00f1";
defparam \U1|count2[3] .operation_mode = "normal";
defparam \U1|count2[3] .output_mode = "reg_only";
defparam \U1|count2[3] .register_cascade_mode = "off";
defparam \U1|count2[3] .sum_lutc_input = "datac";
defparam \U1|count2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \U1|Add1~15 (
// Equation(s):
// \U1|Add1~15_combout  = (\U1|count2 [4] $ ((\U1|Add1~12 )))
// \U1|Add1~17  = CARRY(((\U1|count2 [4]) # (!\U1|Add1~12 )))
// \U1|Add1~17COUT1_48  = CARRY(((\U1|count2 [4]) # (!\U1|Add1~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count2 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U1|Add1~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\U1|Add1~17 ),
	.cout1(\U1|Add1~17COUT1_48 ));
// synopsys translate_off
defparam \U1|Add1~15 .cin_used = "true";
defparam \U1|Add1~15 .lut_mask = "3ccf";
defparam \U1|Add1~15 .operation_mode = "arithmetic";
defparam \U1|Add1~15 .output_mode = "comb_only";
defparam \U1|Add1~15 .register_cascade_mode = "off";
defparam \U1|Add1~15 .sum_lutc_input = "cin";
defparam \U1|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \U1|count2[6] (
// Equation(s):
// \U1|count2 [6] = DFFEAS(((!\U0|light_active_night~regout  & (\U1|Add1~25_combout  & \U1|count2[6]~5_combout ))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(vcc),
	.datab(\U0|light_active_night~regout ),
	.datac(\U1|Add1~25_combout ),
	.datad(\U1|count2[6]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2[6] .lut_mask = "3000";
defparam \U1|count2[6] .operation_mode = "normal";
defparam \U1|count2[6] .output_mode = "reg_only";
defparam \U1|count2[6] .register_cascade_mode = "off";
defparam \U1|count2[6] .sum_lutc_input = "datac";
defparam \U1|count2[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \U1|Add1~20 (
// Equation(s):
// \U1|Add1~20_combout  = (\U1|count2 [5] $ ((!(!\U1|Add1~12  & \U1|Add1~17 ) # (\U1|Add1~12  & \U1|Add1~17COUT1_48 ))))
// \U1|Add1~22  = CARRY(((!\U1|count2 [5] & !\U1|Add1~17 )))
// \U1|Add1~22COUT1_50  = CARRY(((!\U1|count2 [5] & !\U1|Add1~17COUT1_48 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count2 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U1|Add1~12 ),
	.cin0(\U1|Add1~17 ),
	.cin1(\U1|Add1~17COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\U1|Add1~22 ),
	.cout1(\U1|Add1~22COUT1_50 ));
// synopsys translate_off
defparam \U1|Add1~20 .cin0_used = "true";
defparam \U1|Add1~20 .cin1_used = "true";
defparam \U1|Add1~20 .cin_used = "true";
defparam \U1|Add1~20 .lut_mask = "c303";
defparam \U1|Add1~20 .operation_mode = "arithmetic";
defparam \U1|Add1~20 .output_mode = "comb_only";
defparam \U1|Add1~20 .register_cascade_mode = "off";
defparam \U1|Add1~20 .sum_lutc_input = "cin";
defparam \U1|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \U1|count2[5] (
// Equation(s):
// \U1|count2 [5] = DFFEAS((!\U0|light_active_night~regout  & (((\U1|Add1~20_combout  & \U1|count2[6]~5_combout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U0|light_active_night~regout ),
	.datab(vcc),
	.datac(\U1|Add1~20_combout ),
	.datad(\U1|count2[6]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2[5] .lut_mask = "5000";
defparam \U1|count2[5] .operation_mode = "normal";
defparam \U1|count2[5] .output_mode = "reg_only";
defparam \U1|count2[5] .register_cascade_mode = "off";
defparam \U1|count2[5] .sum_lutc_input = "datac";
defparam \U1|count2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \U1|Add1~25 (
// Equation(s):
// \U1|Add1~25_combout  = (((!\U1|Add1~12  & \U1|Add1~22 ) # (\U1|Add1~12  & \U1|Add1~22COUT1_50 ) $ (\U1|count2 [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U1|count2 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\U1|Add1~12 ),
	.cin0(\U1|Add1~22 ),
	.cin1(\U1|Add1~22COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|Add1~25 .cin0_used = "true";
defparam \U1|Add1~25 .cin1_used = "true";
defparam \U1|Add1~25 .cin_used = "true";
defparam \U1|Add1~25 .lut_mask = "0ff0";
defparam \U1|Add1~25 .operation_mode = "normal";
defparam \U1|Add1~25 .output_mode = "comb_only";
defparam \U1|Add1~25 .register_cascade_mode = "off";
defparam \U1|Add1~25 .sum_lutc_input = "cin";
defparam \U1|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \U1|Equal1~0 (
// Equation(s):
// \U1|Equal1~0_combout  = (!\U1|count2 [0] & (!\U1|Add1~0_combout  & (!\U1|Add1~10_combout  & !\U1|Add1~5_combout )))

	.clk(gnd),
	.dataa(\U1|count2 [0]),
	.datab(\U1|Add1~0_combout ),
	.datac(\U1|Add1~10_combout ),
	.datad(\U1|Add1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|Equal1~0 .lut_mask = "0001";
defparam \U1|Equal1~0 .operation_mode = "normal";
defparam \U1|Equal1~0 .output_mode = "comb_only";
defparam \U1|Equal1~0 .register_cascade_mode = "off";
defparam \U1|Equal1~0 .sum_lutc_input = "datac";
defparam \U1|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \U1|Equal1~1 (
// Equation(s):
// \U1|Equal1~1_combout  = (!\U1|Add1~15_combout  & (!\U1|Add1~25_combout  & (!\U1|Add1~20_combout  & \U1|Equal1~0_combout )))

	.clk(gnd),
	.dataa(\U1|Add1~15_combout ),
	.datab(\U1|Add1~25_combout ),
	.datac(\U1|Add1~20_combout ),
	.datad(\U1|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|Equal1~1 .lut_mask = "0100";
defparam \U1|Equal1~1 .operation_mode = "normal";
defparam \U1|Equal1~1 .output_mode = "comb_only";
defparam \U1|Equal1~1 .register_cascade_mode = "off";
defparam \U1|Equal1~1 .sum_lutc_input = "datac";
defparam \U1|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxii_lcell \U1|light2 (
// Equation(s):
// \U1|light2~regout  = DFFEAS((\U1|light2~regout  & ((\U1|control~regout ) # ((!\U1|light2~0_combout )))) # (!\U1|light2~regout  & (\U1|control~regout  & (\U1|Equal1~1_combout ))), !GLOBAL(\U0|temp_1s~regout ), VCC, , !\U0|light_active_night~regout , , , , 
// )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|light2~regout ),
	.datab(\U1|control~regout ),
	.datac(\U1|Equal1~1_combout ),
	.datad(\U1|light2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|light2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light2 .lut_mask = "c8ea";
defparam \U1|light2 .operation_mode = "normal";
defparam \U1|light2 .output_mode = "reg_only";
defparam \U1|light2 .register_cascade_mode = "off";
defparam \U1|light2 .sum_lutc_input = "datac";
defparam \U1|light2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxii_lcell \U1|count1[6]~2 (
// Equation(s):
// \U1|count1[6]~2_combout  = ((!\U1|light2~regout  & ((\U1|control~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|light2~regout ),
	.datac(vcc),
	.datad(\U1|control~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count1[6]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1[6]~2 .lut_mask = "3300";
defparam \U1|count1[6]~2 .operation_mode = "normal";
defparam \U1|count1[6]~2 .output_mode = "comb_only";
defparam \U1|count1[6]~2 .register_cascade_mode = "off";
defparam \U1|count1[6]~2 .sum_lutc_input = "datac";
defparam \U1|count1[6]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \U1|count1[5] (
// Equation(s):
// \U1|count1 [5] = DFFEAS((!\U0|light_active_night~regout  & (\U1|Add0~25_combout  & ((\U1|count1[6]~2_combout ) # (\U1|count2[6]~4_combout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|count1[6]~2_combout ),
	.datab(\U0|light_active_night~regout ),
	.datac(\U1|Add0~25_combout ),
	.datad(\U1|count2[6]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|count1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1[5] .lut_mask = "3020";
defparam \U1|count1[5] .operation_mode = "normal";
defparam \U1|count1[5] .output_mode = "reg_only";
defparam \U1|count1[5] .register_cascade_mode = "off";
defparam \U1|count1[5] .sum_lutc_input = "datac";
defparam \U1|count1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxii_lcell \U1|Equal0~2 (
// Equation(s):
// \U1|Equal0~2_combout  = (!\U1|Add0~25_combout  & (!\U1|Add0~20_combout  & (\U1|Equal0~0_combout  & !\U1|Add0~30_combout )))

	.clk(gnd),
	.dataa(\U1|Add0~25_combout ),
	.datab(\U1|Add0~20_combout ),
	.datac(\U1|Equal0~0_combout ),
	.datad(\U1|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|Equal0~2 .lut_mask = "0010";
defparam \U1|Equal0~2 .operation_mode = "normal";
defparam \U1|Equal0~2 .output_mode = "comb_only";
defparam \U1|Equal0~2 .register_cascade_mode = "off";
defparam \U1|Equal0~2 .sum_lutc_input = "datac";
defparam \U1|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \U1|control~0 (
// Equation(s):
// \U1|control~0_combout  = (\U1|control~regout  & (((!\U1|Equal1~1_combout ) # (!\U1|light2~regout ))))

	.clk(gnd),
	.dataa(\U1|control~regout ),
	.datab(vcc),
	.datac(\U1|light2~regout ),
	.datad(\U1|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|control~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|control~0 .lut_mask = "0aaa";
defparam \U1|control~0 .operation_mode = "normal";
defparam \U1|control~0 .output_mode = "comb_only";
defparam \U1|control~0 .register_cascade_mode = "off";
defparam \U1|control~0 .sum_lutc_input = "datac";
defparam \U1|control~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \U1|control (
// Equation(s):
// \U1|control~regout  = DFFEAS((\U1|control~regout  & (((\U1|control~0_combout )))) # (!\U1|control~regout  & (\U1|light1~regout  & (\U1|Equal0~2_combout ))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , \U0|light_active_night~regout , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|light1~regout ),
	.datab(\U1|Equal0~2_combout ),
	.datac(\U1|control~regout ),
	.datad(\U1|control~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\U0|light_active_night~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|control~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|control .lut_mask = "f808";
defparam \U1|control .operation_mode = "normal";
defparam \U1|control .output_mode = "reg_only";
defparam \U1|control .register_cascade_mode = "off";
defparam \U1|control .sum_lutc_input = "datac";
defparam \U1|control .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxii_lcell \U1|light1~0 (
// Equation(s):
// \U1|light1~0_combout  = ((\U1|light1~regout  & ((!\U1|Equal1~1_combout ) # (!\U1|light2~regout ))))

	.clk(gnd),
	.dataa(\U1|light2~regout ),
	.datab(vcc),
	.datac(\U1|light1~regout ),
	.datad(\U1|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|light1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light1~0 .lut_mask = "50f0";
defparam \U1|light1~0 .operation_mode = "normal";
defparam \U1|light1~0 .output_mode = "comb_only";
defparam \U1|light1~0 .register_cascade_mode = "off";
defparam \U1|light1~0 .sum_lutc_input = "datac";
defparam \U1|light1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxii_lcell \U1|light1 (
// Equation(s):
// \U1|light1~regout  = DFFEAS((\U1|control~regout  & (((\U1|light1~0_combout )))) # (!\U1|control~regout  & ((\U1|light1~regout ) # ((\U1|Equal0~2_combout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , , , , \U0|light_active_night~regout , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|light1~regout ),
	.datab(\U1|control~regout ),
	.datac(\U1|light1~0_combout ),
	.datad(\U1|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\U0|light_active_night~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|light1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light1 .lut_mask = "f3e2";
defparam \U1|light1 .operation_mode = "normal";
defparam \U1|light1 .output_mode = "reg_only";
defparam \U1|light1 .register_cascade_mode = "off";
defparam \U1|light1 .sum_lutc_input = "datac";
defparam \U1|light1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxii_lcell \U1|count2[6]~0 (
// Equation(s):
// \U1|count2[6]~0_combout  = (!\U1|control~regout  & (((\U1|Equal0~0_combout  & \U1|Equal0~1_combout ))))

	.clk(gnd),
	.dataa(\U1|control~regout ),
	.datab(vcc),
	.datac(\U1|Equal0~0_combout ),
	.datad(\U1|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count2[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2[6]~0 .lut_mask = "5000";
defparam \U1|count2[6]~0 .operation_mode = "normal";
defparam \U1|count2[6]~0 .output_mode = "comb_only";
defparam \U1|count2[6]~0 .register_cascade_mode = "off";
defparam \U1|count2[6]~0 .sum_lutc_input = "datac";
defparam \U1|count2[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \U1|light_lane2~0 (
// Equation(s):
// \U1|light_lane2~0_combout  = ((\U1|light1~regout  & ((!\U1|Equal0~1_combout ) # (!\U1|Equal0~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|light1~regout ),
	.datac(\U1|Equal0~0_combout ),
	.datad(\U1|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|light_lane2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light_lane2~0 .lut_mask = "0ccc";
defparam \U1|light_lane2~0 .operation_mode = "normal";
defparam \U1|light_lane2~0 .output_mode = "comb_only";
defparam \U1|light_lane2~0 .register_cascade_mode = "off";
defparam \U1|light_lane2~0 .sum_lutc_input = "datac";
defparam \U1|light_lane2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \U1|light_lane1~2 (
// Equation(s):
// \U1|light_lane1~2_combout  = (((\U1|Equal1~1_combout  & \U1|light2~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U1|Equal1~1_combout ),
	.datad(\U1|light2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|light_lane1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light_lane1~2 .lut_mask = "f000";
defparam \U1|light_lane1~2 .operation_mode = "normal";
defparam \U1|light_lane1~2 .output_mode = "comb_only";
defparam \U1|light_lane1~2 .register_cascade_mode = "off";
defparam \U1|light_lane1~2 .sum_lutc_input = "datac";
defparam \U1|light_lane1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \U1|light_lane1~3 (
// Equation(s):
// \U1|light_lane1~3_combout  = (\U0|light_active_night~regout ) # ((\U1|control~regout  & ((\U1|light_lane1~2_combout ))) # (!\U1|control~regout  & (!\U1|light_lane2~0_combout )))

	.clk(gnd),
	.dataa(\U1|control~regout ),
	.datab(\U0|light_active_night~regout ),
	.datac(\U1|light_lane2~0_combout ),
	.datad(\U1|light_lane1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|light_lane1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light_lane1~3 .lut_mask = "efcd";
defparam \U1|light_lane1~3 .operation_mode = "normal";
defparam \U1|light_lane1~3 .output_mode = "comb_only";
defparam \U1|light_lane1~3 .register_cascade_mode = "off";
defparam \U1|light_lane1~3 .sum_lutc_input = "datac";
defparam \U1|light_lane1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \U1|light_lane1[0] (
// Equation(s):
// \U1|light_lane1 [0] = DFFEAS((\U0|light_active_night~regout  & (\U1|light_lane1~0_combout )) # (!\U0|light_active_night~regout  & (((!\U1|light1~regout  & \U1|count2[6]~0_combout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , \U1|light_lane1~3_combout , , , , 
// )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|light_lane1~0_combout ),
	.datab(\U0|light_active_night~regout ),
	.datac(\U1|light1~regout ),
	.datad(\U1|count2[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|light_lane1~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|light_lane1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light_lane1[0] .lut_mask = "8b88";
defparam \U1|light_lane1[0] .operation_mode = "normal";
defparam \U1|light_lane1[0] .output_mode = "reg_only";
defparam \U1|light_lane1[0] .register_cascade_mode = "off";
defparam \U1|light_lane1[0] .sum_lutc_input = "datac";
defparam \U1|light_lane1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \U1|light_lane1[1] (
// Equation(s):
// \U1|light_lane1 [1] = DFFEAS(((\U0|light_active_night~regout ) # ((!\U1|count1~0_combout  & \U1|Equal0~2_combout ))), !GLOBAL(\U0|temp_1s~regout ), VCC, , \U1|light_lane1~3_combout , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(vcc),
	.datab(\U1|count1~0_combout ),
	.datac(\U1|Equal0~2_combout ),
	.datad(\U0|light_active_night~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|light_lane1~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|light_lane1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light_lane1[1] .lut_mask = "ff30";
defparam \U1|light_lane1[1] .operation_mode = "normal";
defparam \U1|light_lane1[1] .output_mode = "reg_only";
defparam \U1|light_lane1[1] .register_cascade_mode = "off";
defparam \U1|light_lane1[1] .sum_lutc_input = "datac";
defparam \U1|light_lane1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \U1|light_lane1[2] (
// Equation(s):
// \U1|light_lane2~1  = (!\U1|control~regout  & (\U1|light1~regout  & (\U1|Equal0~2_combout  & !\U0|light_active_night~regout )))
// \U1|light_lane1 [2] = DFFEAS(\U1|light_lane2~1 , !GLOBAL(\U0|temp_1s~regout ), VCC, , \U1|light_lane1~3_combout , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|control~regout ),
	.datab(\U1|light1~regout ),
	.datac(\U1|Equal0~2_combout ),
	.datad(\U0|light_active_night~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|light_lane1~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|light_lane2~1 ),
	.regout(\U1|light_lane1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light_lane1[2] .lut_mask = "0040";
defparam \U1|light_lane1[2] .operation_mode = "normal";
defparam \U1|light_lane1[2] .output_mode = "reg_and_comb";
defparam \U1|light_lane1[2] .register_cascade_mode = "off";
defparam \U1|light_lane1[2] .sum_lutc_input = "datac";
defparam \U1|light_lane1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxii_lcell \U1|count1[6]~1 (
// Equation(s):
// \U1|count1[6]~1_combout  = (((\U1|control~regout  & \U1|Equal1~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\U1|control~regout ),
	.datad(\U1|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count1[6]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count1[6]~1 .lut_mask = "f000";
defparam \U1|count1[6]~1 .operation_mode = "normal";
defparam \U1|count1[6]~1 .output_mode = "comb_only";
defparam \U1|count1[6]~1 .register_cascade_mode = "off";
defparam \U1|count1[6]~1 .sum_lutc_input = "datac";
defparam \U1|count1[6]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \U1|light_lane2~3 (
// Equation(s):
// \U1|light_lane2~3_combout  = (\U0|light_active_night~regout ) # ((\U1|control~regout  & (\U1|Equal1~1_combout )) # (!\U1|control~regout  & ((!\U1|light_lane2~0_combout ))))

	.clk(gnd),
	.dataa(\U1|Equal1~1_combout ),
	.datab(\U1|control~regout ),
	.datac(\U0|light_active_night~regout ),
	.datad(\U1|light_lane2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|light_lane2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light_lane2~3 .lut_mask = "f8fb";
defparam \U1|light_lane2~3 .operation_mode = "normal";
defparam \U1|light_lane2~3 .output_mode = "comb_only";
defparam \U1|light_lane2~3 .register_cascade_mode = "off";
defparam \U1|light_lane2~3 .sum_lutc_input = "datac";
defparam \U1|light_lane2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \U1|light_lane2[0] (
// Equation(s):
// \U1|light_lane2 [0] = DFFEAS((\U0|light_active_night~regout  & (\U1|light_lane1~0_combout )) # (!\U0|light_active_night~regout  & (((!\U1|light2~regout  & \U1|count1[6]~1_combout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , \U1|light_lane2~3_combout , , , , 
// )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|light_lane1~0_combout ),
	.datab(\U0|light_active_night~regout ),
	.datac(\U1|light2~regout ),
	.datad(\U1|count1[6]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|light_lane2~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|light_lane2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light_lane2[0] .lut_mask = "8b88";
defparam \U1|light_lane2[0] .operation_mode = "normal";
defparam \U1|light_lane2[0] .output_mode = "reg_only";
defparam \U1|light_lane2[0] .register_cascade_mode = "off";
defparam \U1|light_lane2[0] .sum_lutc_input = "datac";
defparam \U1|light_lane2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \U1|light_lane2[1] (
// Equation(s):
// \U1|light_lane2 [1] = DFFEAS((((\U1|light_lane2~1 ))), !GLOBAL(\U0|temp_1s~regout ), VCC, , \U1|light_lane2~3_combout , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U1|light_lane2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|light_lane2~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|light_lane2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light_lane2[1] .lut_mask = "ff00";
defparam \U1|light_lane2[1] .operation_mode = "normal";
defparam \U1|light_lane2[1] .output_mode = "reg_only";
defparam \U1|light_lane2[1] .register_cascade_mode = "off";
defparam \U1|light_lane2[1] .sum_lutc_input = "datac";
defparam \U1|light_lane2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \U1|light_lane2[2] (
// Equation(s):
// \U1|light_lane2 [2] = DFFEAS((\U0|light_active_night~regout ) # ((!\U1|count1~0_combout  & ((\U1|light1~regout ) # (\U1|count1[6]~1_combout )))), !GLOBAL(\U0|temp_1s~regout ), VCC, , \U1|light_lane2~3_combout , , , , )

	.clk(!\U0|temp_1s~regout ),
	.dataa(\U1|light1~regout ),
	.datab(\U1|count1~0_combout ),
	.datac(\U1|count1[6]~1_combout ),
	.datad(\U0|light_active_night~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|light_lane2~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U1|light_lane2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|light_lane2[2] .lut_mask = "ff32";
defparam \U1|light_lane2[2] .operation_mode = "normal";
defparam \U1|light_lane2[2] .output_mode = "reg_only";
defparam \U1|light_lane2[2] .register_cascade_mode = "off";
defparam \U1|light_lane2[2] .sum_lutc_input = "datac";
defparam \U1|light_lane2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \U4|LessThan0~1 (
// Equation(s):
// \U4|LessThan0~1_combout  = (!\U0|count [5] & ((\U0|count [3]) # ((\U4|LessThan0~0_combout ) # (!\U0|count [4]))))

	.clk(gnd),
	.dataa(\U0|count [3]),
	.datab(\U0|count [4]),
	.datac(\U0|count [5]),
	.datad(\U4|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|LessThan0~1 .lut_mask = "0f0b";
defparam \U4|LessThan0~1 .operation_mode = "normal";
defparam \U4|LessThan0~1 .output_mode = "comb_only";
defparam \U4|LessThan0~1 .register_cascade_mode = "off";
defparam \U4|LessThan0~1 .sum_lutc_input = "datac";
defparam \U4|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \U0|count[0]~_wirecell (
// Equation(s):
// \U0|count[0]~_wirecell_combout  = (((!\U0|count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U0|count[0]~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U0|count[0]~_wirecell .lut_mask = "00ff";
defparam \U0|count[0]~_wirecell .operation_mode = "normal";
defparam \U0|count[0]~_wirecell .output_mode = "comb_only";
defparam \U0|count[0]~_wirecell .register_cascade_mode = "off";
defparam \U0|count[0]~_wirecell .sum_lutc_input = "datac";
defparam \U0|count[0]~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \U4|Led_bcd~11 (
// Equation(s):
// \U4|Led_bcd~11_combout  = (!\U0|count [6] & (\U0|count [4] & (\U0|count [3] $ (\U0|count [5]))))

	.clk(gnd),
	.dataa(\U0|count [3]),
	.datab(\U0|count [6]),
	.datac(\U0|count [5]),
	.datad(\U0|count [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Led_bcd~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Led_bcd~11 .lut_mask = "1200";
defparam \U4|Led_bcd~11 .operation_mode = "normal";
defparam \U4|Led_bcd~11 .output_mode = "comb_only";
defparam \U4|Led_bcd~11 .register_cascade_mode = "off";
defparam \U4|Led_bcd~11 .sum_lutc_input = "datac";
defparam \U4|Led_bcd~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxii_lcell \U4|Led_bcd~10 (
// Equation(s):
// \U4|Led_bcd~10_combout  = (!\U0|count [6] & (\U4|Led_bcd~9  & ((!\U4|LessThan0~0_combout ) # (!\U0|count [4]))))

	.clk(gnd),
	.dataa(\U0|count [4]),
	.datab(\U0|count [6]),
	.datac(\U4|LessThan0~0_combout ),
	.datad(\U4|Led_bcd~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Led_bcd~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Led_bcd~10 .lut_mask = "1300";
defparam \U4|Led_bcd~10 .operation_mode = "normal";
defparam \U4|Led_bcd~10 .output_mode = "comb_only";
defparam \U4|Led_bcd~10 .register_cascade_mode = "off";
defparam \U4|Led_bcd~10 .sum_lutc_input = "datac";
defparam \U4|Led_bcd~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxii_lcell \U4|Led_bcd~7 (
// Equation(s):
// \U4|Led_bcd~7_combout  = (!\U0|count [2] & ((\U0|count [6] & (!\U0|count [4])) # (!\U0|count [6] & ((!\U0|count [3])))))

	.clk(gnd),
	.dataa(\U0|count [4]),
	.datab(\U0|count [6]),
	.datac(\U0|count [3]),
	.datad(\U0|count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Led_bcd~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Led_bcd~7 .lut_mask = "0047";
defparam \U4|Led_bcd~7 .operation_mode = "normal";
defparam \U4|Led_bcd~7 .output_mode = "comb_only";
defparam \U4|Led_bcd~7 .register_cascade_mode = "off";
defparam \U4|Led_bcd~7 .sum_lutc_input = "datac";
defparam \U4|Led_bcd~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \U4|Led_bcd~8 (
// Equation(s):
// \U4|Led_bcd~8_combout  = (!\U0|count [5] & ((\U4|Led_bcd~6 ) # ((!\U0|count [1] & \U4|Led_bcd~7_combout ))))

	.clk(gnd),
	.dataa(\U0|count [1]),
	.datab(\U0|count [5]),
	.datac(\U4|Led_bcd~7_combout ),
	.datad(\U4|Led_bcd~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Led_bcd~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Led_bcd~8 .lut_mask = "3310";
defparam \U4|Led_bcd~8 .operation_mode = "normal";
defparam \U4|Led_bcd~8 .output_mode = "comb_only";
defparam \U4|Led_bcd~8 .register_cascade_mode = "off";
defparam \U4|Led_bcd~8 .sum_lutc_input = "datac";
defparam \U4|Led_bcd~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \U4|Led_bcd~12 (
// Equation(s):
// \U4|Led_bcd~12_combout  = (\U4|Led_bcd~10_combout ) # ((\U4|Led_bcd~8_combout ) # ((\U0|count [2] & \U4|Led_bcd~11_combout )))

	.clk(gnd),
	.dataa(\U0|count [2]),
	.datab(\U4|Led_bcd~11_combout ),
	.datac(\U4|Led_bcd~10_combout ),
	.datad(\U4|Led_bcd~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Led_bcd~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Led_bcd~12 .lut_mask = "fff8";
defparam \U4|Led_bcd~12 .operation_mode = "normal";
defparam \U4|Led_bcd~12 .output_mode = "comb_only";
defparam \U4|Led_bcd~12 .register_cascade_mode = "off";
defparam \U4|Led_bcd~12 .sum_lutc_input = "datac";
defparam \U4|Led_bcd~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \U4|count (
// Equation(s):
// \U4|count~regout  = DFFEAS((((!\U4|count~regout ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U4|count~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U4|count~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|count .lut_mask = "00ff";
defparam \U4|count .operation_mode = "normal";
defparam \U4|count .output_mode = "reg_only";
defparam \U4|count .register_cascade_mode = "off";
defparam \U4|count .sum_lutc_input = "datac";
defparam \U4|count .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \U4|Led_bcd[0] (
// Equation(s):
// \U4|Led_bcd [0] = DFFEAS(((\U4|Led_bcd~12_combout ) # ((\U0|count [6] & !\U4|LessThan0~1_combout ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , \U0|count[0]~_wirecell_combout , , , \U4|count~regout )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(\U0|count [6]),
	.datab(\U4|LessThan0~1_combout ),
	.datac(\U0|count[0]~_wirecell_combout ),
	.datad(\U4|Led_bcd~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U4|count~regout ),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U4|Led_bcd [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Led_bcd[0] .lut_mask = "ff22";
defparam \U4|Led_bcd[0] .operation_mode = "normal";
defparam \U4|Led_bcd[0] .output_mode = "reg_only";
defparam \U4|Led_bcd[0] .register_cascade_mode = "off";
defparam \U4|Led_bcd[0] .sum_lutc_input = "datac";
defparam \U4|Led_bcd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \U4|Led_bcd~14 (
// Equation(s):
// \U4|Led_bcd~14_combout  = ((\U0|count [6] & ((\U0|count [5]) # (\U0|count [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U0|count [6]),
	.datac(\U0|count [5]),
	.datad(\U0|count [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Led_bcd~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Led_bcd~14 .lut_mask = "ccc0";
defparam \U4|Led_bcd~14 .operation_mode = "normal";
defparam \U4|Led_bcd~14 .output_mode = "comb_only";
defparam \U4|Led_bcd~14 .register_cascade_mode = "off";
defparam \U4|Led_bcd~14 .sum_lutc_input = "datac";
defparam \U4|Led_bcd~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \U4|Led_bcd~15 (
// Equation(s):
// \U4|Led_bcd~15_combout  = (\U0|count [2] & ((\U0|count [3] & ((!\U0|count [4]))) # (!\U0|count [3] & (!\U0|count [5])))) # (!\U0|count [2] & ((\U0|count [3] $ (\U0|count [4])) # (!\U0|count [5])))

	.clk(gnd),
	.dataa(\U0|count [5]),
	.datab(\U0|count [2]),
	.datac(\U0|count [3]),
	.datad(\U0|count [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Led_bcd~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Led_bcd~15 .lut_mask = "17f5";
defparam \U4|Led_bcd~15 .operation_mode = "normal";
defparam \U4|Led_bcd~15 .output_mode = "comb_only";
defparam \U4|Led_bcd~15 .register_cascade_mode = "off";
defparam \U4|Led_bcd~15 .sum_lutc_input = "datac";
defparam \U4|Led_bcd~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \U4|Led_bcd~16 (
// Equation(s):
// \U4|Led_bcd~16_combout  = (\U4|Led_bcd~15_combout  & (\U0|count [6] $ (((\U0|count [5]) # (\U0|count [4])))))

	.clk(gnd),
	.dataa(\U0|count [5]),
	.datab(\U0|count [6]),
	.datac(\U0|count [4]),
	.datad(\U4|Led_bcd~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Led_bcd~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Led_bcd~16 .lut_mask = "3600";
defparam \U4|Led_bcd~16 .operation_mode = "normal";
defparam \U4|Led_bcd~16 .output_mode = "comb_only";
defparam \U4|Led_bcd~16 .register_cascade_mode = "off";
defparam \U4|Led_bcd~16 .sum_lutc_input = "datac";
defparam \U4|Led_bcd~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N0
maxii_lcell \U4|Led_bcd[1] (
// Equation(s):
// \U4|Led_bcd [1] = DFFEAS(\U0|count [1] $ ((!\U4|Led_bcd [0])), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , \U4|Led_bcd~16_combout , , , !\U4|count~regout )
// \U4|Led_bcd[1]~1  = CARRY(((!\U4|Led_bcd [0])) # (!\U0|count [1]))
// \U4|Led_bcd[1]~1COUT1_21  = CARRY(((!\U4|Led_bcd [0])) # (!\U0|count [1]))

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(\U0|count [1]),
	.datab(\U4|Led_bcd [0]),
	.datac(\U4|Led_bcd~16_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U4|count~regout ),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U4|Led_bcd [1]),
	.cout(),
	.cout0(\U4|Led_bcd[1]~1 ),
	.cout1(\U4|Led_bcd[1]~1COUT1_21 ));
// synopsys translate_off
defparam \U4|Led_bcd[1] .lut_mask = "9977";
defparam \U4|Led_bcd[1] .operation_mode = "arithmetic";
defparam \U4|Led_bcd[1] .output_mode = "reg_only";
defparam \U4|Led_bcd[1] .register_cascade_mode = "off";
defparam \U4|Led_bcd[1] .sum_lutc_input = "datac";
defparam \U4|Led_bcd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \U4|Led_bcd~13 (
// Equation(s):
// \U4|Led_bcd~13_combout  = (\U0|count [6] & (((!\U0|count [5] & !\U0|count [4])))) # (!\U0|count [6] & (\U0|count [5] & ((\U0|count [4]) # (!\U0|count [3]))))

	.clk(gnd),
	.dataa(\U0|count [3]),
	.datab(\U0|count [6]),
	.datac(\U0|count [5]),
	.datad(\U0|count [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Led_bcd~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Led_bcd~13 .lut_mask = "301c";
defparam \U4|Led_bcd~13 .operation_mode = "normal";
defparam \U4|Led_bcd~13 .output_mode = "comb_only";
defparam \U4|Led_bcd~13 .register_cascade_mode = "off";
defparam \U4|Led_bcd~13 .sum_lutc_input = "datac";
defparam \U4|Led_bcd~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N1
maxii_lcell \U4|Led_bcd[2] (
// Equation(s):
// \U4|Led_bcd [2] = DFFEAS(\U0|count [2] $ (\U4|Led_bcd [1] $ ((\U4|Led_bcd[1]~1 ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , \U4|Led_bcd~13_combout , , , !\U4|count~regout )
// \U4|Led_bcd[2]~3  = CARRY((\U0|count [2] & ((\U4|Led_bcd [1]) # (!\U4|Led_bcd[1]~1 ))) # (!\U0|count [2] & (\U4|Led_bcd [1] & !\U4|Led_bcd[1]~1 )))
// \U4|Led_bcd[2]~3COUT1_23  = CARRY((\U0|count [2] & ((\U4|Led_bcd [1]) # (!\U4|Led_bcd[1]~1COUT1_21 ))) # (!\U0|count [2] & (\U4|Led_bcd [1] & !\U4|Led_bcd[1]~1COUT1_21 )))

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(\U0|count [2]),
	.datab(\U4|Led_bcd [1]),
	.datac(\U4|Led_bcd~13_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U4|count~regout ),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(\U4|Led_bcd[1]~1 ),
	.cin1(\U4|Led_bcd[1]~1COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U4|Led_bcd [2]),
	.cout(),
	.cout0(\U4|Led_bcd[2]~3 ),
	.cout1(\U4|Led_bcd[2]~3COUT1_23 ));
// synopsys translate_off
defparam \U4|Led_bcd[2] .cin0_used = "true";
defparam \U4|Led_bcd[2] .cin1_used = "true";
defparam \U4|Led_bcd[2] .lut_mask = "968e";
defparam \U4|Led_bcd[2] .operation_mode = "arithmetic";
defparam \U4|Led_bcd[2] .output_mode = "reg_only";
defparam \U4|Led_bcd[2] .register_cascade_mode = "off";
defparam \U4|Led_bcd[2] .sum_lutc_input = "cin";
defparam \U4|Led_bcd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N3
maxii_lcell \U4|Add0~0 (
// Equation(s):
// \U4|Add0~0_combout  = (\U4|Led_bcd [2] $ (((\U4|Led_bcd [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U4|Led_bcd [2]),
	.datac(vcc),
	.datad(\U4|Led_bcd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Add0~0 .lut_mask = "33cc";
defparam \U4|Add0~0 .operation_mode = "normal";
defparam \U4|Add0~0 .output_mode = "comb_only";
defparam \U4|Add0~0 .register_cascade_mode = "off";
defparam \U4|Add0~0 .sum_lutc_input = "datac";
defparam \U4|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N2
maxii_lcell \U4|Led_bcd[3] (
// Equation(s):
// \U4|Led_bcd [3] = DFFEAS((\U0|count [3] $ (\U4|Led_bcd[2]~3  $ (!\U4|Add0~0_combout ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , \U4|Led_bcd~14_combout , , , !\U4|count~regout )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(\U0|count [3]),
	.datac(\U4|Led_bcd~14_combout ),
	.datad(\U4|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U4|count~regout ),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(\U4|Led_bcd[2]~3 ),
	.cin1(\U4|Led_bcd[2]~3COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U4|Led_bcd [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Led_bcd[3] .cin0_used = "true";
defparam \U4|Led_bcd[3] .cin1_used = "true";
defparam \U4|Led_bcd[3] .lut_mask = "3cc3";
defparam \U4|Led_bcd[3] .operation_mode = "normal";
defparam \U4|Led_bcd[3] .output_mode = "reg_only";
defparam \U4|Led_bcd[3] .register_cascade_mode = "off";
defparam \U4|Led_bcd[3] .sum_lutc_input = "cin";
defparam \U4|Led_bcd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N9
maxii_lcell \U4|Mux6~0 (
// Equation(s):
// \U4|Mux6~0_combout  = (\U4|Led_bcd [3]) # ((\U4|Led_bcd [1] & ((!\U4|Led_bcd [2]) # (!\U4|Led_bcd [0]))) # (!\U4|Led_bcd [1] & ((\U4|Led_bcd [2]))))

	.clk(gnd),
	.dataa(\U4|Led_bcd [0]),
	.datab(\U4|Led_bcd [3]),
	.datac(\U4|Led_bcd [1]),
	.datad(\U4|Led_bcd [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Mux6~0 .lut_mask = "dffc";
defparam \U4|Mux6~0 .operation_mode = "normal";
defparam \U4|Mux6~0 .output_mode = "comb_only";
defparam \U4|Mux6~0 .register_cascade_mode = "off";
defparam \U4|Mux6~0 .sum_lutc_input = "datac";
defparam \U4|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N5
maxii_lcell \U4|Mux5~0 (
// Equation(s):
// \U4|Mux5~0_combout  = (!\U4|Led_bcd [3] & ((\U4|Led_bcd [0] & ((\U4|Led_bcd [1]) # (!\U4|Led_bcd [2]))) # (!\U4|Led_bcd [0] & (\U4|Led_bcd [1] & !\U4|Led_bcd [2]))))

	.clk(gnd),
	.dataa(\U4|Led_bcd [0]),
	.datab(\U4|Led_bcd [3]),
	.datac(\U4|Led_bcd [1]),
	.datad(\U4|Led_bcd [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Mux5~0 .lut_mask = "2032";
defparam \U4|Mux5~0 .operation_mode = "normal";
defparam \U4|Mux5~0 .output_mode = "comb_only";
defparam \U4|Mux5~0 .register_cascade_mode = "off";
defparam \U4|Mux5~0 .sum_lutc_input = "datac";
defparam \U4|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \U4|Mux4~0 (
// Equation(s):
// \U4|Mux4~0_combout  = (\U4|Led_bcd [0]) # ((\U4|Led_bcd [2] & (!\U4|Led_bcd [1])))

	.clk(gnd),
	.dataa(\U4|Led_bcd [0]),
	.datab(\U4|Led_bcd [2]),
	.datac(\U4|Led_bcd [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Mux4~0 .lut_mask = "aeae";
defparam \U4|Mux4~0 .operation_mode = "normal";
defparam \U4|Mux4~0 .output_mode = "comb_only";
defparam \U4|Mux4~0 .register_cascade_mode = "off";
defparam \U4|Mux4~0 .sum_lutc_input = "datac";
defparam \U4|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N6
maxii_lcell \U4|Mux3~0 (
// Equation(s):
// \U4|Mux3~0_combout  = (!\U4|Led_bcd [3] & ((\U4|Led_bcd [0] & (\U4|Led_bcd [1] $ (!\U4|Led_bcd [2]))) # (!\U4|Led_bcd [0] & (!\U4|Led_bcd [1] & \U4|Led_bcd [2]))))

	.clk(gnd),
	.dataa(\U4|Led_bcd [0]),
	.datab(\U4|Led_bcd [3]),
	.datac(\U4|Led_bcd [1]),
	.datad(\U4|Led_bcd [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Mux3~0 .lut_mask = "2102";
defparam \U4|Mux3~0 .operation_mode = "normal";
defparam \U4|Mux3~0 .output_mode = "comb_only";
defparam \U4|Mux3~0 .register_cascade_mode = "off";
defparam \U4|Mux3~0 .sum_lutc_input = "datac";
defparam \U4|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N8
maxii_lcell \U4|Mux2~0 (
// Equation(s):
// \U4|Mux2~0_combout  = ((!\U4|Led_bcd [0] & (\U4|Led_bcd [1] & !\U4|Led_bcd [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U4|Led_bcd [0]),
	.datac(\U4|Led_bcd [1]),
	.datad(\U4|Led_bcd [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Mux2~0 .lut_mask = "0030";
defparam \U4|Mux2~0 .operation_mode = "normal";
defparam \U4|Mux2~0 .output_mode = "comb_only";
defparam \U4|Mux2~0 .register_cascade_mode = "off";
defparam \U4|Mux2~0 .sum_lutc_input = "datac";
defparam \U4|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N7
maxii_lcell \U4|Mux1~0 (
// Equation(s):
// \U4|Mux1~0_combout  = ((\U4|Led_bcd [2] & (\U4|Led_bcd [0] $ (\U4|Led_bcd [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U4|Led_bcd [0]),
	.datac(\U4|Led_bcd [1]),
	.datad(\U4|Led_bcd [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Mux1~0 .lut_mask = "3c00";
defparam \U4|Mux1~0 .operation_mode = "normal";
defparam \U4|Mux1~0 .output_mode = "comb_only";
defparam \U4|Mux1~0 .register_cascade_mode = "off";
defparam \U4|Mux1~0 .sum_lutc_input = "datac";
defparam \U4|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N4
maxii_lcell \U4|Mux0~0 (
// Equation(s):
// \U4|Mux0~0_combout  = (!\U4|Led_bcd [3] & (!\U4|Led_bcd [1] & (\U4|Led_bcd [0] $ (\U4|Led_bcd [2]))))

	.clk(gnd),
	.dataa(\U4|Led_bcd [0]),
	.datab(\U4|Led_bcd [3]),
	.datac(\U4|Led_bcd [1]),
	.datad(\U4|Led_bcd [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U4|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|Mux0~0 .lut_mask = "0102";
defparam \U4|Mux0~0 .operation_mode = "normal";
defparam \U4|Mux0~0 .output_mode = "comb_only";
defparam \U4|Mux0~0 .register_cascade_mode = "off";
defparam \U4|Mux0~0 .sum_lutc_input = "datac";
defparam \U4|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \U2|Led_bcd~16 (
// Equation(s):
// \U2|Led_bcd~16_combout  = (\U1|count1 [6] & (((\U1|count1 [5]) # (\U1|count1 [4]))))

	.clk(gnd),
	.dataa(\U1|count1 [6]),
	.datab(vcc),
	.datac(\U1|count1 [5]),
	.datad(\U1|count1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Led_bcd~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd~16 .lut_mask = "aaa0";
defparam \U2|Led_bcd~16 .operation_mode = "normal";
defparam \U2|Led_bcd~16 .output_mode = "comb_only";
defparam \U2|Led_bcd~16 .register_cascade_mode = "off";
defparam \U2|Led_bcd~16 .sum_lutc_input = "datac";
defparam \U2|Led_bcd~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxii_lcell \U2|LessThan0~0 (
// Equation(s):
// \U2|LessThan0~0_combout  = ((!\U1|count1 [1] & (!\U1|count1 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count1 [1]),
	.datac(\U1|count1 [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|LessThan0~0 .lut_mask = "0303";
defparam \U2|LessThan0~0 .operation_mode = "normal";
defparam \U2|LessThan0~0 .output_mode = "comb_only";
defparam \U2|LessThan0~0 .register_cascade_mode = "off";
defparam \U2|LessThan0~0 .sum_lutc_input = "datac";
defparam \U2|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxii_lcell \U2|LessThan0~1 (
// Equation(s):
// \U2|LessThan0~1_combout  = (!\U1|count1 [5] & (((\U1|count1 [3]) # (\U2|LessThan0~0_combout )) # (!\U1|count1 [4])))

	.clk(gnd),
	.dataa(\U1|count1 [4]),
	.datab(\U1|count1 [3]),
	.datac(\U1|count1 [5]),
	.datad(\U2|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|LessThan0~1 .lut_mask = "0f0d";
defparam \U2|LessThan0~1 .operation_mode = "normal";
defparam \U2|LessThan0~1 .output_mode = "comb_only";
defparam \U2|LessThan0~1 .register_cascade_mode = "off";
defparam \U2|LessThan0~1 .sum_lutc_input = "datac";
defparam \U2|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \U2|Led_bcd~10 (
// Equation(s):
// \U2|Led_bcd~10_combout  = (\U1|count1 [5] & ((\U1|count1 [6] & ((\U1|count1 [4]))) # (!\U1|count1 [6] & (\U1|count1 [3])))) # (!\U1|count1 [5] & (((\U1|count1 [6]))))

	.clk(gnd),
	.dataa(\U1|count1 [3]),
	.datab(\U1|count1 [4]),
	.datac(\U1|count1 [5]),
	.datad(\U1|count1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Led_bcd~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd~10 .lut_mask = "cfa0";
defparam \U2|Led_bcd~10 .operation_mode = "normal";
defparam \U2|Led_bcd~10 .output_mode = "comb_only";
defparam \U2|Led_bcd~10 .register_cascade_mode = "off";
defparam \U2|Led_bcd~10 .sum_lutc_input = "datac";
defparam \U2|Led_bcd~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \U2|Led_bcd~11 (
// Equation(s):
// \U2|Led_bcd~11_combout  = (\U1|count1 [5] & (((\U1|count1 [6]) # (!\U1|count1 [3])))) # (!\U1|count1 [5] & ((\U1|count1 [3]) # ((\U1|count1 [4] & \U1|count1 [6]))))

	.clk(gnd),
	.dataa(\U1|count1 [5]),
	.datab(\U1|count1 [4]),
	.datac(\U1|count1 [3]),
	.datad(\U1|count1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Led_bcd~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd~11 .lut_mask = "fe5a";
defparam \U2|Led_bcd~11 .operation_mode = "normal";
defparam \U2|Led_bcd~11 .output_mode = "comb_only";
defparam \U2|Led_bcd~11 .register_cascade_mode = "off";
defparam \U2|Led_bcd~11 .sum_lutc_input = "datac";
defparam \U2|Led_bcd~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \U2|Led_bcd~17 (
// Equation(s):
// \U2|Led_bcd~17_combout  = (\U1|count1 [2] & (!\U1|count1 [4] & ((\U2|Led_bcd~11_combout )))) # (!\U1|count1 [2] & (!\U2|Led_bcd~11_combout  & ((\U1|count1 [4]) # (!\U1|count1 [1]))))

	.clk(gnd),
	.dataa(\U1|count1 [4]),
	.datab(\U1|count1 [1]),
	.datac(\U1|count1 [2]),
	.datad(\U2|Led_bcd~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Led_bcd~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd~17 .lut_mask = "500b";
defparam \U2|Led_bcd~17 .operation_mode = "normal";
defparam \U2|Led_bcd~17 .output_mode = "comb_only";
defparam \U2|Led_bcd~17 .register_cascade_mode = "off";
defparam \U2|Led_bcd~17 .sum_lutc_input = "datac";
defparam \U2|Led_bcd~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \U2|Led_bcd~18 (
// Equation(s):
// \U2|Led_bcd~18_combout  = ((\U1|count1 [4] & ((!\U2|Led_bcd~11_combout ) # (!\U1|count1 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count1 [4]),
	.datac(\U1|count1 [2]),
	.datad(\U2|Led_bcd~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Led_bcd~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd~18 .lut_mask = "0ccc";
defparam \U2|Led_bcd~18 .operation_mode = "normal";
defparam \U2|Led_bcd~18 .output_mode = "comb_only";
defparam \U2|Led_bcd~18 .register_cascade_mode = "off";
defparam \U2|Led_bcd~18 .sum_lutc_input = "datac";
defparam \U2|Led_bcd~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \U2|Led_bcd~12 (
// Equation(s):
// \U2|Led_bcd~12_combout  = (\U1|count1 [1] & (\U2|Led_bcd~11_combout  & ((\U2|Led_bcd~18_combout ) # (!\U2|Led_bcd~17_combout )))) # (!\U1|count1 [1] & ((\U2|Led_bcd~11_combout ) # ((\U2|Led_bcd~17_combout  & \U2|Led_bcd~18_combout ))))

	.clk(gnd),
	.dataa(\U1|count1 [1]),
	.datab(\U2|Led_bcd~11_combout ),
	.datac(\U2|Led_bcd~17_combout ),
	.datad(\U2|Led_bcd~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Led_bcd~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd~12 .lut_mask = "dc4c";
defparam \U2|Led_bcd~12 .operation_mode = "normal";
defparam \U2|Led_bcd~12 .output_mode = "comb_only";
defparam \U2|Led_bcd~12 .register_cascade_mode = "off";
defparam \U2|Led_bcd~12 .sum_lutc_input = "datac";
defparam \U2|Led_bcd~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \U2|Led_bcd~13 (
// Equation(s):
// \U2|Led_bcd~13_combout  = (\U2|Led_bcd~18_combout  & (\U2|Led_bcd~17_combout  $ (((\U2|Led_bcd~11_combout ) # (!\U1|count1 [1]))))) # (!\U2|Led_bcd~18_combout  & (\U2|Led_bcd~17_combout  & ((\U1|count1 [1]) # (!\U2|Led_bcd~11_combout ))))

	.clk(gnd),
	.dataa(\U1|count1 [1]),
	.datab(\U2|Led_bcd~11_combout ),
	.datac(\U2|Led_bcd~17_combout ),
	.datad(\U2|Led_bcd~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Led_bcd~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd~13 .lut_mask = "2db0";
defparam \U2|Led_bcd~13 .operation_mode = "normal";
defparam \U2|Led_bcd~13 .output_mode = "comb_only";
defparam \U2|Led_bcd~13 .register_cascade_mode = "off";
defparam \U2|Led_bcd~13 .sum_lutc_input = "datac";
defparam \U2|Led_bcd~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \U2|Led_bcd~14 (
// Equation(s):
// \U2|Led_bcd~14_combout  = (\U2|Led_bcd~12_combout  $ (((\U2|Led_bcd~10_combout ) # (!\U2|Led_bcd~13_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U2|Led_bcd~10_combout ),
	.datac(\U2|Led_bcd~12_combout ),
	.datad(\U2|Led_bcd~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Led_bcd~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd~14 .lut_mask = "3c0f";
defparam \U2|Led_bcd~14 .operation_mode = "normal";
defparam \U2|Led_bcd~14 .output_mode = "comb_only";
defparam \U2|Led_bcd~14 .register_cascade_mode = "off";
defparam \U2|Led_bcd~14 .sum_lutc_input = "datac";
defparam \U2|Led_bcd~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \U2|Led_bcd[0] (
// Equation(s):
// \U2|Led_bcd [0] = DFFEAS(((\U2|Led_bcd~14_combout ) # ((\U1|count1 [6] & !\U2|LessThan0~1_combout ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , \U1|count1 [0], , , \U4|count~regout )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(\U1|count1 [6]),
	.datab(\U2|LessThan0~1_combout ),
	.datac(\U1|count1 [0]),
	.datad(\U2|Led_bcd~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U4|count~regout ),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U2|Led_bcd [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd[0] .lut_mask = "ff22";
defparam \U2|Led_bcd[0] .operation_mode = "normal";
defparam \U2|Led_bcd[0] .output_mode = "reg_only";
defparam \U2|Led_bcd[0] .register_cascade_mode = "off";
defparam \U2|Led_bcd[0] .sum_lutc_input = "datac";
defparam \U2|Led_bcd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \U2|Led_bcd~19 (
// Equation(s):
// \U2|Led_bcd~19_combout  = (\U1|count1 [3] & (((\U1|count1 [2] & !\U1|count1 [5])) # (!\U1|count1 [4]))) # (!\U1|count1 [3] & (((\U1|count1 [2] & \U1|count1 [4])) # (!\U1|count1 [5])))

	.clk(gnd),
	.dataa(\U1|count1 [3]),
	.datab(\U1|count1 [2]),
	.datac(\U1|count1 [5]),
	.datad(\U1|count1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Led_bcd~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd~19 .lut_mask = "4daf";
defparam \U2|Led_bcd~19 .operation_mode = "normal";
defparam \U2|Led_bcd~19 .output_mode = "comb_only";
defparam \U2|Led_bcd~19 .register_cascade_mode = "off";
defparam \U2|Led_bcd~19 .sum_lutc_input = "datac";
defparam \U2|Led_bcd~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \U2|Led_bcd~20 (
// Equation(s):
// \U2|Led_bcd~20_combout  = (\U2|Led_bcd~19_combout  & (\U1|count1 [6] $ (((\U1|count1 [4]) # (\U1|count1 [5])))))

	.clk(gnd),
	.dataa(\U1|count1 [6]),
	.datab(\U1|count1 [4]),
	.datac(\U1|count1 [5]),
	.datad(\U2|Led_bcd~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Led_bcd~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd~20 .lut_mask = "5600";
defparam \U2|Led_bcd~20 .operation_mode = "normal";
defparam \U2|Led_bcd~20 .output_mode = "comb_only";
defparam \U2|Led_bcd~20 .register_cascade_mode = "off";
defparam \U2|Led_bcd~20 .sum_lutc_input = "datac";
defparam \U2|Led_bcd~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \U2|Led_bcd[1] (
// Equation(s):
// \U2|Led_bcd [1] = DFFEAS(\U2|Led_bcd [0] $ ((\U1|count1 [1])), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , \U2|Led_bcd~20_combout , , , !\U4|count~regout )
// \U2|Led_bcd[1]~5  = CARRY(((\U1|count1 [1])) # (!\U2|Led_bcd [0]))
// \U2|Led_bcd[1]~5COUT1_25  = CARRY(((\U1|count1 [1])) # (!\U2|Led_bcd [0]))

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(\U2|Led_bcd [0]),
	.datab(\U1|count1 [1]),
	.datac(\U2|Led_bcd~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U4|count~regout ),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U2|Led_bcd [1]),
	.cout(),
	.cout0(\U2|Led_bcd[1]~5 ),
	.cout1(\U2|Led_bcd[1]~5COUT1_25 ));
// synopsys translate_off
defparam \U2|Led_bcd[1] .lut_mask = "66dd";
defparam \U2|Led_bcd[1] .operation_mode = "arithmetic";
defparam \U2|Led_bcd[1] .output_mode = "reg_only";
defparam \U2|Led_bcd[1] .register_cascade_mode = "off";
defparam \U2|Led_bcd[1] .sum_lutc_input = "datac";
defparam \U2|Led_bcd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \U2|Led_bcd~15 (
// Equation(s):
// \U2|Led_bcd~15_combout  = (\U1|count1 [6] & (!\U1|count1 [5] & ((!\U1|count1 [4])))) # (!\U1|count1 [6] & (\U1|count1 [5] & ((\U1|count1 [4]) # (!\U1|count1 [3]))))

	.clk(gnd),
	.dataa(\U1|count1 [6]),
	.datab(\U1|count1 [5]),
	.datac(\U1|count1 [3]),
	.datad(\U1|count1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Led_bcd~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd~15 .lut_mask = "4426";
defparam \U2|Led_bcd~15 .operation_mode = "normal";
defparam \U2|Led_bcd~15 .output_mode = "comb_only";
defparam \U2|Led_bcd~15 .register_cascade_mode = "off";
defparam \U2|Led_bcd~15 .sum_lutc_input = "datac";
defparam \U2|Led_bcd~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \U2|Led_bcd[2] (
// Equation(s):
// \U2|Led_bcd [2] = DFFEAS(\U2|Led_bcd [1] $ (\U1|count1 [2] $ ((!\U2|Led_bcd[1]~5 ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , \U2|Led_bcd~15_combout , , , !\U4|count~regout )
// \U2|Led_bcd[2]~7  = CARRY((\U2|Led_bcd [1] & ((!\U2|Led_bcd[1]~5 ) # (!\U1|count1 [2]))) # (!\U2|Led_bcd [1] & (!\U1|count1 [2] & !\U2|Led_bcd[1]~5 )))
// \U2|Led_bcd[2]~7COUT1_27  = CARRY((\U2|Led_bcd [1] & ((!\U2|Led_bcd[1]~5COUT1_25 ) # (!\U1|count1 [2]))) # (!\U2|Led_bcd [1] & (!\U1|count1 [2] & !\U2|Led_bcd[1]~5COUT1_25 )))

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(\U2|Led_bcd [1]),
	.datab(\U1|count1 [2]),
	.datac(\U2|Led_bcd~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U4|count~regout ),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(\U2|Led_bcd[1]~5 ),
	.cin1(\U2|Led_bcd[1]~5COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U2|Led_bcd [2]),
	.cout(),
	.cout0(\U2|Led_bcd[2]~7 ),
	.cout1(\U2|Led_bcd[2]~7COUT1_27 ));
// synopsys translate_off
defparam \U2|Led_bcd[2] .cin0_used = "true";
defparam \U2|Led_bcd[2] .cin1_used = "true";
defparam \U2|Led_bcd[2] .lut_mask = "692b";
defparam \U2|Led_bcd[2] .operation_mode = "arithmetic";
defparam \U2|Led_bcd[2] .output_mode = "reg_only";
defparam \U2|Led_bcd[2] .register_cascade_mode = "off";
defparam \U2|Led_bcd[2] .sum_lutc_input = "cin";
defparam \U2|Led_bcd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \U2|Add0~0 (
// Equation(s):
// \U2|Add0~0_combout  = \U2|Led_bcd [2] $ ((((\U2|Led_bcd [0]))))

	.clk(gnd),
	.dataa(\U2|Led_bcd [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\U2|Led_bcd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Add0~0 .lut_mask = "55aa";
defparam \U2|Add0~0 .operation_mode = "normal";
defparam \U2|Add0~0 .output_mode = "comb_only";
defparam \U2|Add0~0 .register_cascade_mode = "off";
defparam \U2|Add0~0 .sum_lutc_input = "datac";
defparam \U2|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \U2|Led_bcd[3] (
// Equation(s):
// \U2|Led_bcd [3] = DFFEAS((\U1|count1 [3] $ (\U2|Led_bcd[2]~7  $ (!\U2|Add0~0_combout ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , \U2|Led_bcd~16_combout , , , !\U4|count~regout )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(\U1|count1 [3]),
	.datac(\U2|Led_bcd~16_combout ),
	.datad(\U2|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U4|count~regout ),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(\U2|Led_bcd[2]~7 ),
	.cin1(\U2|Led_bcd[2]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U2|Led_bcd [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Led_bcd[3] .cin0_used = "true";
defparam \U2|Led_bcd[3] .cin1_used = "true";
defparam \U2|Led_bcd[3] .lut_mask = "3cc3";
defparam \U2|Led_bcd[3] .operation_mode = "normal";
defparam \U2|Led_bcd[3] .output_mode = "reg_only";
defparam \U2|Led_bcd[3] .register_cascade_mode = "off";
defparam \U2|Led_bcd[3] .sum_lutc_input = "cin";
defparam \U2|Led_bcd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \U2|Mux6~0 (
// Equation(s):
// \U2|Mux6~0_combout  = (\U2|Led_bcd [3]) # ((\U2|Led_bcd [2] & ((!\U2|Led_bcd [1]) # (!\U2|Led_bcd [0]))) # (!\U2|Led_bcd [2] & ((\U2|Led_bcd [1]))))

	.clk(gnd),
	.dataa(\U2|Led_bcd [3]),
	.datab(\U2|Led_bcd [0]),
	.datac(\U2|Led_bcd [2]),
	.datad(\U2|Led_bcd [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Mux6~0 .lut_mask = "bffa";
defparam \U2|Mux6~0 .operation_mode = "normal";
defparam \U2|Mux6~0 .output_mode = "comb_only";
defparam \U2|Mux6~0 .register_cascade_mode = "off";
defparam \U2|Mux6~0 .sum_lutc_input = "datac";
defparam \U2|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N3
maxii_lcell \U2|Mux5~0 (
// Equation(s):
// \U2|Mux5~0_combout  = (!\U2|Led_bcd [3] & ((\U2|Led_bcd [1] & ((\U2|Led_bcd [0]) # (!\U2|Led_bcd [2]))) # (!\U2|Led_bcd [1] & (!\U2|Led_bcd [2] & \U2|Led_bcd [0]))))

	.clk(gnd),
	.dataa(\U2|Led_bcd [1]),
	.datab(\U2|Led_bcd [3]),
	.datac(\U2|Led_bcd [2]),
	.datad(\U2|Led_bcd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Mux5~0 .lut_mask = "2302";
defparam \U2|Mux5~0 .operation_mode = "normal";
defparam \U2|Mux5~0 .output_mode = "comb_only";
defparam \U2|Mux5~0 .register_cascade_mode = "off";
defparam \U2|Mux5~0 .sum_lutc_input = "datac";
defparam \U2|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \U2|Mux4~0 (
// Equation(s):
// \U2|Mux4~0_combout  = ((\U2|Led_bcd [0]) # ((\U2|Led_bcd [2] & !\U2|Led_bcd [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U2|Led_bcd [0]),
	.datac(\U2|Led_bcd [2]),
	.datad(\U2|Led_bcd [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Mux4~0 .lut_mask = "ccfc";
defparam \U2|Mux4~0 .operation_mode = "normal";
defparam \U2|Mux4~0 .output_mode = "comb_only";
defparam \U2|Mux4~0 .register_cascade_mode = "off";
defparam \U2|Mux4~0 .sum_lutc_input = "datac";
defparam \U2|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \U2|Mux3~0 (
// Equation(s):
// \U2|Mux3~0_combout  = (!\U2|Led_bcd [3] & ((\U2|Led_bcd [0] & (\U2|Led_bcd [2] $ (!\U2|Led_bcd [1]))) # (!\U2|Led_bcd [0] & (\U2|Led_bcd [2] & !\U2|Led_bcd [1]))))

	.clk(gnd),
	.dataa(\U2|Led_bcd [3]),
	.datab(\U2|Led_bcd [0]),
	.datac(\U2|Led_bcd [2]),
	.datad(\U2|Led_bcd [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Mux3~0 .lut_mask = "4014";
defparam \U2|Mux3~0 .operation_mode = "normal";
defparam \U2|Mux3~0 .output_mode = "comb_only";
defparam \U2|Mux3~0 .register_cascade_mode = "off";
defparam \U2|Mux3~0 .sum_lutc_input = "datac";
defparam \U2|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \U2|Mux2~0 (
// Equation(s):
// \U2|Mux2~0_combout  = ((!\U2|Led_bcd [2] & (\U2|Led_bcd [1] & !\U2|Led_bcd [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U2|Led_bcd [2]),
	.datac(\U2|Led_bcd [1]),
	.datad(\U2|Led_bcd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Mux2~0 .lut_mask = "0030";
defparam \U2|Mux2~0 .operation_mode = "normal";
defparam \U2|Mux2~0 .output_mode = "comb_only";
defparam \U2|Mux2~0 .register_cascade_mode = "off";
defparam \U2|Mux2~0 .sum_lutc_input = "datac";
defparam \U2|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N2
maxii_lcell \U2|Mux1~0 (
// Equation(s):
// \U2|Mux1~0_combout  = ((\U2|Led_bcd [2] & (\U2|Led_bcd [0] $ (\U2|Led_bcd [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U2|Led_bcd [2]),
	.datac(\U2|Led_bcd [0]),
	.datad(\U2|Led_bcd [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Mux1~0 .lut_mask = "0cc0";
defparam \U2|Mux1~0 .operation_mode = "normal";
defparam \U2|Mux1~0 .output_mode = "comb_only";
defparam \U2|Mux1~0 .register_cascade_mode = "off";
defparam \U2|Mux1~0 .sum_lutc_input = "datac";
defparam \U2|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxii_lcell \U2|Mux0~0 (
// Equation(s):
// \U2|Mux0~0_combout  = (!\U2|Led_bcd [1] & (!\U2|Led_bcd [3] & (\U2|Led_bcd [2] $ (\U2|Led_bcd [0]))))

	.clk(gnd),
	.dataa(\U2|Led_bcd [1]),
	.datab(\U2|Led_bcd [3]),
	.datac(\U2|Led_bcd [2]),
	.datad(\U2|Led_bcd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U2|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|Mux0~0 .lut_mask = "0110";
defparam \U2|Mux0~0 .operation_mode = "normal";
defparam \U2|Mux0~0 .output_mode = "comb_only";
defparam \U2|Mux0~0 .register_cascade_mode = "off";
defparam \U2|Mux0~0 .sum_lutc_input = "datac";
defparam \U2|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \U3|Led_bcd~13 (
// Equation(s):
// \U3|Led_bcd~13_combout  = ((\U1|count2 [6] & ((\U1|count2 [5]) # (\U1|count2 [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U1|count2 [6]),
	.datac(\U1|count2 [5]),
	.datad(\U1|count2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Led_bcd~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Led_bcd~13 .lut_mask = "ccc0";
defparam \U3|Led_bcd~13 .operation_mode = "normal";
defparam \U3|Led_bcd~13 .output_mode = "comb_only";
defparam \U3|Led_bcd~13 .register_cascade_mode = "off";
defparam \U3|Led_bcd~13 .sum_lutc_input = "datac";
defparam \U3|Led_bcd~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N3
maxii_lcell \U3|LessThan0~0 (
// Equation(s):
// \U3|LessThan0~0_combout  = (\U1|count2 [1] & (((!\U1|count2 [2]))))

	.clk(gnd),
	.dataa(\U1|count2 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\U1|count2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|LessThan0~0 .lut_mask = "00aa";
defparam \U3|LessThan0~0 .operation_mode = "normal";
defparam \U3|LessThan0~0 .output_mode = "comb_only";
defparam \U3|LessThan0~0 .register_cascade_mode = "off";
defparam \U3|LessThan0~0 .sum_lutc_input = "datac";
defparam \U3|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N2
maxii_lcell \U3|LessThan0~1 (
// Equation(s):
// \U3|LessThan0~1_combout  = (!\U1|count2 [5] & (((\U1|count2 [3]) # (\U3|LessThan0~0_combout )) # (!\U1|count2 [4])))

	.clk(gnd),
	.dataa(\U1|count2 [5]),
	.datab(\U1|count2 [4]),
	.datac(\U1|count2 [3]),
	.datad(\U3|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|LessThan0~1 .lut_mask = "5551";
defparam \U3|LessThan0~1 .operation_mode = "normal";
defparam \U3|LessThan0~1 .output_mode = "comb_only";
defparam \U3|LessThan0~1 .register_cascade_mode = "off";
defparam \U3|LessThan0~1 .sum_lutc_input = "datac";
defparam \U3|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxii_lcell \U1|count2[0]~_wirecell (
// Equation(s):
// \U1|count2[0]~_wirecell_combout  = (((!\U1|count2 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U1|count2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U1|count2[0]~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U1|count2[0]~_wirecell .lut_mask = "00ff";
defparam \U1|count2[0]~_wirecell .operation_mode = "normal";
defparam \U1|count2[0]~_wirecell .output_mode = "comb_only";
defparam \U1|count2[0]~_wirecell .register_cascade_mode = "off";
defparam \U1|count2[0]~_wirecell .sum_lutc_input = "datac";
defparam \U1|count2[0]~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N1
maxii_lcell \U3|Led_bcd~10 (
// Equation(s):
// \U3|Led_bcd~10_combout  = (!\U1|count2 [2] & (\U1|count2 [4] & (\U1|count2 [5] $ (\U1|count2 [3]))))

	.clk(gnd),
	.dataa(\U1|count2 [5]),
	.datab(\U1|count2 [2]),
	.datac(\U1|count2 [3]),
	.datad(\U1|count2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Led_bcd~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Led_bcd~10 .lut_mask = "1200";
defparam \U3|Led_bcd~10 .operation_mode = "normal";
defparam \U3|Led_bcd~10 .output_mode = "comb_only";
defparam \U3|Led_bcd~10 .register_cascade_mode = "off";
defparam \U3|Led_bcd~10 .sum_lutc_input = "datac";
defparam \U3|Led_bcd~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N5
maxii_lcell \U3|Led_bcd~9 (
// Equation(s):
// \U3|Led_bcd~9_combout  = (\U1|count2 [5] & (\U1|count2 [3] & ((!\U3|LessThan0~0_combout ) # (!\U1|count2 [4]))))

	.clk(gnd),
	.dataa(\U1|count2 [5]),
	.datab(\U1|count2 [3]),
	.datac(\U1|count2 [4]),
	.datad(\U3|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Led_bcd~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Led_bcd~9 .lut_mask = "0888";
defparam \U3|Led_bcd~9 .operation_mode = "normal";
defparam \U3|Led_bcd~9 .output_mode = "comb_only";
defparam \U3|Led_bcd~9 .register_cascade_mode = "off";
defparam \U3|Led_bcd~9 .sum_lutc_input = "datac";
defparam \U3|Led_bcd~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxii_lcell \U3|Led_bcd~7 (
// Equation(s):
// \U3|Led_bcd~7_combout  = (!\U1|count2 [1] & ((\U1|count2 [6] & ((!\U1|count2 [4]))) # (!\U1|count2 [6] & (!\U1|count2 [3]))))

	.clk(gnd),
	.dataa(\U1|count2 [1]),
	.datab(\U1|count2 [6]),
	.datac(\U1|count2 [3]),
	.datad(\U1|count2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Led_bcd~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Led_bcd~7 .lut_mask = "0145";
defparam \U3|Led_bcd~7 .operation_mode = "normal";
defparam \U3|Led_bcd~7 .output_mode = "comb_only";
defparam \U3|Led_bcd~7 .register_cascade_mode = "off";
defparam \U3|Led_bcd~7 .sum_lutc_input = "datac";
defparam \U3|Led_bcd~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N6
maxii_lcell \U3|Led_bcd~6 (
// Equation(s):
// \U3|Led_bcd~6_combout  = (!\U1|count2 [3] & (!\U1|count2 [4] & ((\U1|count2 [6]) # (!\U3|LessThan0~0_combout ))))

	.clk(gnd),
	.dataa(\U1|count2 [3]),
	.datab(\U1|count2 [6]),
	.datac(\U1|count2 [4]),
	.datad(\U3|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Led_bcd~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Led_bcd~6 .lut_mask = "0405";
defparam \U3|Led_bcd~6 .operation_mode = "normal";
defparam \U3|Led_bcd~6 .output_mode = "comb_only";
defparam \U3|Led_bcd~6 .register_cascade_mode = "off";
defparam \U3|Led_bcd~6 .sum_lutc_input = "datac";
defparam \U3|Led_bcd~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
maxii_lcell \U3|Led_bcd~8 (
// Equation(s):
// \U3|Led_bcd~8_combout  = (!\U1|count2 [5] & ((\U3|Led_bcd~6_combout ) # ((\U1|count2 [2] & \U3|Led_bcd~7_combout ))))

	.clk(gnd),
	.dataa(\U1|count2 [5]),
	.datab(\U1|count2 [2]),
	.datac(\U3|Led_bcd~7_combout ),
	.datad(\U3|Led_bcd~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Led_bcd~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Led_bcd~8 .lut_mask = "5540";
defparam \U3|Led_bcd~8 .operation_mode = "normal";
defparam \U3|Led_bcd~8 .output_mode = "comb_only";
defparam \U3|Led_bcd~8 .register_cascade_mode = "off";
defparam \U3|Led_bcd~8 .sum_lutc_input = "datac";
defparam \U3|Led_bcd~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N8
maxii_lcell \U3|Led_bcd~11 (
// Equation(s):
// \U3|Led_bcd~11_combout  = (\U3|Led_bcd~8_combout ) # ((!\U1|count2 [6] & ((\U3|Led_bcd~10_combout ) # (\U3|Led_bcd~9_combout ))))

	.clk(gnd),
	.dataa(\U1|count2 [6]),
	.datab(\U3|Led_bcd~10_combout ),
	.datac(\U3|Led_bcd~9_combout ),
	.datad(\U3|Led_bcd~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Led_bcd~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Led_bcd~11 .lut_mask = "ff54";
defparam \U3|Led_bcd~11 .operation_mode = "normal";
defparam \U3|Led_bcd~11 .output_mode = "comb_only";
defparam \U3|Led_bcd~11 .register_cascade_mode = "off";
defparam \U3|Led_bcd~11 .sum_lutc_input = "datac";
defparam \U3|Led_bcd~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
maxii_lcell \U3|Led_bcd[0] (
// Equation(s):
// \U3|Led_bcd [0] = DFFEAS(((\U3|Led_bcd~11_combout ) # ((\U1|count2 [6] & !\U3|LessThan0~1_combout ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , \U1|count2[0]~_wirecell_combout , , , \U4|count~regout )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(\U1|count2 [6]),
	.datab(\U3|LessThan0~1_combout ),
	.datac(\U1|count2[0]~_wirecell_combout ),
	.datad(\U3|Led_bcd~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U4|count~regout ),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U3|Led_bcd [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Led_bcd[0] .lut_mask = "ff22";
defparam \U3|Led_bcd[0] .operation_mode = "normal";
defparam \U3|Led_bcd[0] .output_mode = "reg_only";
defparam \U3|Led_bcd[0] .register_cascade_mode = "off";
defparam \U3|Led_bcd[0] .sum_lutc_input = "datac";
defparam \U3|Led_bcd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \U3|Led_bcd~14 (
// Equation(s):
// \U3|Led_bcd~14_combout  = (\U1|count2 [2] & ((\U1|count2 [3] $ (\U1|count2 [4])) # (!\U1|count2 [5]))) # (!\U1|count2 [2] & ((\U1|count2 [3] & ((!\U1|count2 [4]))) # (!\U1|count2 [3] & (!\U1|count2 [5]))))

	.clk(gnd),
	.dataa(\U1|count2 [5]),
	.datab(\U1|count2 [2]),
	.datac(\U1|count2 [3]),
	.datad(\U1|count2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Led_bcd~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Led_bcd~14 .lut_mask = "4df5";
defparam \U3|Led_bcd~14 .operation_mode = "normal";
defparam \U3|Led_bcd~14 .output_mode = "comb_only";
defparam \U3|Led_bcd~14 .register_cascade_mode = "off";
defparam \U3|Led_bcd~14 .sum_lutc_input = "datac";
defparam \U3|Led_bcd~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \U3|Led_bcd~15 (
// Equation(s):
// \U3|Led_bcd~15_combout  = (\U3|Led_bcd~14_combout  & (\U1|count2 [6] $ (((\U1|count2 [4]) # (\U1|count2 [5])))))

	.clk(gnd),
	.dataa(\U1|count2 [4]),
	.datab(\U1|count2 [6]),
	.datac(\U1|count2 [5]),
	.datad(\U3|Led_bcd~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Led_bcd~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Led_bcd~15 .lut_mask = "3600";
defparam \U3|Led_bcd~15 .operation_mode = "normal";
defparam \U3|Led_bcd~15 .output_mode = "comb_only";
defparam \U3|Led_bcd~15 .register_cascade_mode = "off";
defparam \U3|Led_bcd~15 .sum_lutc_input = "datac";
defparam \U3|Led_bcd~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \U3|Led_bcd[1] (
// Equation(s):
// \U3|Led_bcd [1] = DFFEAS(\U3|Led_bcd [0] $ ((!\U1|count2 [1])), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , \U3|Led_bcd~15_combout , , , !\U4|count~regout )
// \U3|Led_bcd[1]~1  = CARRY(((!\U1|count2 [1])) # (!\U3|Led_bcd [0]))
// \U3|Led_bcd[1]~1COUT1_20  = CARRY(((!\U1|count2 [1])) # (!\U3|Led_bcd [0]))

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(\U3|Led_bcd [0]),
	.datab(\U1|count2 [1]),
	.datac(\U3|Led_bcd~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U4|count~regout ),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U3|Led_bcd [1]),
	.cout(),
	.cout0(\U3|Led_bcd[1]~1 ),
	.cout1(\U3|Led_bcd[1]~1COUT1_20 ));
// synopsys translate_off
defparam \U3|Led_bcd[1] .lut_mask = "9977";
defparam \U3|Led_bcd[1] .operation_mode = "arithmetic";
defparam \U3|Led_bcd[1] .output_mode = "reg_only";
defparam \U3|Led_bcd[1] .register_cascade_mode = "off";
defparam \U3|Led_bcd[1] .sum_lutc_input = "datac";
defparam \U3|Led_bcd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \U3|Led_bcd~12 (
// Equation(s):
// \U3|Led_bcd~12_combout  = (\U1|count2 [6] & (((!\U1|count2 [5] & !\U1|count2 [4])))) # (!\U1|count2 [6] & (\U1|count2 [5] & ((\U1|count2 [4]) # (!\U1|count2 [3]))))

	.clk(gnd),
	.dataa(\U1|count2 [3]),
	.datab(\U1|count2 [6]),
	.datac(\U1|count2 [5]),
	.datad(\U1|count2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Led_bcd~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Led_bcd~12 .lut_mask = "301c";
defparam \U3|Led_bcd~12 .operation_mode = "normal";
defparam \U3|Led_bcd~12 .output_mode = "comb_only";
defparam \U3|Led_bcd~12 .register_cascade_mode = "off";
defparam \U3|Led_bcd~12 .sum_lutc_input = "datac";
defparam \U3|Led_bcd~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \U3|Led_bcd[2] (
// Equation(s):
// \U3|Led_bcd [2] = DFFEAS(\U1|count2 [2] $ (\U3|Led_bcd [1] $ ((!\U3|Led_bcd[1]~1 ))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , \U3|Led_bcd~12_combout , , , !\U4|count~regout )
// \U3|Led_bcd[2]~3  = CARRY((\U1|count2 [2] & (\U3|Led_bcd [1] & !\U3|Led_bcd[1]~1 )) # (!\U1|count2 [2] & ((\U3|Led_bcd [1]) # (!\U3|Led_bcd[1]~1 ))))
// \U3|Led_bcd[2]~3COUT1_22  = CARRY((\U1|count2 [2] & (\U3|Led_bcd [1] & !\U3|Led_bcd[1]~1COUT1_20 )) # (!\U1|count2 [2] & ((\U3|Led_bcd [1]) # (!\U3|Led_bcd[1]~1COUT1_20 ))))

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(\U1|count2 [2]),
	.datab(\U3|Led_bcd [1]),
	.datac(\U3|Led_bcd~12_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U4|count~regout ),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(\U3|Led_bcd[1]~1 ),
	.cin1(\U3|Led_bcd[1]~1COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U3|Led_bcd [2]),
	.cout(),
	.cout0(\U3|Led_bcd[2]~3 ),
	.cout1(\U3|Led_bcd[2]~3COUT1_22 ));
// synopsys translate_off
defparam \U3|Led_bcd[2] .cin0_used = "true";
defparam \U3|Led_bcd[2] .cin1_used = "true";
defparam \U3|Led_bcd[2] .lut_mask = "694d";
defparam \U3|Led_bcd[2] .operation_mode = "arithmetic";
defparam \U3|Led_bcd[2] .output_mode = "reg_only";
defparam \U3|Led_bcd[2] .register_cascade_mode = "off";
defparam \U3|Led_bcd[2] .sum_lutc_input = "cin";
defparam \U3|Led_bcd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \U3|Add0~0 (
// Equation(s):
// \U3|Add0~0_combout  = (\U3|Led_bcd [2] $ (((\U3|Led_bcd [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U3|Led_bcd [2]),
	.datac(vcc),
	.datad(\U3|Led_bcd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Add0~0 .lut_mask = "33cc";
defparam \U3|Add0~0 .operation_mode = "normal";
defparam \U3|Add0~0 .output_mode = "comb_only";
defparam \U3|Add0~0 .register_cascade_mode = "off";
defparam \U3|Add0~0 .sum_lutc_input = "datac";
defparam \U3|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \U3|Led_bcd[3] (
// Equation(s):
// \U3|Led_bcd [3] = DFFEAS(\U1|count2 [3] $ (((\U3|Led_bcd[2]~3  $ (!\U3|Add0~0_combout )))), !GLOBAL(\U0|temp_2_5ms~regout ), VCC, , !\U0|light_active_night~regout , \U3|Led_bcd~13_combout , , , !\U4|count~regout )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(\U1|count2 [3]),
	.datab(vcc),
	.datac(\U3|Led_bcd~13_combout ),
	.datad(\U3|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\U4|count~regout ),
	.ena(!\U0|light_active_night~regout ),
	.cin(gnd),
	.cin0(\U3|Led_bcd[2]~3 ),
	.cin1(\U3|Led_bcd[2]~3COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U3|Led_bcd [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Led_bcd[3] .cin0_used = "true";
defparam \U3|Led_bcd[3] .cin1_used = "true";
defparam \U3|Led_bcd[3] .lut_mask = "5aa5";
defparam \U3|Led_bcd[3] .operation_mode = "normal";
defparam \U3|Led_bcd[3] .output_mode = "reg_only";
defparam \U3|Led_bcd[3] .register_cascade_mode = "off";
defparam \U3|Led_bcd[3] .sum_lutc_input = "cin";
defparam \U3|Led_bcd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N1
maxii_lcell \U3|Mux6~0 (
// Equation(s):
// \U3|Mux6~0_combout  = (\U3|Led_bcd [3]) # ((\U3|Led_bcd [1] & ((!\U3|Led_bcd [0]) # (!\U3|Led_bcd [2]))) # (!\U3|Led_bcd [1] & (\U3|Led_bcd [2])))

	.clk(gnd),
	.dataa(\U3|Led_bcd [3]),
	.datab(\U3|Led_bcd [1]),
	.datac(\U3|Led_bcd [2]),
	.datad(\U3|Led_bcd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Mux6~0 .lut_mask = "befe";
defparam \U3|Mux6~0 .operation_mode = "normal";
defparam \U3|Mux6~0 .output_mode = "comb_only";
defparam \U3|Mux6~0 .register_cascade_mode = "off";
defparam \U3|Mux6~0 .sum_lutc_input = "datac";
defparam \U3|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N0
maxii_lcell \U3|Mux5~0 (
// Equation(s):
// \U3|Mux5~0_combout  = (!\U3|Led_bcd [3] & ((\U3|Led_bcd [1] & ((\U3|Led_bcd [0]) # (!\U3|Led_bcd [2]))) # (!\U3|Led_bcd [1] & (!\U3|Led_bcd [2] & \U3|Led_bcd [0]))))

	.clk(gnd),
	.dataa(\U3|Led_bcd [3]),
	.datab(\U3|Led_bcd [1]),
	.datac(\U3|Led_bcd [2]),
	.datad(\U3|Led_bcd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Mux5~0 .lut_mask = "4504";
defparam \U3|Mux5~0 .operation_mode = "normal";
defparam \U3|Mux5~0 .output_mode = "comb_only";
defparam \U3|Mux5~0 .register_cascade_mode = "off";
defparam \U3|Mux5~0 .sum_lutc_input = "datac";
defparam \U3|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxii_lcell \U3|Mux4~0 (
// Equation(s):
// \U3|Mux4~0_combout  = ((\U3|Led_bcd [0]) # ((!\U3|Led_bcd [1] & \U3|Led_bcd [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\U3|Led_bcd [1]),
	.datac(\U3|Led_bcd [2]),
	.datad(\U3|Led_bcd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Mux4~0 .lut_mask = "ff30";
defparam \U3|Mux4~0 .operation_mode = "normal";
defparam \U3|Mux4~0 .output_mode = "comb_only";
defparam \U3|Mux4~0 .register_cascade_mode = "off";
defparam \U3|Mux4~0 .sum_lutc_input = "datac";
defparam \U3|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxii_lcell \U3|Mux3~0 (
// Equation(s):
// \U3|Mux3~0_combout  = (!\U3|Led_bcd [3] & ((\U3|Led_bcd [1] & (\U3|Led_bcd [2] & \U3|Led_bcd [0])) # (!\U3|Led_bcd [1] & (\U3|Led_bcd [2] $ (\U3|Led_bcd [0])))))

	.clk(gnd),
	.dataa(\U3|Led_bcd [3]),
	.datab(\U3|Led_bcd [1]),
	.datac(\U3|Led_bcd [2]),
	.datad(\U3|Led_bcd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Mux3~0 .lut_mask = "4110";
defparam \U3|Mux3~0 .operation_mode = "normal";
defparam \U3|Mux3~0 .output_mode = "comb_only";
defparam \U3|Mux3~0 .register_cascade_mode = "off";
defparam \U3|Mux3~0 .sum_lutc_input = "datac";
defparam \U3|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \U3|Mux2~0 (
// Equation(s):
// \U3|Mux2~0_combout  = (!\U3|Led_bcd [2] & (((\U3|Led_bcd [1] & !\U3|Led_bcd [0]))))

	.clk(gnd),
	.dataa(\U3|Led_bcd [2]),
	.datab(vcc),
	.datac(\U3|Led_bcd [1]),
	.datad(\U3|Led_bcd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Mux2~0 .lut_mask = "0050";
defparam \U3|Mux2~0 .operation_mode = "normal";
defparam \U3|Mux2~0 .output_mode = "comb_only";
defparam \U3|Mux2~0 .register_cascade_mode = "off";
defparam \U3|Mux2~0 .sum_lutc_input = "datac";
defparam \U3|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \U3|Mux1~0 (
// Equation(s):
// \U3|Mux1~0_combout  = (\U3|Led_bcd [2] & ((\U3|Led_bcd [0] $ (\U3|Led_bcd [1]))))

	.clk(gnd),
	.dataa(\U3|Led_bcd [2]),
	.datab(vcc),
	.datac(\U3|Led_bcd [0]),
	.datad(\U3|Led_bcd [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Mux1~0 .lut_mask = "0aa0";
defparam \U3|Mux1~0 .operation_mode = "normal";
defparam \U3|Mux1~0 .output_mode = "comb_only";
defparam \U3|Mux1~0 .register_cascade_mode = "off";
defparam \U3|Mux1~0 .sum_lutc_input = "datac";
defparam \U3|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \U3|Mux0~0 (
// Equation(s):
// \U3|Mux0~0_combout  = (!\U3|Led_bcd [3] & (!\U3|Led_bcd [1] & (\U3|Led_bcd [0] $ (\U3|Led_bcd [2]))))

	.clk(gnd),
	.dataa(\U3|Led_bcd [3]),
	.datab(\U3|Led_bcd [1]),
	.datac(\U3|Led_bcd [0]),
	.datad(\U3|Led_bcd [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\U3|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|Mux0~0 .lut_mask = "0110";
defparam \U3|Mux0~0 .operation_mode = "normal";
defparam \U3|Mux0~0 .output_mode = "comb_only";
defparam \U3|Mux0~0 .register_cascade_mode = "off";
defparam \U3|Mux0~0 .sum_lutc_input = "datac";
defparam \U3|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \U2|sel[0] (
// Equation(s):
// \U2|sel [0] = DFFEAS((((\U4|count~regout ))), !GLOBAL(\U0|temp_2_5ms~regout ), !\U0|light_active_night~regout , , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U4|count~regout ),
	.aclr(\U0|light_active_night~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U2|sel [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|sel[0] .lut_mask = "ff00";
defparam \U2|sel[0] .operation_mode = "normal";
defparam \U2|sel[0] .output_mode = "reg_only";
defparam \U2|sel[0] .register_cascade_mode = "off";
defparam \U2|sel[0] .sum_lutc_input = "datac";
defparam \U2|sel[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \U2|sel[1] (
// Equation(s):
// \U2|sel [1] = DFFEAS((((!\U4|count~regout ))), !GLOBAL(\U0|temp_2_5ms~regout ), !\U0|light_active_night~regout , , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U4|count~regout ),
	.aclr(\U0|light_active_night~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U2|sel [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U2|sel[1] .lut_mask = "00ff";
defparam \U2|sel[1] .operation_mode = "normal";
defparam \U2|sel[1] .output_mode = "reg_only";
defparam \U2|sel[1] .register_cascade_mode = "off";
defparam \U2|sel[1] .sum_lutc_input = "datac";
defparam \U2|sel[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \U3|sel[0] (
// Equation(s):
// \U3|sel [0] = DFFEAS((((\U4|count~regout ))), !GLOBAL(\U0|temp_2_5ms~regout ), !\U0|light_active_night~regout , , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U4|count~regout ),
	.aclr(\U0|light_active_night~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U3|sel [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|sel[0] .lut_mask = "ff00";
defparam \U3|sel[0] .operation_mode = "normal";
defparam \U3|sel[0] .output_mode = "reg_only";
defparam \U3|sel[0] .register_cascade_mode = "off";
defparam \U3|sel[0] .sum_lutc_input = "datac";
defparam \U3|sel[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \U3|sel[1] (
// Equation(s):
// \U3|sel [1] = DFFEAS((((!\U4|count~regout ))), !GLOBAL(\U0|temp_2_5ms~regout ), !\U0|light_active_night~regout , , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U4|count~regout ),
	.aclr(\U0|light_active_night~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U3|sel [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U3|sel[1] .lut_mask = "00ff";
defparam \U3|sel[1] .operation_mode = "normal";
defparam \U3|sel[1] .output_mode = "reg_only";
defparam \U3|sel[1] .register_cascade_mode = "off";
defparam \U3|sel[1] .sum_lutc_input = "datac";
defparam \U3|sel[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \U4|sel[0] (
// Equation(s):
// \U4|sel [0] = DFFEAS((((\U4|count~regout ))), !GLOBAL(\U0|temp_2_5ms~regout ), !\U0|light_active_night~regout , , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U4|count~regout ),
	.aclr(\U0|light_active_night~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U4|sel [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|sel[0] .lut_mask = "ff00";
defparam \U4|sel[0] .operation_mode = "normal";
defparam \U4|sel[0] .output_mode = "reg_only";
defparam \U4|sel[0] .register_cascade_mode = "off";
defparam \U4|sel[0] .sum_lutc_input = "datac";
defparam \U4|sel[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \U4|sel[1] (
// Equation(s):
// \U4|sel [1] = DFFEAS((((!\U4|count~regout ))), !GLOBAL(\U0|temp_2_5ms~regout ), !\U0|light_active_night~regout , , , , , , )

	.clk(!\U0|temp_2_5ms~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\U4|count~regout ),
	.aclr(\U0|light_active_night~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\U4|sel [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \U4|sel[1] .lut_mask = "00ff";
defparam \U4|sel[1] .operation_mode = "normal";
defparam \U4|sel[1] .output_mode = "reg_only";
defparam \U4|sel[1] .register_cascade_mode = "off";
defparam \U4|sel[1] .sum_lutc_input = "datac";
defparam \U4|sel[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \light_active_rush_hour_1~I (
	.datain(\U0|light_active_rush_hour~regout ),
	.oe(vcc),
	.combout(),
	.padio(light_active_rush_hour_1));
// synopsys translate_off
defparam \light_active_rush_hour_1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \light_active_night1~I (
	.datain(\U0|light_active_night~regout ),
	.oe(vcc),
	.combout(),
	.padio(light_active_night1));
// synopsys translate_off
defparam \light_active_night1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \light_lane1[0]~I (
	.datain(\U1|light_lane1 [0]),
	.oe(vcc),
	.combout(),
	.padio(light_lane1[0]));
// synopsys translate_off
defparam \light_lane1[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \light_lane1[1]~I (
	.datain(!\U1|light_lane1 [1]),
	.oe(vcc),
	.combout(),
	.padio(light_lane1[1]));
// synopsys translate_off
defparam \light_lane1[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \light_lane1[2]~I (
	.datain(\U1|light_lane1 [2]),
	.oe(vcc),
	.combout(),
	.padio(light_lane1[2]));
// synopsys translate_off
defparam \light_lane1[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \light_lane2[0]~I (
	.datain(\U1|light_lane2 [0]),
	.oe(vcc),
	.combout(),
	.padio(light_lane2[0]));
// synopsys translate_off
defparam \light_lane2[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \light_lane2[1]~I (
	.datain(\U1|light_lane2 [1]),
	.oe(vcc),
	.combout(),
	.padio(light_lane2[1]));
// synopsys translate_off
defparam \light_lane2[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \light_lane2[2]~I (
	.datain(!\U1|light_lane2 [2]),
	.oe(vcc),
	.combout(),
	.padio(light_lane2[2]));
// synopsys translate_off
defparam \light_lane2[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_hour[0]~I (
	.datain(!\U4|Mux6~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_hour[0]));
// synopsys translate_off
defparam \led_out_hour[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_hour[1]~I (
	.datain(\U4|Mux5~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_hour[1]));
// synopsys translate_off
defparam \led_out_hour[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_hour[2]~I (
	.datain(\U4|Mux4~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_hour[2]));
// synopsys translate_off
defparam \led_out_hour[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_hour[3]~I (
	.datain(\U4|Mux3~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_hour[3]));
// synopsys translate_off
defparam \led_out_hour[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_hour[4]~I (
	.datain(\U4|Mux2~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_hour[4]));
// synopsys translate_off
defparam \led_out_hour[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_hour[5]~I (
	.datain(\U4|Mux1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_hour[5]));
// synopsys translate_off
defparam \led_out_hour[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_hour[6]~I (
	.datain(\U4|Mux0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_hour[6]));
// synopsys translate_off
defparam \led_out_hour[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane1[0]~I (
	.datain(!\U2|Mux6~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane1[0]));
// synopsys translate_off
defparam \led_out_lane1[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane1[1]~I (
	.datain(\U2|Mux5~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane1[1]));
// synopsys translate_off
defparam \led_out_lane1[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane1[2]~I (
	.datain(\U2|Mux4~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane1[2]));
// synopsys translate_off
defparam \led_out_lane1[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane1[3]~I (
	.datain(\U2|Mux3~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane1[3]));
// synopsys translate_off
defparam \led_out_lane1[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane1[4]~I (
	.datain(\U2|Mux2~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane1[4]));
// synopsys translate_off
defparam \led_out_lane1[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane1[5]~I (
	.datain(\U2|Mux1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane1[5]));
// synopsys translate_off
defparam \led_out_lane1[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane1[6]~I (
	.datain(\U2|Mux0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane1[6]));
// synopsys translate_off
defparam \led_out_lane1[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane2[0]~I (
	.datain(!\U3|Mux6~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane2[0]));
// synopsys translate_off
defparam \led_out_lane2[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane2[1]~I (
	.datain(\U3|Mux5~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane2[1]));
// synopsys translate_off
defparam \led_out_lane2[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane2[2]~I (
	.datain(\U3|Mux4~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane2[2]));
// synopsys translate_off
defparam \led_out_lane2[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane2[3]~I (
	.datain(\U3|Mux3~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane2[3]));
// synopsys translate_off
defparam \led_out_lane2[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane2[4]~I (
	.datain(\U3|Mux2~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane2[4]));
// synopsys translate_off
defparam \led_out_lane2[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane2[5]~I (
	.datain(\U3|Mux1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane2[5]));
// synopsys translate_off
defparam \led_out_lane2[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led_out_lane2[6]~I (
	.datain(\U3|Mux0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led_out_lane2[6]));
// synopsys translate_off
defparam \led_out_lane2[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sel1[0]~I (
	.datain(\U2|sel [0]),
	.oe(vcc),
	.combout(),
	.padio(sel1[0]));
// synopsys translate_off
defparam \sel1[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sel1[1]~I (
	.datain(\U2|sel [1]),
	.oe(vcc),
	.combout(),
	.padio(sel1[1]));
// synopsys translate_off
defparam \sel1[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sel2[0]~I (
	.datain(\U3|sel [0]),
	.oe(vcc),
	.combout(),
	.padio(sel2[0]));
// synopsys translate_off
defparam \sel2[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sel2[1]~I (
	.datain(\U3|sel [1]),
	.oe(vcc),
	.combout(),
	.padio(sel2[1]));
// synopsys translate_off
defparam \sel2[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sel_hour[0]~I (
	.datain(\U4|sel [0]),
	.oe(vcc),
	.combout(),
	.padio(sel_hour[0]));
// synopsys translate_off
defparam \sel_hour[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sel_hour[1]~I (
	.datain(\U4|sel [1]),
	.oe(vcc),
	.combout(),
	.padio(sel_hour[1]));
// synopsys translate_off
defparam \sel_hour[1]~I .operation_mode = "output";
// synopsys translate_on

endmodule
