

================================================================
== Vitis HLS Report for 'update_1'
================================================================
* Date:           Sat Oct  4 15:13:01 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6147|     6147|  61.470 us|  61.470 us|  6147|  6147|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- update_1_update_2  |     6145|     6145|         8|          6|          1|  1024|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 6, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%blockID = alloca i32 1"   --->   Operation 12 'alloca' 'blockID' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%exp_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %exp"   --->   Operation 14 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%exp_cast = zext i5 %exp_read"   --->   Operation 15 'zext' 'exp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_03, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%store_ln68 = store i11 0, i11 %indvar_flatten" [sort.c:68]   --->   Operation 22 'store' 'store_ln68' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 23 [1/1] (0.84ns)   --->   "%store_ln68 = store i10 0, i10 %blockID" [sort.c:68]   --->   Operation 23 'store' 'store_ln68' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 24 [1/1] (0.84ns)   --->   "%store_ln68 = store i3 0, i3 %i" [sort.c:68]   --->   Operation 24 'store' 'store_ln68' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc" [sort.c:68]   --->   Operation 25 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [sort.c:68]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.98ns)   --->   "%icmp_ln68 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [sort.c:68]   --->   Operation 27 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.33ns)   --->   "%add_ln68 = add i11 %indvar_flatten_load, i11 1" [sort.c:68]   --->   Operation 28 'add' 'add_ln68' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc17, void %for.end19" [sort.c:68]   --->   Operation 29 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [sort.c:68]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%blockID_load = load i10 %blockID" [sort.c:68]   --->   Operation 31 'load' 'blockID_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_load, i32 2" [sort.c:69]   --->   Operation 32 'bitselect' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.51ns)   --->   "%select_ln68 = select i1 %tmp, i3 0, i3 %i_load" [sort.c:68]   --->   Operation 33 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.34ns)   --->   "%add_ln68_1 = add i10 %blockID_load, i10 1" [sort.c:68]   --->   Operation 34 'add' 'add_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.51ns)   --->   "%select_ln68_1 = select i1 %tmp, i10 %add_ln68_1, i10 %blockID_load" [sort.c:68]   --->   Operation 35 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i3 %select_ln68" [sort.c:69]   --->   Operation 36 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_20 = trunc i10 %select_ln68_1" [sort.c:68]   --->   Operation 37 'trunc' 'empty_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i10 %select_ln68_1" [sort.c:70]   --->   Operation 38 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln70_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln70, i2 0" [sort.c:70]   --->   Operation 39 'bitconcatenate' 'trunc_ln70_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %select_ln68_1, i32 8" [sort.c:70]   --->   Operation 40 'bitselect' 'tmp_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %select_ln68_1, i32 7" [sort.c:70]   --->   Operation 41 'bitselect' 'tmp_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i3 %select_ln68" [sort.c:70]   --->   Operation 42 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.35ns)   --->   "%add_ln70_1 = add i9 %zext_ln70_1, i9 %trunc_ln70_3" [sort.c:70]   --->   Operation 43 'add' 'add_ln70_1' <Predicate = (!icmp_ln68)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i9 %add_ln70_1" [sort.c:70]   --->   Operation 44 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%b_03_addr = getelementptr i64 %b_03, i64 0, i64 %zext_ln70_2" [sort.c:70]   --->   Operation 45 'getelementptr' 'b_03_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.26ns)   --->   "%b_03_load = load i9 %b_03_addr" [sort.c:70]   --->   Operation 46 'load' 'b_03_load' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%b_15_addr = getelementptr i64 %b_15, i64 0, i64 %zext_ln70_2" [sort.c:70]   --->   Operation 47 'getelementptr' 'b_15_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (2.26ns)   --->   "%b_15_load = load i9 %b_15_addr" [sort.c:70]   --->   Operation 48 'load' 'b_15_load' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln70 = or i2 %trunc_ln69, i2 1" [sort.c:70]   --->   Operation 49 'or' 'or_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add_ln70_2_cast8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln70, i2 %or_ln70" [sort.c:70]   --->   Operation 50 'bitconcatenate' 'add_ln70_2_cast8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i9 %add_ln70_2_cast8" [sort.c:70]   --->   Operation 51 'zext' 'zext_ln70_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%b_03_addr_1 = getelementptr i64 %b_03, i64 0, i64 %zext_ln70_5" [sort.c:70]   --->   Operation 52 'getelementptr' 'b_03_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.26ns)   --->   "%b_03_load_1 = load i9 %b_03_addr_1" [sort.c:70]   --->   Operation 53 'load' 'b_03_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%b_15_addr_1 = getelementptr i64 %b_15, i64 0, i64 %zext_ln70_5" [sort.c:70]   --->   Operation 54 'getelementptr' 'b_15_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.26ns)   --->   "%b_15_load_1 = load i9 %b_15_addr_1" [sort.c:70]   --->   Operation 55 'load' 'b_15_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%store_ln69 = store i11 %add_ln68, i11 %indvar_flatten" [sort.c:69]   --->   Operation 56 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.84>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln69 = store i10 %select_ln68_1, i10 %blockID" [sort.c:69]   --->   Operation 57 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 5.46>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %select_ln68" [sort.c:69]   --->   Operation 58 'zext' 'zext_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %empty_20, i2 0" [sort.c:68]   --->   Operation 59 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln70_2)   --->   "%shl_ln70 = shl i10 %select_ln68_1, i10 2" [sort.c:70]   --->   Operation 60 'shl' 'shl_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i9 %empty_20" [sort.c:72]   --->   Operation 61 'zext' 'zext_ln72' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%bucket_0_addr = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln72" [sort.c:72]   --->   Operation 62 'getelementptr' 'bucket_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bucket_1_addr = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln72" [sort.c:72]   --->   Operation 63 'getelementptr' 'bucket_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%and_ln70_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %tmp_1" [sort.c:70]   --->   Operation 64 'bitconcatenate' 'and_ln70_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%and_ln70_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_3, i5 0" [sort.c:70]   --->   Operation 65 'bitconcatenate' 'and_ln70_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln70_2)   --->   "%zext_ln70 = zext i3 %select_ln68" [sort.c:70]   --->   Operation 66 'zext' 'zext_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.33ns)   --->   "%add_ln70 = add i11 %zext_ln69, i11 %tmp_s" [sort.c:70]   --->   Operation 67 'add' 'add_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.34ns) (out node of the LUT)   --->   "%add_ln70_2 = add i10 %zext_ln70, i10 %shl_ln70" [sort.c:70]   --->   Operation 68 'add' 'add_ln70_2' <Predicate = (!icmp_ln68)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln70, i32 10" [sort.c:70]   --->   Operation 69 'bitselect' 'tmp_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln70_2, i32 9" [sort.c:70]   --->   Operation 70 'bitselect' 'tmp_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_6, i5 0" [sort.c:70]   --->   Operation 71 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (2.26ns)   --->   "%b_03_load = load i9 %b_03_addr" [sort.c:70]   --->   Operation 72 'load' 'b_03_load' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i6 %and_ln" [sort.c:70]   --->   Operation 73 'zext' 'zext_ln70_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.35ns)   --->   "%lshr_ln70 = lshr i64 %b_03_load, i64 %zext_ln70_3" [sort.c:70]   --->   Operation 74 'lshr' 'lshr_ln70' <Predicate = (!icmp_ln68)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = trunc i64 %lshr_ln70" [sort.c:70]   --->   Operation 75 'trunc' 'trunc_ln70_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (2.26ns)   --->   "%b_15_load = load i9 %b_15_addr" [sort.c:70]   --->   Operation 76 'load' 'b_15_load' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i6 %and_ln" [sort.c:70]   --->   Operation 77 'zext' 'zext_ln70_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.35ns)   --->   "%lshr_ln70_1 = lshr i64 %b_15_load, i64 %zext_ln70_4" [sort.c:70]   --->   Operation 78 'lshr' 'lshr_ln70_1' <Predicate = (!icmp_ln68)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln70_2 = trunc i64 %lshr_ln70_1" [sort.c:70]   --->   Operation 79 'trunc' 'trunc_ln70_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.84ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln70_1, i32 %trunc_ln70_2, i1 %tmp_4" [sort.c:70]   --->   Operation 80 'mux' 'tmp_2' <Predicate = (!icmp_ln68)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [2/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:72]   --->   Operation 81 'load' 'bucket_0_load' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 82 [2/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:72]   --->   Operation 82 'load' 'bucket_1_load' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 83 [1/2] (2.26ns)   --->   "%b_03_load_1 = load i9 %b_03_addr_1" [sort.c:70]   --->   Operation 83 'load' 'b_03_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i6 %and_ln70_2" [sort.c:70]   --->   Operation 84 'zext' 'zext_ln70_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.35ns)   --->   "%lshr_ln70_2 = lshr i64 %b_03_load_1, i64 %zext_ln70_6" [sort.c:70]   --->   Operation 85 'lshr' 'lshr_ln70_2' <Predicate = (!icmp_ln68)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln70_4 = trunc i64 %lshr_ln70_2" [sort.c:70]   --->   Operation 86 'trunc' 'trunc_ln70_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 87 [1/2] (2.26ns)   --->   "%b_15_load_1 = load i9 %b_15_addr_1" [sort.c:70]   --->   Operation 87 'load' 'b_15_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln70_7 = zext i6 %and_ln70_2" [sort.c:70]   --->   Operation 88 'zext' 'zext_ln70_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.35ns)   --->   "%lshr_ln70_3 = lshr i64 %b_15_load_1, i64 %zext_ln70_7" [sort.c:70]   --->   Operation 89 'lshr' 'lshr_ln70_3' <Predicate = (!icmp_ln68)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln70_5 = trunc i64 %lshr_ln70_3" [sort.c:70]   --->   Operation 90 'trunc' 'trunc_ln70_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.84ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln70_4, i32 %trunc_ln70_5, i2 %and_ln70_1" [sort.c:70]   --->   Operation 91 'mux' 'tmp_10' <Predicate = (!icmp_ln68)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [sort.c:76]   --->   Operation 221 'ret' 'ret_ln76' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 92 [1/1] (1.89ns)   --->   "%ashr_ln70 = ashr i32 %tmp_2, i32 %exp_cast" [sort.c:70]   --->   Operation 92 'ashr' 'ashr_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ashr_ln70, i32 1" [sort.c:72]   --->   Operation 93 'bitselect' 'tmp_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %ashr_ln70" [sort.c:72]   --->   Operation 94 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %trunc_ln72, i5 0" [sort.c:72]   --->   Operation 95 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:72]   --->   Operation 96 'load' 'bucket_0_load' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i6 %shl_ln" [sort.c:72]   --->   Operation 97 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.35ns)   --->   "%lshr_ln72 = lshr i64 %bucket_0_load, i64 %zext_ln72_1" [sort.c:72]   --->   Operation 98 'lshr' 'lshr_ln72' <Predicate = (!icmp_ln68)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i64 %lshr_ln72" [sort.c:72]   --->   Operation 99 'trunc' 'trunc_ln72_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 100 [1/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:72]   --->   Operation 100 'load' 'bucket_1_load' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i6 %shl_ln" [sort.c:72]   --->   Operation 101 'zext' 'zext_ln72_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.35ns)   --->   "%lshr_ln72_1 = lshr i64 %bucket_1_load, i64 %zext_ln72_2" [sort.c:72]   --->   Operation 102 'lshr' 'lshr_ln72_1' <Predicate = (!icmp_ln68)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = trunc i64 %lshr_ln72_1" [sort.c:72]   --->   Operation 103 'trunc' 'trunc_ln72_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.84ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln72_1, i32 %trunc_ln72_2, i1 %tmp_7" [sort.c:72]   --->   Operation 104 'mux' 'tmp_5' <Predicate = (!icmp_ln68)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln72_3 = trunc i32 %tmp_5" [sort.c:72]   --->   Operation 105 'trunc' 'trunc_ln72_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_5, i32 9" [sort.c:72]   --->   Operation 106 'bitselect' 'tmp_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_5, i32 10" [sort.c:72]   --->   Operation 107 'bitselect' 'tmp_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_9, void %arrayidx137.case.0, void %arrayidx137.case.1" [sort.c:72]   --->   Operation 108 'br' 'br_ln72' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.51ns)   --->   "%add_ln73 = add i32 %tmp_5, i32 1" [sort.c:73]   --->   Operation 109 'add' 'add_ln73' <Predicate = (!icmp_ln68)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %shl_ln" [sort.c:73]   --->   Operation 110 'zext' 'zext_ln73' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln73)   --->   "%shl_ln73 = shl i64 4294967295, i64 %zext_ln73" [sort.c:73]   --->   Operation 111 'shl' 'shl_ln73' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (1.93ns) (out node of the LUT)   --->   "%xor_ln73 = xor i64 %shl_ln73, i64 18446744073709551615" [sort.c:73]   --->   Operation 112 'xor' 'xor_ln73' <Predicate = (!icmp_ln68)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %tmp_7, void %arrayidx115.case.0, void %arrayidx115.case.1" [sort.c:73]   --->   Operation 113 'br' 'br_ln73' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.89ns)   --->   "%ashr_ln70_1 = ashr i32 %tmp_10, i32 %exp_cast" [sort.c:70]   --->   Operation 114 'ashr' 'ashr_ln70_1' <Predicate = (!icmp_ln68)> <Delay = 1.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ashr_ln70_1, i32 1" [sort.c:72]   --->   Operation 115 'bitselect' 'tmp_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln72_4 = trunc i32 %ashr_ln70_1" [sort.c:72]   --->   Operation 116 'trunc' 'trunc_ln72_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln72_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %trunc_ln72_4, i5 0" [sort.c:72]   --->   Operation 117 'bitconcatenate' 'shl_ln72_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i6 %shl_ln72_2" [sort.c:73]   --->   Operation 118 'zext' 'zext_ln73_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln73_1)   --->   "%shl_ln73_3 = shl i64 4294967295, i64 %zext_ln73_3" [sort.c:73]   --->   Operation 119 'shl' 'shl_ln73_3' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.93ns) (out node of the LUT)   --->   "%xor_ln73_1 = xor i64 %shl_ln73_3, i64 18446744073709551615" [sort.c:73]   --->   Operation 120 'xor' 'xor_ln73_1' <Predicate = (!icmp_ln68)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %tmp_11, void %arrayidx11.111.case.0, void %arrayidx11.111.case.1" [sort.c:73]   --->   Operation 121 'br' 'br_ln73' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.15>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i9 %trunc_ln72_3" [sort.c:72]   --->   Operation 122 'zext' 'zext_ln72_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i64 %a_0, i64 0, i64 %zext_ln72_3" [sort.c:72]   --->   Operation 123 'getelementptr' 'a_0_addr' <Predicate = (!icmp_ln68 & !tmp_9)> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (2.26ns)   --->   "%a_0_load = load i9 %a_0_addr" [sort.c:72]   --->   Operation 124 'load' 'a_0_load' <Predicate = (!icmp_ln68 & !tmp_9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i64 %a_1, i64 0, i64 %zext_ln72_3" [sort.c:72]   --->   Operation 125 'getelementptr' 'a_1_addr' <Predicate = (!icmp_ln68 & tmp_9)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (2.26ns)   --->   "%a_1_load = load i9 %a_1_addr" [sort.c:72]   --->   Operation 126 'load' 'a_1_load' <Predicate = (!icmp_ln68 & tmp_9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%and_ln73_1 = and i64 %bucket_0_load, i64 %xor_ln73" [sort.c:73]   --->   Operation 127 'and' 'and_ln73_1' <Predicate = (!icmp_ln68 & !tmp_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%zext_ln73_2 = zext i32 %add_ln73" [sort.c:73]   --->   Operation 128 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln68 & !tmp_7)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%shl_ln73_2 = shl i64 %zext_ln73_2, i64 %zext_ln73" [sort.c:73]   --->   Operation 129 'shl' 'shl_ln73_2' <Predicate = (!icmp_ln68 & !tmp_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln73_1 = or i64 %and_ln73_1, i64 %shl_ln73_2" [sort.c:73]   --->   Operation 130 'or' 'or_ln73_1' <Predicate = (!icmp_ln68 & !tmp_7)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (2.26ns)   --->   "%store_ln73 = store i64 %or_ln73_1, i9 %bucket_0_addr" [sort.c:73]   --->   Operation 131 'store' 'store_ln73' <Predicate = (!icmp_ln68 & !tmp_7)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx115.exit" [sort.c:73]   --->   Operation 132 'br' 'br_ln73' <Predicate = (!icmp_ln68 & !tmp_7)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln73)   --->   "%and_ln73 = and i64 %bucket_1_load, i64 %xor_ln73" [sort.c:73]   --->   Operation 133 'and' 'and_ln73' <Predicate = (!icmp_ln68 & tmp_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln73)   --->   "%zext_ln73_1 = zext i32 %add_ln73" [sort.c:73]   --->   Operation 134 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln68 & tmp_7)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln73)   --->   "%shl_ln73_1 = shl i64 %zext_ln73_1, i64 %zext_ln73" [sort.c:73]   --->   Operation 135 'shl' 'shl_ln73_1' <Predicate = (!icmp_ln68 & tmp_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln73 = or i64 %and_ln73, i64 %shl_ln73_1" [sort.c:73]   --->   Operation 136 'or' 'or_ln73' <Predicate = (!icmp_ln68 & tmp_7)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (2.26ns)   --->   "%store_ln73 = store i64 %or_ln73, i9 %bucket_1_addr" [sort.c:73]   --->   Operation 137 'store' 'store_ln73' <Predicate = (!icmp_ln68 & tmp_7)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx115.exit" [sort.c:73]   --->   Operation 138 'br' 'br_ln73' <Predicate = (!icmp_ln68 & tmp_7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.46>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @update_1_update_2_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 140 'speclooptripcount' 'empty' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/sort/radix/dir_test.tcl:21]   --->   Operation 141 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sort.c:65]   --->   Operation 142 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln72_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_8, i5 0" [sort.c:72]   --->   Operation 143 'bitconcatenate' 'shl_ln72_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 144 [1/2] (2.26ns)   --->   "%a_0_load = load i9 %a_0_addr" [sort.c:72]   --->   Operation 144 'load' 'a_0_load' <Predicate = (!icmp_ln68 & !tmp_9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln72_7 = zext i6 %shl_ln72_1" [sort.c:72]   --->   Operation 145 'zext' 'zext_ln72_7' <Predicate = (!icmp_ln68 & !tmp_9)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_1)   --->   "%shl_ln72_5 = shl i64 4294967295, i64 %zext_ln72_7" [sort.c:72]   --->   Operation 146 'shl' 'shl_ln72_5' <Predicate = (!icmp_ln68 & !tmp_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_1)   --->   "%xor_ln72_1 = xor i64 %shl_ln72_5, i64 18446744073709551615" [sort.c:72]   --->   Operation 147 'xor' 'xor_ln72_1' <Predicate = (!icmp_ln68 & !tmp_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_1)   --->   "%and_ln72_1 = and i64 %a_0_load, i64 %xor_ln72_1" [sort.c:72]   --->   Operation 148 'and' 'and_ln72_1' <Predicate = (!icmp_ln68 & !tmp_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_1)   --->   "%zext_ln72_8 = zext i32 %tmp_2" [sort.c:72]   --->   Operation 149 'zext' 'zext_ln72_8' <Predicate = (!icmp_ln68 & !tmp_9)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_1)   --->   "%shl_ln72_6 = shl i64 %zext_ln72_8, i64 %zext_ln72_7" [sort.c:72]   --->   Operation 150 'shl' 'shl_ln72_6' <Predicate = (!icmp_ln68 & !tmp_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln72_1 = or i64 %and_ln72_1, i64 %shl_ln72_6" [sort.c:72]   --->   Operation 151 'or' 'or_ln72_1' <Predicate = (!icmp_ln68 & !tmp_9)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (2.26ns)   --->   "%store_ln72 = store i64 %or_ln72_1, i9 %a_0_addr" [sort.c:72]   --->   Operation 152 'store' 'store_ln72' <Predicate = (!icmp_ln68 & !tmp_9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx137.exit" [sort.c:72]   --->   Operation 153 'br' 'br_ln72' <Predicate = (!icmp_ln68 & !tmp_9)> <Delay = 0.00>
ST_5 : Operation 154 [1/2] (2.26ns)   --->   "%a_1_load = load i9 %a_1_addr" [sort.c:72]   --->   Operation 154 'load' 'a_1_load' <Predicate = (!icmp_ln68 & tmp_9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i6 %shl_ln72_1" [sort.c:72]   --->   Operation 155 'zext' 'zext_ln72_4' <Predicate = (!icmp_ln68 & tmp_9)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln72)   --->   "%shl_ln72 = shl i64 4294967295, i64 %zext_ln72_4" [sort.c:72]   --->   Operation 156 'shl' 'shl_ln72' <Predicate = (!icmp_ln68 & tmp_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln72)   --->   "%xor_ln72 = xor i64 %shl_ln72, i64 18446744073709551615" [sort.c:72]   --->   Operation 157 'xor' 'xor_ln72' <Predicate = (!icmp_ln68 & tmp_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln72)   --->   "%and_ln72 = and i64 %a_1_load, i64 %xor_ln72" [sort.c:72]   --->   Operation 158 'and' 'and_ln72' <Predicate = (!icmp_ln68 & tmp_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln72)   --->   "%zext_ln72_5 = zext i32 %tmp_2" [sort.c:72]   --->   Operation 159 'zext' 'zext_ln72_5' <Predicate = (!icmp_ln68 & tmp_9)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln72)   --->   "%shl_ln72_4 = shl i64 %zext_ln72_5, i64 %zext_ln72_4" [sort.c:72]   --->   Operation 160 'shl' 'shl_ln72_4' <Predicate = (!icmp_ln68 & tmp_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln72 = or i64 %and_ln72, i64 %shl_ln72_4" [sort.c:72]   --->   Operation 161 'or' 'or_ln72' <Predicate = (!icmp_ln68 & tmp_9)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (2.26ns)   --->   "%store_ln72 = store i64 %or_ln72, i9 %a_1_addr" [sort.c:72]   --->   Operation 162 'store' 'store_ln72' <Predicate = (!icmp_ln68 & tmp_9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx137.exit" [sort.c:72]   --->   Operation 163 'br' 'br_ln72' <Predicate = (!icmp_ln68 & tmp_9)> <Delay = 0.00>
ST_5 : Operation 164 [2/2] (2.26ns)   --->   "%bucket_0_load_1 = load i9 %bucket_0_addr" [sort.c:72]   --->   Operation 164 'load' 'bucket_0_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 165 [2/2] (2.26ns)   --->   "%bucket_1_load_1 = load i9 %bucket_1_addr" [sort.c:72]   --->   Operation 165 'load' 'bucket_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 166 [1/2] (2.26ns)   --->   "%bucket_0_load_1 = load i9 %bucket_0_addr" [sort.c:72]   --->   Operation 166 'load' 'bucket_0_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln72_9 = zext i6 %shl_ln72_2" [sort.c:72]   --->   Operation 167 'zext' 'zext_ln72_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (2.35ns)   --->   "%lshr_ln72_2 = lshr i64 %bucket_0_load_1, i64 %zext_ln72_9" [sort.c:72]   --->   Operation 168 'lshr' 'lshr_ln72_2' <Predicate = (!icmp_ln68)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln72_5 = trunc i64 %lshr_ln72_2" [sort.c:72]   --->   Operation 169 'trunc' 'trunc_ln72_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 170 [1/2] (2.26ns)   --->   "%bucket_1_load_1 = load i9 %bucket_1_addr" [sort.c:72]   --->   Operation 170 'load' 'bucket_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln72_10 = zext i6 %shl_ln72_2" [sort.c:72]   --->   Operation 171 'zext' 'zext_ln72_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (2.35ns)   --->   "%lshr_ln72_3 = lshr i64 %bucket_1_load_1, i64 %zext_ln72_10" [sort.c:72]   --->   Operation 172 'lshr' 'lshr_ln72_3' <Predicate = (!icmp_ln68)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln72_6 = trunc i64 %lshr_ln72_3" [sort.c:72]   --->   Operation 173 'trunc' 'trunc_ln72_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.84ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln72_5, i32 %trunc_ln72_6, i1 %tmp_11" [sort.c:72]   --->   Operation 174 'mux' 'tmp_12' <Predicate = (!icmp_ln68)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln72_7 = trunc i32 %tmp_12" [sort.c:72]   --->   Operation 175 'trunc' 'trunc_ln72_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_12, i32 9" [sort.c:72]   --->   Operation 176 'bitselect' 'tmp_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_12, i32 10" [sort.c:72]   --->   Operation 177 'bitselect' 'tmp_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_14, void %arrayidx13.113.case.0, void %arrayidx13.113.case.1" [sort.c:72]   --->   Operation 178 'br' 'br_ln72' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (1.51ns)   --->   "%add_ln73_1 = add i32 %tmp_12, i32 1" [sort.c:73]   --->   Operation 179 'add' 'add_ln73_1' <Predicate = (!icmp_ln68)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.93ns)   --->   "%add_ln69 = add i3 %select_ln68, i3 2" [sort.c:69]   --->   Operation 180 'add' 'add_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.84ns)   --->   "%store_ln69 = store i3 %add_ln69, i3 %i" [sort.c:69]   --->   Operation 181 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.84>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc" [sort.c:69]   --->   Operation 182 'br' 'br_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.15>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln72_6 = zext i9 %trunc_ln72_7" [sort.c:72]   --->   Operation 183 'zext' 'zext_ln72_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr i64 %a_0, i64 0, i64 %zext_ln72_6" [sort.c:72]   --->   Operation 184 'getelementptr' 'a_0_addr_1' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_7 : Operation 185 [2/2] (2.26ns)   --->   "%a_0_load_1 = load i9 %a_0_addr_1" [sort.c:72]   --->   Operation 185 'load' 'a_0_load_1' <Predicate = (!tmp_14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr i64 %a_1, i64 0, i64 %zext_ln72_6" [sort.c:72]   --->   Operation 186 'getelementptr' 'a_1_addr_1' <Predicate = (tmp_14)> <Delay = 0.00>
ST_7 : Operation 187 [2/2] (2.26ns)   --->   "%a_1_load_1 = load i9 %a_1_addr_1" [sort.c:72]   --->   Operation 187 'load' 'a_1_load_1' <Predicate = (tmp_14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_3)   --->   "%and_ln73_3 = and i64 %bucket_0_load_1, i64 %xor_ln73_1" [sort.c:73]   --->   Operation 188 'and' 'and_ln73_3' <Predicate = (!tmp_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_3)   --->   "%zext_ln73_5 = zext i32 %add_ln73_1" [sort.c:73]   --->   Operation 189 'zext' 'zext_ln73_5' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_3)   --->   "%shl_ln73_5 = shl i64 %zext_ln73_5, i64 %zext_ln73_3" [sort.c:73]   --->   Operation 190 'shl' 'shl_ln73_5' <Predicate = (!tmp_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln73_3 = or i64 %and_ln73_3, i64 %shl_ln73_5" [sort.c:73]   --->   Operation 191 'or' 'or_ln73_3' <Predicate = (!tmp_11)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (2.26ns)   --->   "%store_ln73 = store i64 %or_ln73_3, i9 %bucket_0_addr" [sort.c:73]   --->   Operation 192 'store' 'store_ln73' <Predicate = (!tmp_11)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx11.111.exit" [sort.c:73]   --->   Operation 193 'br' 'br_ln73' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%and_ln73_2 = and i64 %bucket_1_load_1, i64 %xor_ln73_1" [sort.c:73]   --->   Operation 194 'and' 'and_ln73_2' <Predicate = (tmp_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%zext_ln73_4 = zext i32 %add_ln73_1" [sort.c:73]   --->   Operation 195 'zext' 'zext_ln73_4' <Predicate = (tmp_11)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%shl_ln73_4 = shl i64 %zext_ln73_4, i64 %zext_ln73_3" [sort.c:73]   --->   Operation 196 'shl' 'shl_ln73_4' <Predicate = (tmp_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln73_2 = or i64 %and_ln73_2, i64 %shl_ln73_4" [sort.c:73]   --->   Operation 197 'or' 'or_ln73_2' <Predicate = (tmp_11)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (2.26ns)   --->   "%store_ln73 = store i64 %or_ln73_2, i9 %bucket_1_addr" [sort.c:73]   --->   Operation 198 'store' 'store_ln73' <Predicate = (tmp_11)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx11.111.exit" [sort.c:73]   --->   Operation 199 'br' 'br_ln73' <Predicate = (tmp_11)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.46>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln72_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_13, i5 0" [sort.c:72]   --->   Operation 200 'bitconcatenate' 'shl_ln72_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/2] (2.26ns)   --->   "%a_0_load_1 = load i9 %a_0_addr_1" [sort.c:72]   --->   Operation 201 'load' 'a_0_load_1' <Predicate = (!tmp_14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln72_13 = zext i6 %shl_ln72_3" [sort.c:72]   --->   Operation 202 'zext' 'zext_ln72_13' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_3)   --->   "%shl_ln72_9 = shl i64 4294967295, i64 %zext_ln72_13" [sort.c:72]   --->   Operation 203 'shl' 'shl_ln72_9' <Predicate = (!tmp_14)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_3)   --->   "%xor_ln72_3 = xor i64 %shl_ln72_9, i64 18446744073709551615" [sort.c:72]   --->   Operation 204 'xor' 'xor_ln72_3' <Predicate = (!tmp_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_3)   --->   "%and_ln72_3 = and i64 %a_0_load_1, i64 %xor_ln72_3" [sort.c:72]   --->   Operation 205 'and' 'and_ln72_3' <Predicate = (!tmp_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_3)   --->   "%zext_ln72_14 = zext i32 %tmp_10" [sort.c:72]   --->   Operation 206 'zext' 'zext_ln72_14' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_3)   --->   "%shl_ln72_10 = shl i64 %zext_ln72_14, i64 %zext_ln72_13" [sort.c:72]   --->   Operation 207 'shl' 'shl_ln72_10' <Predicate = (!tmp_14)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln72_3 = or i64 %and_ln72_3, i64 %shl_ln72_10" [sort.c:72]   --->   Operation 208 'or' 'or_ln72_3' <Predicate = (!tmp_14)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (2.26ns)   --->   "%store_ln72 = store i64 %or_ln72_3, i9 %a_0_addr_1" [sort.c:72]   --->   Operation 209 'store' 'store_ln72' <Predicate = (!tmp_14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx13.113.exit" [sort.c:72]   --->   Operation 210 'br' 'br_ln72' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_8 : Operation 211 [1/2] (2.26ns)   --->   "%a_1_load_1 = load i9 %a_1_addr_1" [sort.c:72]   --->   Operation 211 'load' 'a_1_load_1' <Predicate = (tmp_14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln72_11 = zext i6 %shl_ln72_3" [sort.c:72]   --->   Operation 212 'zext' 'zext_ln72_11' <Predicate = (tmp_14)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_2)   --->   "%shl_ln72_7 = shl i64 4294967295, i64 %zext_ln72_11" [sort.c:72]   --->   Operation 213 'shl' 'shl_ln72_7' <Predicate = (tmp_14)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_2)   --->   "%xor_ln72_2 = xor i64 %shl_ln72_7, i64 18446744073709551615" [sort.c:72]   --->   Operation 214 'xor' 'xor_ln72_2' <Predicate = (tmp_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_2)   --->   "%and_ln72_2 = and i64 %a_1_load_1, i64 %xor_ln72_2" [sort.c:72]   --->   Operation 215 'and' 'and_ln72_2' <Predicate = (tmp_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_2)   --->   "%zext_ln72_12 = zext i32 %tmp_10" [sort.c:72]   --->   Operation 216 'zext' 'zext_ln72_12' <Predicate = (tmp_14)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_2)   --->   "%shl_ln72_8 = shl i64 %zext_ln72_12, i64 %zext_ln72_11" [sort.c:72]   --->   Operation 217 'shl' 'shl_ln72_8' <Predicate = (tmp_14)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln72_2 = or i64 %and_ln72_2, i64 %shl_ln72_8" [sort.c:72]   --->   Operation 218 'or' 'or_ln72_2' <Predicate = (tmp_14)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (2.26ns)   --->   "%store_ln72 = store i64 %or_ln72_2, i9 %a_1_addr_1" [sort.c:72]   --->   Operation 219 'store' 'store_ln72' <Predicate = (tmp_14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx13.113.exit" [sort.c:72]   --->   Operation 220 'br' 'br_ln72' <Predicate = (tmp_14)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.48ns
The critical path consists of the following:
	'alloca' operation ('blockID') [9]  (0 ns)
	'load' operation ('blockID_load', sort.c:68) on local variable 'blockID' [30]  (0 ns)
	'add' operation ('add_ln68_1', sort.c:68) [35]  (1.35 ns)
	'select' operation ('select_ln68_1', sort.c:68) [36]  (0.517 ns)
	'add' operation ('add_ln70_1', sort.c:70) [56]  (1.35 ns)
	'getelementptr' operation ('b_03_addr', sort.c:70) [62]  (0 ns)
	'load' operation ('b_03_load', sort.c:70) on array 'b_03' [63]  (2.27 ns)

 <State 2>: 5.46ns
The critical path consists of the following:
	'load' operation ('b_03_load_1', sort.c:70) on array 'b_03' [141]  (2.27 ns)
	'lshr' operation ('lshr_ln70_2', sort.c:70) [143]  (2.35 ns)
	'mux' operation ('tmp_10', sort.c:70) [150]  (0.844 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'load' operation ('bucket_0_load', sort.c:72) on array 'bucket_0' [77]  (2.27 ns)
	'lshr' operation ('lshr_ln72', sort.c:72) [79]  (2.35 ns)
	'mux' operation ('tmp_5', sort.c:72) [85]  (0.844 ns)
	'add' operation ('add_ln73', sort.c:73) [117]  (1.51 ns)

 <State 4>: 4.16ns
The critical path consists of the following:
	'and' operation ('and_ln73_1', sort.c:73) [123]  (0 ns)
	'or' operation ('or_ln73_1', sort.c:73) [126]  (1.89 ns)
	'store' operation ('store_ln73', sort.c:73) of variable 'or_ln73_1', sort.c:73 on array 'bucket_0' [127]  (2.27 ns)

 <State 5>: 6.46ns
The critical path consists of the following:
	'load' operation ('a_1_load', sort.c:72) on array 'a_1' [106]  (2.27 ns)
	'and' operation ('and_ln72', sort.c:72) [110]  (0 ns)
	'or' operation ('or_ln72', sort.c:72) [113]  (1.93 ns)
	'store' operation ('store_ln72', sort.c:72) of variable 'or_ln72', sort.c:72 on array 'a_1' [114]  (2.27 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'load' operation ('bucket_0_load_1', sort.c:72) on array 'bucket_0' [155]  (2.27 ns)
	'lshr' operation ('lshr_ln72_2', sort.c:72) [157]  (2.35 ns)
	'mux' operation ('tmp_12', sort.c:72) [163]  (0.844 ns)
	'add' operation ('add_ln73_1', sort.c:73) [195]  (1.51 ns)

 <State 7>: 4.16ns
The critical path consists of the following:
	'and' operation ('and_ln73_3', sort.c:73) [201]  (0 ns)
	'or' operation ('or_ln73_3', sort.c:73) [204]  (1.89 ns)
	'store' operation ('store_ln73', sort.c:73) of variable 'or_ln73_3', sort.c:73 on array 'bucket_0' [205]  (2.27 ns)

 <State 8>: 6.46ns
The critical path consists of the following:
	'load' operation ('a_1_load_1', sort.c:72) on array 'a_1' [184]  (2.27 ns)
	'and' operation ('and_ln72_2', sort.c:72) [188]  (0 ns)
	'or' operation ('or_ln72_2', sort.c:72) [191]  (1.93 ns)
	'store' operation ('store_ln72', sort.c:72) of variable 'or_ln72_2', sort.c:72 on array 'a_1' [192]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
