

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Wed Jul 19 00:48:33 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.303 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  198273098|  198273098| 1.983 sec | 1.983 sec |  198273098|  198273098|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |              |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_MM_B_i  |  99136548|  99136548|   8261379|          -|          -|    12|    no    |
        | + l_y        |      1536|      1536|         2|          -|          -|   768|    no    |
        | + l_B_k      |   8259840|   8259840|     10755|          -|          -|   768|    no    |
        |  ++ l_B_j    |     10752|     10752|        14|          -|          -|   768|    no    |
        |- l_C_MM_C_i  |  99136548|  99136548|   8261379|          -|          -|    12|    no    |
        | + l_y_0      |      1536|      1536|         2|          -|          -|   768|    no    |
        | + l_C_k      |   8259840|   8259840|     10755|          -|          -|   768|    no    |
        |  ++ l_C_j    |     10752|     10752|        14|          -|          -|   768|    no    |
        +--------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    458|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |       32|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    360|    -|
|Register         |        -|      -|     461|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|      5|     809|   1529|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_fadd_32ns_32nbkb_U1  |top_fadd_32ns_32nbkb  |        0|      2|  205|  390|    0|
    |top_fmul_32ns_32ncud_U2  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |B_outp_U  |top_B_outp  |       32|  0|   0|    0|  9216|   32|     1|       294912|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |            |       32|  0|   0|    0|  9216|   32|     1|       294912|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |B_i_fu_311_p2        |     +    |      0|  0|  13|           4|           1|
    |B_j_fu_414_p2        |     +    |      0|  0|  14|          10|           1|
    |B_k_fu_384_p2        |     +    |      0|  0|  14|          10|           1|
    |C_i_fu_480_p2        |     +    |      0|  0|  13|           4|           1|
    |C_j_fu_583_p2        |     +    |      0|  0|  14|          10|           1|
    |C_k_fu_553_p2        |     +    |      0|  0|  14|          10|           1|
    |add_ln28_fu_368_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln32_fu_464_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln33_fu_394_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln34_fu_454_p2   |     +    |      0|  0|  21|          21|          21|
    |add_ln44_fu_537_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln48_fu_633_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln49_fu_563_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln50_fu_623_p2   |     +    |      0|  0|  21|          21|          21|
    |y_0_fu_522_p2        |     +    |      0|  0|  14|          10|           1|
    |y_fu_353_p2          |     +    |      0|  0|  14|          10|           1|
    |sub_ln33_fu_341_p2   |     -    |      0|  0|  21|          15|          15|
    |sub_ln34_fu_448_p2   |     -    |      0|  0|  21|          21|          21|
    |sub_ln44_fu_510_p2   |     -    |      0|  0|  21|          15|          15|
    |sub_ln50_fu_617_p2   |     -    |      0|  0|  21|          21|          21|
    |icmp_ln25_fu_305_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln26_fu_347_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln30_fu_378_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln31_fu_408_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln41_fu_474_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln42_fu_516_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln46_fu_547_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln47_fu_577_p2  |   icmp   |      0|  0|  13|          10|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 458|         340|         280|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |B_i_0_reg_188    |    9|          2|    4|          8|
    |B_j_0_reg_223    |    9|          2|   10|         20|
    |B_k_0_reg_211    |    9|          2|   10|         20|
    |B_outp_address0  |   21|          4|   14|         56|
    |B_outp_d0        |   15|          3|   32|         96|
    |C_i_0_reg_234    |    9|          2|    4|          8|
    |C_j_0_reg_269    |    9|          2|   10|         20|
    |C_k_0_reg_257    |    9|          2|   10|         20|
    |ap_NS_fsm        |  177|         40|    1|         40|
    |grp_fu_280_p0    |   15|          3|   32|         96|
    |grp_fu_284_p0    |   15|          3|   32|         96|
    |grp_fu_284_p1    |   15|          3|   32|         96|
    |v5_address0      |   15|          3|   14|         42|
    |v5_d0            |   15|          3|   32|         96|
    |y_0_0_reg_245    |    9|          2|   10|         20|
    |y_0_3_reg_199    |    9|          2|   10|         20|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  360|         78|  257|        754|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |B_i_0_reg_188          |   4|   0|    4|          0|
    |B_i_reg_646            |   4|   0|    4|          0|
    |B_j_0_reg_223          |  10|   0|   10|          0|
    |B_j_reg_697            |  10|   0|   10|          0|
    |B_k_0_reg_211          |  10|   0|   10|          0|
    |B_k_reg_674            |  10|   0|   10|          0|
    |B_outp_addr_2_reg_707  |  14|   0|   14|          0|
    |C_i_0_reg_234          |   4|   0|    4|          0|
    |C_i_reg_720            |   4|   0|    4|          0|
    |C_j_0_reg_269          |  10|   0|   10|          0|
    |C_j_reg_766            |  10|   0|   10|          0|
    |C_k_0_reg_257          |  10|   0|   10|          0|
    |C_k_reg_748            |  10|   0|   10|          0|
    |ap_CS_fsm              |  39|   0|   39|          0|
    |reg_288                |  32|   0|   32|          0|
    |reg_294                |  32|   0|   32|          0|
    |reg_299                |  32|   0|   32|          0|
    |sub_ln33_reg_651       |   7|   0|   15|          8|
    |sub_ln44_reg_725       |   7|   0|   15|          8|
    |v13_reg_689            |  32|   0|   32|          0|
    |v14_reg_712            |  32|   0|   32|          0|
    |v22_reg_786            |  32|   0|   32|          0|
    |v24_reg_781            |  32|   0|   32|          0|
    |v5_addr_1_reg_776      |  14|   0|   14|          0|
    |y_0_0_reg_245          |  10|   0|   10|          0|
    |y_0_3_reg_199          |  10|   0|   10|          0|
    |y_0_reg_735            |  10|   0|   10|          0|
    |y_reg_661              |  10|   0|   10|          0|
    |zext_ln33_2_reg_684    |  10|   0|   21|         11|
    |zext_ln49_reg_758      |  10|   0|   21|         11|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 461|   0|  499|         38|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start     |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done      | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle      | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready     | out |    1| ap_ctrl_hs |      top     | return value |
|v0_address0  | out |   14|  ap_memory |      v0      |     array    |
|v0_ce0       | out |    1|  ap_memory |      v0      |     array    |
|v0_q0        |  in |   32|  ap_memory |      v0      |     array    |
|v1_address0  | out |   20|  ap_memory |      v1      |     array    |
|v1_ce0       | out |    1|  ap_memory |      v1      |     array    |
|v1_q0        |  in |   32|  ap_memory |      v1      |     array    |
|v2_address0  | out |   20|  ap_memory |      v2      |     array    |
|v2_ce0       | out |    1|  ap_memory |      v2      |     array    |
|v2_q0        |  in |   32|  ap_memory |      v2      |     array    |
|v3_address0  | out |   10|  ap_memory |      v3      |     array    |
|v3_ce0       | out |    1|  ap_memory |      v3      |     array    |
|v3_q0        |  in |   32|  ap_memory |      v3      |     array    |
|v4_address0  | out |   10|  ap_memory |      v4      |     array    |
|v4_ce0       | out |    1|  ap_memory |      v4      |     array    |
|v4_q0        |  in |   32|  ap_memory |      v4      |     array    |
|v5_address0  | out |   14|  ap_memory |      v5      |     array    |
|v5_ce0       | out |    1|  ap_memory |      v5      |     array    |
|v5_we0       | out |    1|  ap_memory |      v5      |     array    |
|v5_d0        | out |   32|  ap_memory |      v5      |     array    |
|v5_q0        |  in |   32|  ap_memory |      v5      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 21 
3 --> 4 5 
4 --> 3 
5 --> 6 2 
6 --> 7 
7 --> 8 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 7 
21 --> 22 
22 --> 23 24 
23 --> 22 
24 --> 25 21 
25 --> 26 
26 --> 27 24 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v0) nounwind, !map !7"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v1) nounwind, !map !14"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v2) nounwind, !map !19"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v3) nounwind, !map !23"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v4) nounwind, !map !28"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v5) nounwind, !map !32"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%B_outp = alloca [9216 x float], align 4" [kernel.cpp:24]   --->   Operation 47 'alloca' 'B_outp' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%B_i_0 = phi i4 [ 0, %0 ], [ %B_i, %l_B_MM_B_i_end ]"   --->   Operation 49 'phi' 'B_i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln25 = icmp eq i4 %B_i_0, -4" [kernel.cpp:25]   --->   Operation 50 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%B_i = add i4 %B_i_0, 1" [kernel.cpp:25]   --->   Operation 52 'add' 'B_i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader1.preheader, label %l_B_MM_B_i_begin" [kernel.cpp:25]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [kernel.cpp:25]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [kernel.cpp:25]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %B_i_0, i10 0)" [kernel.cpp:33]   --->   Operation 56 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i14 %tmp_4 to i15" [kernel.cpp:33]   --->   Operation 57 'zext' 'zext_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %B_i_0, i8 0)" [kernel.cpp:33]   --->   Operation 58 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i12 %tmp_5 to i15" [kernel.cpp:33]   --->   Operation 59 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.81ns)   --->   "%sub_ln33 = sub i15 %zext_ln33, %zext_ln33_1" [kernel.cpp:33]   --->   Operation 60 'sub' 'sub_ln33' <Predicate = (!icmp_ln25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 61 'br' <Predicate = (!icmp_ln25)> <Delay = 1.76>
ST_2 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:41]   --->   Operation 62 'br' <Predicate = (icmp_ln25)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%y_0_3 = phi i10 [ 0, %l_B_MM_B_i_begin ], [ %y, %3 ]"   --->   Operation 63 'phi' 'y_0_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.77ns)   --->   "%icmp_ln26 = icmp eq i10 %y_0_3, -256" [kernel.cpp:26]   --->   Operation 64 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 65 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.73ns)   --->   "%y = add i10 %y_0_3, 1" [kernel.cpp:26]   --->   Operation 66 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader2.preheader, label %3" [kernel.cpp:26]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %y_0_3 to i64" [kernel.cpp:27]   --->   Operation 68 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [768 x float]* %v3, i64 0, i64 %zext_ln27" [kernel.cpp:27]   --->   Operation 69 'getelementptr' 'v3_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%v9 = load float* %v3_addr, align 4" [kernel.cpp:27]   --->   Operation 70 'load' 'v9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 71 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:30]   --->   Operation 71 'br' <Predicate = (icmp_ln26)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [kernel.cpp:26]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i10 %y_0_3 to i15" [kernel.cpp:28]   --->   Operation 73 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.94ns)   --->   "%add_ln28 = add i15 %sub_ln33, %zext_ln28" [kernel.cpp:28]   --->   Operation 74 'add' 'add_ln28' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i15 %add_ln28 to i64" [kernel.cpp:28]   --->   Operation 75 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%B_outp_addr = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln28" [kernel.cpp:28]   --->   Operation 76 'getelementptr' 'B_outp_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (3.25ns)   --->   "%v9 = load float* %v3_addr, align 4" [kernel.cpp:27]   --->   Operation 77 'load' 'v9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 78 [1/1] (3.25ns)   --->   "store float %v9, float* %B_outp_addr, align 4" [kernel.cpp:28]   --->   Operation 78 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.19>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%B_k_0 = phi i10 [ %B_k, %l_B_k_end ], [ 0, %.preheader2.preheader ]"   --->   Operation 80 'phi' 'B_k_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp eq i10 %B_k_0, -256" [kernel.cpp:30]   --->   Operation 81 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 82 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.73ns)   --->   "%B_k = add i10 %B_k_0, 1" [kernel.cpp:30]   --->   Operation 83 'add' 'B_k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %l_B_MM_B_i_end, label %l_B_k_begin" [kernel.cpp:30]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i10 %B_k_0 to i15" [kernel.cpp:33]   --->   Operation 85 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.94ns)   --->   "%add_ln33 = add i15 %sub_ln33, %zext_ln33_3" [kernel.cpp:33]   --->   Operation 86 'add' 'add_ln33' <Predicate = (!icmp_ln30)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i15 %add_ln33 to i64" [kernel.cpp:33]   --->   Operation 87 'sext' 'sext_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 88 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (3.25ns)   --->   "%v13 = load float* %v0_addr, align 4" [kernel.cpp:33]   --->   Operation 89 'load' 'v13' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp) nounwind" [kernel.cpp:40]   --->   Operation 90 'specregionend' 'empty_8' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 91 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [kernel.cpp:30]   --->   Operation 92 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [kernel.cpp:30]   --->   Operation 93 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i10 %B_k_0 to i21" [kernel.cpp:33]   --->   Operation 94 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (3.25ns)   --->   "%v13 = load float* %v0_addr, align 4" [kernel.cpp:33]   --->   Operation 95 'load' 'v13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 96 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:31]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%B_j_0 = phi i10 [ 0, %l_B_k_begin ], [ %B_j, %5 ]"   --->   Operation 97 'phi' 'B_j_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.77ns)   --->   "%icmp_ln31 = icmp eq i10 %B_j_0, -256" [kernel.cpp:31]   --->   Operation 98 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 99 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.73ns)   --->   "%B_j = add i10 %B_j_0, 1" [kernel.cpp:31]   --->   Operation 100 'add' 'B_j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %l_B_k_end, label %5" [kernel.cpp:31]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %B_j_0 to i15" [kernel.cpp:34]   --->   Operation 102 'zext' 'zext_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %B_j_0, i10 0)" [kernel.cpp:34]   --->   Operation 103 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i20 %tmp_8 to i21" [kernel.cpp:34]   --->   Operation 104 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %B_j_0, i8 0)" [kernel.cpp:34]   --->   Operation 105 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i18 %tmp_9 to i21" [kernel.cpp:34]   --->   Operation 106 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34 = sub i21 %zext_ln34_1, %zext_ln34_2" [kernel.cpp:34]   --->   Operation 107 'sub' 'sub_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln34 = add i21 %sub_ln34, %zext_ln33_2" [kernel.cpp:34]   --->   Operation 108 'add' 'add_ln34' <Predicate = (!icmp_ln31)> <Delay = 4.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i21 %add_ln34 to i64" [kernel.cpp:34]   --->   Operation 109 'sext' 'sext_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln34" [kernel.cpp:34]   --->   Operation 110 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.94ns)   --->   "%add_ln32 = add i15 %sub_ln33, %zext_ln34" [kernel.cpp:32]   --->   Operation 111 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i15 %add_ln32 to i64" [kernel.cpp:32]   --->   Operation 112 'sext' 'sext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%B_outp_addr_2 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln32" [kernel.cpp:32]   --->   Operation 113 'getelementptr' 'B_outp_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 114 [4/4] (3.25ns)   --->   "%v14 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 114 'load' 'v14' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_2) nounwind" [kernel.cpp:39]   --->   Operation 115 'specregionend' 'empty_7' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel.cpp:30]   --->   Operation 116 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 117 [3/4] (3.25ns)   --->   "%v14 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 117 'load' 'v14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 118 [2/4] (3.25ns)   --->   "%v14 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 118 'load' 'v14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 119 [1/4] (3.25ns)   --->   "%v14 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 119 'load' 'v14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 120 [4/4] (5.70ns)   --->   "%v15 = fmul float %v13, %v14" [kernel.cpp:35]   --->   Operation 120 'fmul' 'v15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 121 [3/4] (5.70ns)   --->   "%v15 = fmul float %v13, %v14" [kernel.cpp:35]   --->   Operation 121 'fmul' 'v15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 122 [2/2] (3.25ns)   --->   "%v12 = load float* %B_outp_addr_2, align 4" [kernel.cpp:32]   --->   Operation 122 'load' 'v12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_13 : Operation 123 [2/4] (5.70ns)   --->   "%v15 = fmul float %v13, %v14" [kernel.cpp:35]   --->   Operation 123 'fmul' 'v15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.70>
ST_14 : Operation 124 [1/2] (3.25ns)   --->   "%v12 = load float* %B_outp_addr_2, align 4" [kernel.cpp:32]   --->   Operation 124 'load' 'v12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_14 : Operation 125 [1/4] (5.70ns)   --->   "%v15 = fmul float %v13, %v14" [kernel.cpp:35]   --->   Operation 125 'fmul' 'v15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 126 [5/5] (7.25ns)   --->   "%v16 = fadd float %v12, %v15" [kernel.cpp:36]   --->   Operation 126 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 127 [4/5] (7.25ns)   --->   "%v16 = fadd float %v12, %v15" [kernel.cpp:36]   --->   Operation 127 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 128 [3/5] (7.25ns)   --->   "%v16 = fadd float %v12, %v15" [kernel.cpp:36]   --->   Operation 128 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 129 [2/5] (7.25ns)   --->   "%v16 = fadd float %v12, %v15" [kernel.cpp:36]   --->   Operation 129 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 130 [1/5] (7.25ns)   --->   "%v16 = fadd float %v12, %v15" [kernel.cpp:36]   --->   Operation 130 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 3.25>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [kernel.cpp:31]   --->   Operation 131 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (3.25ns)   --->   "store float %v16, float* %B_outp_addr_2, align 4" [kernel.cpp:37]   --->   Operation 132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:31]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 2> <Delay = 1.81>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%C_i_0 = phi i4 [ %C_i, %l_C_MM_C_i_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 134 'phi' 'C_i_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %C_i_0, -4" [kernel.cpp:41]   --->   Operation 135 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 136 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (1.73ns)   --->   "%C_i = add i4 %C_i_0, 1" [kernel.cpp:41]   --->   Operation 137 'add' 'C_i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %10, label %l_C_MM_C_i_begin" [kernel.cpp:41]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [kernel.cpp:41]   --->   Operation 139 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [kernel.cpp:41]   --->   Operation 140 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %C_i_0, i10 0)" [kernel.cpp:44]   --->   Operation 141 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i14 %tmp_6 to i15" [kernel.cpp:44]   --->   Operation 142 'zext' 'zext_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %C_i_0, i8 0)" [kernel.cpp:44]   --->   Operation 143 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i12 %tmp_7 to i15" [kernel.cpp:44]   --->   Operation 144 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (1.81ns)   --->   "%sub_ln44 = sub i15 %zext_ln44, %zext_ln44_1" [kernel.cpp:44]   --->   Operation 145 'sub' 'sub_ln44' <Predicate = (!icmp_ln41)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:42]   --->   Operation 146 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:57]   --->   Operation 147 'ret' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 22 <SV = 3> <Delay = 3.25>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%y_0_0 = phi i10 [ 0, %l_C_MM_C_i_begin ], [ %y_0, %7 ]"   --->   Operation 148 'phi' 'y_0_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (1.77ns)   --->   "%icmp_ln42 = icmp eq i10 %y_0_0, -256" [kernel.cpp:42]   --->   Operation 149 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 150 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (1.73ns)   --->   "%y_0 = add i10 %y_0_0, 1" [kernel.cpp:42]   --->   Operation 151 'add' 'y_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %.preheader.preheader, label %7" [kernel.cpp:42]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i10 %y_0_0 to i64" [kernel.cpp:43]   --->   Operation 153 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%v4_addr = getelementptr [768 x float]* %v4, i64 0, i64 %zext_ln43" [kernel.cpp:43]   --->   Operation 154 'getelementptr' 'v4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_22 : Operation 155 [2/2] (3.25ns)   --->   "%v19 = load float* %v4_addr, align 4" [kernel.cpp:43]   --->   Operation 155 'load' 'v19' <Predicate = (!icmp_ln42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_22 : Operation 156 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:46]   --->   Operation 156 'br' <Predicate = (icmp_ln42)> <Delay = 1.76>

State 23 <SV = 4> <Delay = 6.50>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind" [kernel.cpp:42]   --->   Operation 157 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i10 %y_0_0 to i15" [kernel.cpp:44]   --->   Operation 158 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (1.94ns)   --->   "%add_ln44 = add i15 %sub_ln44, %zext_ln44_2" [kernel.cpp:44]   --->   Operation 159 'add' 'add_ln44' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i15 %add_ln44 to i64" [kernel.cpp:44]   --->   Operation 160 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%v5_addr = getelementptr [9216 x float]* %v5, i64 0, i64 %sext_ln44" [kernel.cpp:44]   --->   Operation 161 'getelementptr' 'v5_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 162 [1/2] (3.25ns)   --->   "%v19 = load float* %v4_addr, align 4" [kernel.cpp:43]   --->   Operation 162 'load' 'v19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_23 : Operation 163 [1/1] (3.25ns)   --->   "store float %v19, float* %v5_addr, align 4" [kernel.cpp:44]   --->   Operation 163 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:42]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 4> <Delay = 5.19>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%C_k_0 = phi i10 [ %C_k, %l_C_k_end ], [ 0, %.preheader.preheader ]"   --->   Operation 165 'phi' 'C_k_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (1.77ns)   --->   "%icmp_ln46 = icmp eq i10 %C_k_0, -256" [kernel.cpp:46]   --->   Operation 166 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 167 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (1.73ns)   --->   "%C_k = add i10 %C_k_0, 1" [kernel.cpp:46]   --->   Operation 168 'add' 'C_k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %l_C_MM_C_i_end, label %l_C_k_begin" [kernel.cpp:46]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i10 %C_k_0 to i15" [kernel.cpp:49]   --->   Operation 170 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (1.94ns)   --->   "%add_ln49 = add i15 %sub_ln44, %zext_ln49_1" [kernel.cpp:49]   --->   Operation 171 'add' 'add_ln49' <Predicate = (!icmp_ln46)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i15 %add_ln49 to i64" [kernel.cpp:49]   --->   Operation 172 'sext' 'sext_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%B_outp_addr_1 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln49" [kernel.cpp:49]   --->   Operation 173 'getelementptr' 'B_outp_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 174 [2/2] (3.25ns)   --->   "%v23 = load float* %B_outp_addr_1, align 4" [kernel.cpp:49]   --->   Operation 174 'load' 'v23' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_1) nounwind" [kernel.cpp:56]   --->   Operation 175 'specregionend' 'empty_14' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:41]   --->   Operation 176 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 25 <SV = 5> <Delay = 3.25>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [kernel.cpp:46]   --->   Operation 177 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6) nounwind" [kernel.cpp:46]   --->   Operation 178 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %C_k_0 to i21" [kernel.cpp:49]   --->   Operation 179 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/2] (3.25ns)   --->   "%v23 = load float* %B_outp_addr_1, align 4" [kernel.cpp:49]   --->   Operation 180 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_25 : Operation 181 [1/1] (1.76ns)   --->   "br label %8" [kernel.cpp:47]   --->   Operation 181 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 6> <Delay = 7.30>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%C_j_0 = phi i10 [ 0, %l_C_k_begin ], [ %C_j, %9 ]"   --->   Operation 182 'phi' 'C_j_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (1.77ns)   --->   "%icmp_ln47 = icmp eq i10 %C_j_0, -256" [kernel.cpp:47]   --->   Operation 183 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 184 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (1.73ns)   --->   "%C_j = add i10 %C_j_0, 1" [kernel.cpp:47]   --->   Operation 185 'add' 'C_j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %l_C_k_end, label %9" [kernel.cpp:47]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i10 %C_j_0 to i15" [kernel.cpp:50]   --->   Operation 187 'zext' 'zext_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_s = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %C_j_0, i10 0)" [kernel.cpp:50]   --->   Operation 188 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i20 %tmp_s to i21" [kernel.cpp:50]   --->   Operation 189 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_10 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %C_j_0, i8 0)" [kernel.cpp:50]   --->   Operation 190 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i18 %tmp_10 to i21" [kernel.cpp:50]   --->   Operation 191 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln50 = sub i21 %zext_ln50_1, %zext_ln50_2" [kernel.cpp:50]   --->   Operation 192 'sub' 'sub_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 193 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln50 = add i21 %sub_ln50, %zext_ln49" [kernel.cpp:50]   --->   Operation 193 'add' 'add_ln50' <Predicate = (!icmp_ln47)> <Delay = 4.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i21 %add_ln50 to i64" [kernel.cpp:50]   --->   Operation 194 'sext' 'sext_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [589824 x float]* %v2, i64 0, i64 %sext_ln50" [kernel.cpp:50]   --->   Operation 195 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (1.94ns)   --->   "%add_ln48 = add i15 %sub_ln44, %zext_ln50" [kernel.cpp:48]   --->   Operation 196 'add' 'add_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i15 %add_ln48 to i64" [kernel.cpp:48]   --->   Operation 197 'sext' 'sext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%v5_addr_1 = getelementptr [9216 x float]* %v5, i64 0, i64 %sext_ln48" [kernel.cpp:48]   --->   Operation 198 'getelementptr' 'v5_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 199 [4/4] (3.25ns)   --->   "%v24 = load float* %v2_addr, align 4" [kernel.cpp:50]   --->   Operation 199 'load' 'v24' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_3) nounwind" [kernel.cpp:55]   --->   Operation 200 'specregionend' 'empty_13' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:46]   --->   Operation 201 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 27 <SV = 7> <Delay = 3.25>
ST_27 : Operation 202 [3/4] (3.25ns)   --->   "%v24 = load float* %v2_addr, align 4" [kernel.cpp:50]   --->   Operation 202 'load' 'v24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 28 <SV = 8> <Delay = 3.25>
ST_28 : Operation 203 [2/4] (3.25ns)   --->   "%v24 = load float* %v2_addr, align 4" [kernel.cpp:50]   --->   Operation 203 'load' 'v24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 29 <SV = 9> <Delay = 3.25>
ST_29 : Operation 204 [1/4] (3.25ns)   --->   "%v24 = load float* %v2_addr, align 4" [kernel.cpp:50]   --->   Operation 204 'load' 'v24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 30 <SV = 10> <Delay = 5.70>
ST_30 : Operation 205 [4/4] (5.70ns)   --->   "%v25 = fmul float %v23, %v24" [kernel.cpp:51]   --->   Operation 205 'fmul' 'v25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 5.70>
ST_31 : Operation 206 [3/4] (5.70ns)   --->   "%v25 = fmul float %v23, %v24" [kernel.cpp:51]   --->   Operation 206 'fmul' 'v25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 5.70>
ST_32 : Operation 207 [2/2] (3.25ns)   --->   "%v22 = load float* %v5_addr_1, align 4" [kernel.cpp:48]   --->   Operation 207 'load' 'v22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_32 : Operation 208 [2/4] (5.70ns)   --->   "%v25 = fmul float %v23, %v24" [kernel.cpp:51]   --->   Operation 208 'fmul' 'v25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 5.70>
ST_33 : Operation 209 [1/2] (3.25ns)   --->   "%v22 = load float* %v5_addr_1, align 4" [kernel.cpp:48]   --->   Operation 209 'load' 'v22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 210 [1/4] (5.70ns)   --->   "%v25 = fmul float %v23, %v24" [kernel.cpp:51]   --->   Operation 210 'fmul' 'v25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 7.25>
ST_34 : Operation 211 [5/5] (7.25ns)   --->   "%v26 = fadd float %v22, %v25" [kernel.cpp:52]   --->   Operation 211 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 15> <Delay = 7.25>
ST_35 : Operation 212 [4/5] (7.25ns)   --->   "%v26 = fadd float %v22, %v25" [kernel.cpp:52]   --->   Operation 212 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 16> <Delay = 7.25>
ST_36 : Operation 213 [3/5] (7.25ns)   --->   "%v26 = fadd float %v22, %v25" [kernel.cpp:52]   --->   Operation 213 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 17> <Delay = 7.25>
ST_37 : Operation 214 [2/5] (7.25ns)   --->   "%v26 = fadd float %v22, %v25" [kernel.cpp:52]   --->   Operation 214 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 18> <Delay = 7.25>
ST_38 : Operation 215 [1/5] (7.25ns)   --->   "%v26 = fadd float %v22, %v25" [kernel.cpp:52]   --->   Operation 215 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 19> <Delay = 3.25>
ST_39 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [kernel.cpp:47]   --->   Operation 216 'specloopname' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 217 [1/1] (3.25ns)   --->   "store float %v26, float* %v5_addr_1, align 4" [kernel.cpp:53]   --->   Operation 217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_39 : Operation 218 [1/1] (0.00ns)   --->   "br label %8" [kernel.cpp:47]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000000000000000]
B_outp            (alloca           ) [ 0011111111111111111111111111111111111111]
br_ln25           (br               ) [ 0111111111111111111110000000000000000000]
B_i_0             (phi              ) [ 0010000000000000000000000000000000000000]
icmp_ln25         (icmp             ) [ 0011111111111111111110000000000000000000]
empty             (speclooptripcount) [ 0000000000000000000000000000000000000000]
B_i               (add              ) [ 0111111111111111111110000000000000000000]
br_ln25           (br               ) [ 0000000000000000000000000000000000000000]
specloopname_ln25 (specloopname     ) [ 0000000000000000000000000000000000000000]
tmp               (specregionbegin  ) [ 0001111111111111111110000000000000000000]
tmp_4             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln33         (zext             ) [ 0000000000000000000000000000000000000000]
tmp_5             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln33_1       (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln33          (sub              ) [ 0001111111111111111110000000000000000000]
br_ln26           (br               ) [ 0011111111111111111110000000000000000000]
br_ln41           (br               ) [ 0011111111111111111111111111111111111111]
y_0_3             (phi              ) [ 0001100000000000000000000000000000000000]
icmp_ln26         (icmp             ) [ 0011111111111111111110000000000000000000]
empty_4           (speclooptripcount) [ 0000000000000000000000000000000000000000]
y                 (add              ) [ 0011111111111111111110000000000000000000]
br_ln26           (br               ) [ 0000000000000000000000000000000000000000]
zext_ln27         (zext             ) [ 0000000000000000000000000000000000000000]
v3_addr           (getelementptr    ) [ 0000100000000000000000000000000000000000]
br_ln30           (br               ) [ 0011111111111111111110000000000000000000]
specloopname_ln26 (specloopname     ) [ 0000000000000000000000000000000000000000]
zext_ln28         (zext             ) [ 0000000000000000000000000000000000000000]
add_ln28          (add              ) [ 0000000000000000000000000000000000000000]
sext_ln28         (sext             ) [ 0000000000000000000000000000000000000000]
B_outp_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000]
v9                (load             ) [ 0000000000000000000000000000000000000000]
store_ln28        (store            ) [ 0000000000000000000000000000000000000000]
br_ln26           (br               ) [ 0011111111111111111110000000000000000000]
B_k_0             (phi              ) [ 0000011000000000000000000000000000000000]
icmp_ln30         (icmp             ) [ 0011111111111111111110000000000000000000]
empty_5           (speclooptripcount) [ 0000000000000000000000000000000000000000]
B_k               (add              ) [ 0011111111111111111110000000000000000000]
br_ln30           (br               ) [ 0000000000000000000000000000000000000000]
zext_ln33_3       (zext             ) [ 0000000000000000000000000000000000000000]
add_ln33          (add              ) [ 0000000000000000000000000000000000000000]
sext_ln33         (sext             ) [ 0000000000000000000000000000000000000000]
v0_addr           (getelementptr    ) [ 0000001000000000000000000000000000000000]
empty_8           (specregionend    ) [ 0000000000000000000000000000000000000000]
br_ln25           (br               ) [ 0111111111111111111110000000000000000000]
specloopname_ln30 (specloopname     ) [ 0000000000000000000000000000000000000000]
tmp_2             (specregionbegin  ) [ 0000000111111111111110000000000000000000]
zext_ln33_2       (zext             ) [ 0000000111111111111110000000000000000000]
v13               (load             ) [ 0000000111111111111110000000000000000000]
br_ln31           (br               ) [ 0011111111111111111110000000000000000000]
B_j_0             (phi              ) [ 0000000100000000000000000000000000000000]
icmp_ln31         (icmp             ) [ 0011111111111111111110000000000000000000]
empty_6           (speclooptripcount) [ 0000000000000000000000000000000000000000]
B_j               (add              ) [ 0011111111111111111110000000000000000000]
br_ln31           (br               ) [ 0000000000000000000000000000000000000000]
zext_ln34         (zext             ) [ 0000000000000000000000000000000000000000]
tmp_8             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln34_1       (zext             ) [ 0000000000000000000000000000000000000000]
tmp_9             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln34_2       (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln34          (sub              ) [ 0000000000000000000000000000000000000000]
add_ln34          (add              ) [ 0000000000000000000000000000000000000000]
sext_ln34         (sext             ) [ 0000000000000000000000000000000000000000]
v1_addr           (getelementptr    ) [ 0000000011100000000000000000000000000000]
add_ln32          (add              ) [ 0000000000000000000000000000000000000000]
sext_ln32         (sext             ) [ 0000000000000000000000000000000000000000]
B_outp_addr_2     (getelementptr    ) [ 0000000011111111111110000000000000000000]
empty_7           (specregionend    ) [ 0000000000000000000000000000000000000000]
br_ln30           (br               ) [ 0011111111111111111110000000000000000000]
v14               (load             ) [ 0000000000011110000000000000000000000000]
v12               (load             ) [ 0000000000000001111100000000000000000000]
v15               (fmul             ) [ 0000000000000001111100000000000000000000]
v16               (fadd             ) [ 0000000000000000000010000000000000000000]
specloopname_ln31 (specloopname     ) [ 0000000000000000000000000000000000000000]
store_ln37        (store            ) [ 0000000000000000000000000000000000000000]
br_ln31           (br               ) [ 0011111111111111111110000000000000000000]
C_i_0             (phi              ) [ 0000000000000000000001000000000000000000]
icmp_ln41         (icmp             ) [ 0000000000000000000001111111111111111111]
empty_9           (speclooptripcount) [ 0000000000000000000000000000000000000000]
C_i               (add              ) [ 0010000000000000000001111111111111111111]
br_ln41           (br               ) [ 0000000000000000000000000000000000000000]
specloopname_ln41 (specloopname     ) [ 0000000000000000000000000000000000000000]
tmp_1             (specregionbegin  ) [ 0000000000000000000000111111111111111111]
tmp_6             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln44         (zext             ) [ 0000000000000000000000000000000000000000]
tmp_7             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln44_1       (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln44          (sub              ) [ 0000000000000000000000111111111111111111]
br_ln42           (br               ) [ 0000000000000000000001111111111111111111]
ret_ln57          (ret              ) [ 0000000000000000000000000000000000000000]
y_0_0             (phi              ) [ 0000000000000000000000110000000000000000]
icmp_ln42         (icmp             ) [ 0000000000000000000001111111111111111111]
empty_10          (speclooptripcount) [ 0000000000000000000000000000000000000000]
y_0               (add              ) [ 0000000000000000000001111111111111111111]
br_ln42           (br               ) [ 0000000000000000000000000000000000000000]
zext_ln43         (zext             ) [ 0000000000000000000000000000000000000000]
v4_addr           (getelementptr    ) [ 0000000000000000000000010000000000000000]
br_ln46           (br               ) [ 0000000000000000000001111111111111111111]
specloopname_ln42 (specloopname     ) [ 0000000000000000000000000000000000000000]
zext_ln44_2       (zext             ) [ 0000000000000000000000000000000000000000]
add_ln44          (add              ) [ 0000000000000000000000000000000000000000]
sext_ln44         (sext             ) [ 0000000000000000000000000000000000000000]
v5_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000]
v19               (load             ) [ 0000000000000000000000000000000000000000]
store_ln44        (store            ) [ 0000000000000000000000000000000000000000]
br_ln42           (br               ) [ 0000000000000000000001111111111111111111]
C_k_0             (phi              ) [ 0000000000000000000000001100000000000000]
icmp_ln46         (icmp             ) [ 0000000000000000000001111111111111111111]
empty_11          (speclooptripcount) [ 0000000000000000000000000000000000000000]
C_k               (add              ) [ 0000000000000000000001111111111111111111]
br_ln46           (br               ) [ 0000000000000000000000000000000000000000]
zext_ln49_1       (zext             ) [ 0000000000000000000000000000000000000000]
add_ln49          (add              ) [ 0000000000000000000000000000000000000000]
sext_ln49         (sext             ) [ 0000000000000000000000000000000000000000]
B_outp_addr_1     (getelementptr    ) [ 0000000000000000000000000100000000000000]
empty_14          (specregionend    ) [ 0000000000000000000000000000000000000000]
br_ln41           (br               ) [ 0010000000000000000001111111111111111111]
specloopname_ln46 (specloopname     ) [ 0000000000000000000000000000000000000000]
tmp_3             (specregionbegin  ) [ 0000000000000000000000000011111111111111]
zext_ln49         (zext             ) [ 0000000000000000000000000011111111111111]
v23               (load             ) [ 0000000000000000000000000011111111111111]
br_ln47           (br               ) [ 0000000000000000000001111111111111111111]
C_j_0             (phi              ) [ 0000000000000000000000000010000000000000]
icmp_ln47         (icmp             ) [ 0000000000000000000001111111111111111111]
empty_12          (speclooptripcount) [ 0000000000000000000000000000000000000000]
C_j               (add              ) [ 0000000000000000000001111111111111111111]
br_ln47           (br               ) [ 0000000000000000000000000000000000000000]
zext_ln50         (zext             ) [ 0000000000000000000000000000000000000000]
tmp_s             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln50_1       (zext             ) [ 0000000000000000000000000000000000000000]
tmp_10            (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln50_2       (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln50          (sub              ) [ 0000000000000000000000000000000000000000]
add_ln50          (add              ) [ 0000000000000000000000000000000000000000]
sext_ln50         (sext             ) [ 0000000000000000000000000000000000000000]
v2_addr           (getelementptr    ) [ 0000000000000000000000000001110000000000]
add_ln48          (add              ) [ 0000000000000000000000000000000000000000]
sext_ln48         (sext             ) [ 0000000000000000000000000000000000000000]
v5_addr_1         (getelementptr    ) [ 0000000000000000000000000001111111111111]
empty_13          (specregionend    ) [ 0000000000000000000000000000000000000000]
br_ln46           (br               ) [ 0000000000000000000001111111111111111111]
v24               (load             ) [ 0000000000000000000000000000001111000000]
v22               (load             ) [ 0000000000000000000000000000000000111110]
v25               (fmul             ) [ 0000000000000000000000000000000000111110]
v26               (fadd             ) [ 0000000000000000000000000000000000000001]
specloopname_ln47 (specloopname     ) [ 0000000000000000000000000000000000000000]
store_ln53        (store            ) [ 0000000000000000000000000000000000000000]
br_ln47           (br               ) [ 0000000000000000000001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="B_outp_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_outp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v3_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v9/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="B_outp_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="15" slack="0"/>
<pin id="93" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_outp_addr/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="14" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln28/4 v12/13 store_ln37/20 v23/24 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="15" slack="0"/>
<pin id="106" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_addr/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v13/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="v1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="21" slack="0"/>
<pin id="119" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_addr/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="B_outp_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="15" slack="0"/>
<pin id="126" dir="1" index="3" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_outp_addr_2/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="20" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v14/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="v4_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="10" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v4_addr/22 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19/22 "/>
</bind>
</comp>

<comp id="147" class="1004" name="v5_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="15" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v5_addr/23 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln44/23 v22/32 store_ln53/39 "/>
</bind>
</comp>

<comp id="161" class="1004" name="B_outp_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="15" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_outp_addr_1/24 "/>
</bind>
</comp>

<comp id="168" class="1004" name="v2_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="21" slack="0"/>
<pin id="172" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr/26 "/>
</bind>
</comp>

<comp id="175" class="1004" name="v5_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="15" slack="0"/>
<pin id="179" dir="1" index="3" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v5_addr_1/26 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="20" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v24/26 "/>
</bind>
</comp>

<comp id="188" class="1005" name="B_i_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_i_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="B_i_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B_i_0/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="y_0_3_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="1"/>
<pin id="201" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_0_3 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="y_0_3_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="10" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_3/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="B_k_0_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_k_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="B_k_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B_k_0/5 "/>
</bind>
</comp>

<comp id="223" class="1005" name="B_j_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="1"/>
<pin id="225" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_j_0 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="B_j_0_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B_j_0/7 "/>
</bind>
</comp>

<comp id="234" class="1005" name="C_i_0_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_i_0 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="C_i_0_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="C_i_0/21 "/>
</bind>
</comp>

<comp id="245" class="1005" name="y_0_0_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="1"/>
<pin id="247" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_0_0 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="y_0_0_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="10" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_0/22 "/>
</bind>
</comp>

<comp id="257" class="1005" name="C_k_0_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="1"/>
<pin id="259" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_k_0 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="C_k_0_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="C_k_0/24 "/>
</bind>
</comp>

<comp id="269" class="1005" name="C_j_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_j_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="C_j_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="10" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="C_j_0/26 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v16/15 v26/34 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="5"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v15/11 v25/30 "/>
</bind>
</comp>

<comp id="288" class="1005" name="reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v12 v23 "/>
</bind>
</comp>

<comp id="294" class="1005" name="reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v15 v25 "/>
</bind>
</comp>

<comp id="299" class="1005" name="reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v16 v26 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln25_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="B_i_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="B_i/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln33_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="14" slack="0"/>
<pin id="327" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_5_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln33_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="0"/>
<pin id="339" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sub_ln33_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="14" slack="0"/>
<pin id="343" dir="0" index="1" bw="12" slack="0"/>
<pin id="344" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln26_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="10" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="y_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln27_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln28_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="1"/>
<pin id="366" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln28_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="2"/>
<pin id="370" dir="0" index="1" bw="10" slack="0"/>
<pin id="371" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln28_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="15" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln30_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="10" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="B_k_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="B_k/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln33_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln33_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="15" slack="2"/>
<pin id="396" dir="0" index="1" bw="10" slack="0"/>
<pin id="397" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln33_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="15" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln33_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="1"/>
<pin id="406" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln31_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="B_j_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="B_j/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln34_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_8_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="20" slack="0"/>
<pin id="426" dir="0" index="1" bw="10" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln34_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="20" slack="0"/>
<pin id="434" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_9_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="18" slack="0"/>
<pin id="438" dir="0" index="1" bw="10" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln34_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="18" slack="0"/>
<pin id="446" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sub_ln34_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="20" slack="0"/>
<pin id="450" dir="0" index="1" bw="18" slack="0"/>
<pin id="451" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln34_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="21" slack="0"/>
<pin id="456" dir="0" index="1" bw="10" slack="1"/>
<pin id="457" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln34_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="21" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln32_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="15" slack="4"/>
<pin id="466" dir="0" index="1" bw="10" slack="0"/>
<pin id="467" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln32_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="15" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln41_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="4" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/21 "/>
</bind>
</comp>

<comp id="480" class="1004" name="C_i_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C_i/21 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_6_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="14" slack="0"/>
<pin id="488" dir="0" index="1" bw="4" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/21 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln44_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="14" slack="0"/>
<pin id="496" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/21 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_7_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="0"/>
<pin id="500" dir="0" index="1" bw="4" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/21 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln44_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="12" slack="0"/>
<pin id="508" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/21 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sub_ln44_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="14" slack="0"/>
<pin id="512" dir="0" index="1" bw="12" slack="0"/>
<pin id="513" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44/21 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln42_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="10" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/22 "/>
</bind>
</comp>

<comp id="522" class="1004" name="y_0_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_0/22 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln43_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/22 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln44_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="1"/>
<pin id="535" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/23 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln44_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="15" slack="2"/>
<pin id="539" dir="0" index="1" bw="10" slack="0"/>
<pin id="540" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/23 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln44_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="15" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/23 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln46_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="0"/>
<pin id="549" dir="0" index="1" bw="10" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/24 "/>
</bind>
</comp>

<comp id="553" class="1004" name="C_k_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C_k/24 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln49_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="0"/>
<pin id="561" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/24 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln49_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="2"/>
<pin id="565" dir="0" index="1" bw="10" slack="0"/>
<pin id="566" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/24 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sext_ln49_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="15" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/24 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln49_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="1"/>
<pin id="575" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/25 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln47_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="10" slack="0"/>
<pin id="579" dir="0" index="1" bw="10" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/26 "/>
</bind>
</comp>

<comp id="583" class="1004" name="C_j_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C_j/26 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln50_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="0"/>
<pin id="591" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/26 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_s_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="20" slack="0"/>
<pin id="595" dir="0" index="1" bw="10" slack="0"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/26 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln50_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="20" slack="0"/>
<pin id="603" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/26 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_10_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="18" slack="0"/>
<pin id="607" dir="0" index="1" bw="10" slack="0"/>
<pin id="608" dir="0" index="2" bw="1" slack="0"/>
<pin id="609" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/26 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln50_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="18" slack="0"/>
<pin id="615" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/26 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sub_ln50_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="20" slack="0"/>
<pin id="619" dir="0" index="1" bw="18" slack="0"/>
<pin id="620" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/26 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln50_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="21" slack="0"/>
<pin id="625" dir="0" index="1" bw="10" slack="1"/>
<pin id="626" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/26 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln50_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="21" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/26 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add_ln48_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="15" slack="4"/>
<pin id="635" dir="0" index="1" bw="10" slack="0"/>
<pin id="636" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/26 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sext_ln48_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="15" slack="0"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/26 "/>
</bind>
</comp>

<comp id="646" class="1005" name="B_i_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="0"/>
<pin id="648" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="B_i "/>
</bind>
</comp>

<comp id="651" class="1005" name="sub_ln33_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="15" slack="2"/>
<pin id="653" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln33 "/>
</bind>
</comp>

<comp id="661" class="1005" name="y_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="0"/>
<pin id="663" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="666" class="1005" name="v3_addr_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="1"/>
<pin id="668" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v3_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="B_k_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="0"/>
<pin id="676" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="B_k "/>
</bind>
</comp>

<comp id="679" class="1005" name="v0_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="14" slack="1"/>
<pin id="681" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v0_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="zext_ln33_2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="21" slack="1"/>
<pin id="686" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33_2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="v13_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="5"/>
<pin id="691" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="v13 "/>
</bind>
</comp>

<comp id="697" class="1005" name="B_j_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="10" slack="0"/>
<pin id="699" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="B_j "/>
</bind>
</comp>

<comp id="702" class="1005" name="v1_addr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="20" slack="1"/>
<pin id="704" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v1_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="B_outp_addr_2_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="14" slack="6"/>
<pin id="709" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="B_outp_addr_2 "/>
</bind>
</comp>

<comp id="712" class="1005" name="v14_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v14 "/>
</bind>
</comp>

<comp id="720" class="1005" name="C_i_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="0"/>
<pin id="722" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="C_i "/>
</bind>
</comp>

<comp id="725" class="1005" name="sub_ln44_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="15" slack="2"/>
<pin id="727" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln44 "/>
</bind>
</comp>

<comp id="735" class="1005" name="y_0_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="10" slack="0"/>
<pin id="737" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_0 "/>
</bind>
</comp>

<comp id="740" class="1005" name="v4_addr_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="1"/>
<pin id="742" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v4_addr "/>
</bind>
</comp>

<comp id="748" class="1005" name="C_k_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="10" slack="0"/>
<pin id="750" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="C_k "/>
</bind>
</comp>

<comp id="753" class="1005" name="B_outp_addr_1_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="14" slack="1"/>
<pin id="755" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_outp_addr_1 "/>
</bind>
</comp>

<comp id="758" class="1005" name="zext_ln49_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="21" slack="1"/>
<pin id="760" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49 "/>
</bind>
</comp>

<comp id="766" class="1005" name="C_j_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="0"/>
<pin id="768" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="C_j "/>
</bind>
</comp>

<comp id="771" class="1005" name="v2_addr_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="20" slack="1"/>
<pin id="773" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr "/>
</bind>
</comp>

<comp id="776" class="1005" name="v5_addr_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="14" slack="6"/>
<pin id="778" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="v5_addr_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="v24_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v24 "/>
</bind>
</comp>

<comp id="786" class="1005" name="v22_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="83" pin="3"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="115" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="50" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="141" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="168" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="249" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="291"><net_src comp="95" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="297"><net_src comp="284" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="302"><net_src comp="280" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="309"><net_src comp="192" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="192" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="192" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="192" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="325" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="203" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="203" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="203" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="367"><net_src comp="199" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="382"><net_src comp="215" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="44" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="215" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="215" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="407"><net_src comp="211" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="227" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="227" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="48" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="227" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="58" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="227" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="38" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="60" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="227" pin="4"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="42" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="432" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="468"><net_src comp="420" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="478"><net_src comp="238" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="22" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="238" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="28" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="36" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="238" pin="4"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="40" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="238" pin="4"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="42" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="494" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="249" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="44" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="249" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="48" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="249" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="536"><net_src comp="245" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="537" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="551"><net_src comp="261" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="44" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="261" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="48" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="261" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="563" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="576"><net_src comp="257" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="273" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="44" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="273" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="48" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="273" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="58" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="273" pin="4"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="38" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="60" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="273" pin="4"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="42" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="605" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="601" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="613" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="623" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="637"><net_src comp="589" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="633" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="649"><net_src comp="311" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="654"><net_src comp="341" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="664"><net_src comp="353" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="669"><net_src comp="76" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="677"><net_src comp="384" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="682"><net_src comp="102" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="687"><net_src comp="404" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="692"><net_src comp="109" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="700"><net_src comp="414" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="705"><net_src comp="115" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="710"><net_src comp="122" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="715"><net_src comp="128" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="723"><net_src comp="480" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="728"><net_src comp="510" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="738"><net_src comp="522" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="743"><net_src comp="134" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="751"><net_src comp="553" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="756"><net_src comp="161" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="761"><net_src comp="573" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="769"><net_src comp="583" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="774"><net_src comp="168" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="779"><net_src comp="175" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="784"><net_src comp="182" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="789"><net_src comp="154" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="280" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v5 | {23 39 }
 - Input state : 
	Port: top : v0 | {5 6 }
	Port: top : v1 | {7 8 9 10 }
	Port: top : v2 | {26 27 28 29 }
	Port: top : v3 | {3 4 }
	Port: top : v4 | {22 23 }
	Port: top : v5 | {32 33 }
  - Chain level:
	State 1
	State 2
		icmp_ln25 : 1
		B_i : 1
		br_ln25 : 2
		tmp_4 : 1
		zext_ln33 : 2
		tmp_5 : 1
		zext_ln33_1 : 2
		sub_ln33 : 3
	State 3
		icmp_ln26 : 1
		y : 1
		br_ln26 : 2
		zext_ln27 : 1
		v3_addr : 2
		v9 : 3
	State 4
		add_ln28 : 1
		sext_ln28 : 2
		B_outp_addr : 3
		store_ln28 : 4
	State 5
		icmp_ln30 : 1
		B_k : 1
		br_ln30 : 2
		zext_ln33_3 : 1
		add_ln33 : 2
		sext_ln33 : 3
		v0_addr : 4
		v13 : 5
	State 6
	State 7
		icmp_ln31 : 1
		B_j : 1
		br_ln31 : 2
		zext_ln34 : 1
		tmp_8 : 1
		zext_ln34_1 : 2
		tmp_9 : 1
		zext_ln34_2 : 2
		sub_ln34 : 3
		add_ln34 : 4
		sext_ln34 : 5
		v1_addr : 6
		add_ln32 : 2
		sext_ln32 : 3
		B_outp_addr_2 : 4
		v14 : 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		icmp_ln41 : 1
		C_i : 1
		br_ln41 : 2
		tmp_6 : 1
		zext_ln44 : 2
		tmp_7 : 1
		zext_ln44_1 : 2
		sub_ln44 : 3
	State 22
		icmp_ln42 : 1
		y_0 : 1
		br_ln42 : 2
		zext_ln43 : 1
		v4_addr : 2
		v19 : 3
	State 23
		add_ln44 : 1
		sext_ln44 : 2
		v5_addr : 3
		store_ln44 : 4
	State 24
		icmp_ln46 : 1
		C_k : 1
		br_ln46 : 2
		zext_ln49_1 : 1
		add_ln49 : 2
		sext_ln49 : 3
		B_outp_addr_1 : 4
		v23 : 5
	State 25
	State 26
		icmp_ln47 : 1
		C_j : 1
		br_ln47 : 2
		zext_ln50 : 1
		tmp_s : 1
		zext_ln50_1 : 2
		tmp_10 : 1
		zext_ln50_2 : 2
		sub_ln50 : 3
		add_ln50 : 4
		sext_ln50 : 5
		v2_addr : 6
		add_ln48 : 2
		sext_ln48 : 3
		v5_addr_1 : 4
		v24 : 7
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_280     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_284     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |     B_i_fu_311     |    0    |    0    |    13   |
|          |      y_fu_353      |    0    |    0    |    14   |
|          |   add_ln28_fu_368  |    0    |    0    |    21   |
|          |     B_k_fu_384     |    0    |    0    |    14   |
|          |   add_ln33_fu_394  |    0    |    0    |    21   |
|          |     B_j_fu_414     |    0    |    0    |    14   |
|          |   add_ln34_fu_454  |    0    |    0    |    21   |
|    add   |   add_ln32_fu_464  |    0    |    0    |    21   |
|          |     C_i_fu_480     |    0    |    0    |    13   |
|          |     y_0_fu_522     |    0    |    0    |    14   |
|          |   add_ln44_fu_537  |    0    |    0    |    21   |
|          |     C_k_fu_553     |    0    |    0    |    14   |
|          |   add_ln49_fu_563  |    0    |    0    |    21   |
|          |     C_j_fu_583     |    0    |    0    |    14   |
|          |   add_ln50_fu_623  |    0    |    0    |    21   |
|          |   add_ln48_fu_633  |    0    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln25_fu_305  |    0    |    0    |    9    |
|          |  icmp_ln26_fu_347  |    0    |    0    |    13   |
|          |  icmp_ln30_fu_378  |    0    |    0    |    13   |
|   icmp   |  icmp_ln31_fu_408  |    0    |    0    |    13   |
|          |  icmp_ln41_fu_474  |    0    |    0    |    9    |
|          |  icmp_ln42_fu_516  |    0    |    0    |    13   |
|          |  icmp_ln46_fu_547  |    0    |    0    |    13   |
|          |  icmp_ln47_fu_577  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln33_fu_341  |    0    |    0    |    19   |
|    sub   |   sub_ln34_fu_448  |    0    |    0    |    21   |
|          |   sub_ln44_fu_510  |    0    |    0    |    19   |
|          |   sub_ln50_fu_617  |    0    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_4_fu_317    |    0    |    0    |    0    |
|          |    tmp_5_fu_329    |    0    |    0    |    0    |
|          |    tmp_8_fu_424    |    0    |    0    |    0    |
|bitconcatenate|    tmp_9_fu_436    |    0    |    0    |    0    |
|          |    tmp_6_fu_486    |    0    |    0    |    0    |
|          |    tmp_7_fu_498    |    0    |    0    |    0    |
|          |    tmp_s_fu_593    |    0    |    0    |    0    |
|          |    tmp_10_fu_605   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln33_fu_325  |    0    |    0    |    0    |
|          | zext_ln33_1_fu_337 |    0    |    0    |    0    |
|          |  zext_ln27_fu_359  |    0    |    0    |    0    |
|          |  zext_ln28_fu_364  |    0    |    0    |    0    |
|          | zext_ln33_3_fu_390 |    0    |    0    |    0    |
|          | zext_ln33_2_fu_404 |    0    |    0    |    0    |
|          |  zext_ln34_fu_420  |    0    |    0    |    0    |
|          | zext_ln34_1_fu_432 |    0    |    0    |    0    |
|   zext   | zext_ln34_2_fu_444 |    0    |    0    |    0    |
|          |  zext_ln44_fu_494  |    0    |    0    |    0    |
|          | zext_ln44_1_fu_506 |    0    |    0    |    0    |
|          |  zext_ln43_fu_528  |    0    |    0    |    0    |
|          | zext_ln44_2_fu_533 |    0    |    0    |    0    |
|          | zext_ln49_1_fu_559 |    0    |    0    |    0    |
|          |  zext_ln49_fu_573  |    0    |    0    |    0    |
|          |  zext_ln50_fu_589  |    0    |    0    |    0    |
|          | zext_ln50_1_fu_601 |    0    |    0    |    0    |
|          | zext_ln50_2_fu_613 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln28_fu_373  |    0    |    0    |    0    |
|          |  sext_ln33_fu_399  |    0    |    0    |    0    |
|          |  sext_ln34_fu_459  |    0    |    0    |    0    |
|   sext   |  sext_ln32_fu_469  |    0    |    0    |    0    |
|          |  sext_ln44_fu_542  |    0    |    0    |    0    |
|          |  sext_ln49_fu_568  |    0    |    0    |    0    |
|          |  sext_ln50_fu_628  |    0    |    0    |    0    |
|          |  sext_ln48_fu_638  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   1165  |
|----------|--------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|B_outp|   32   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   32   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    B_i_0_reg_188    |    4   |
|     B_i_reg_646     |    4   |
|    B_j_0_reg_223    |   10   |
|     B_j_reg_697     |   10   |
|    B_k_0_reg_211    |   10   |
|     B_k_reg_674     |   10   |
|B_outp_addr_1_reg_753|   14   |
|B_outp_addr_2_reg_707|   14   |
|    C_i_0_reg_234    |    4   |
|     C_i_reg_720     |    4   |
|    C_j_0_reg_269    |   10   |
|     C_j_reg_766     |   10   |
|    C_k_0_reg_257    |   10   |
|     C_k_reg_748     |   10   |
|       reg_288       |   32   |
|       reg_294       |   32   |
|       reg_299       |   32   |
|   sub_ln33_reg_651  |   15   |
|   sub_ln44_reg_725  |   15   |
|   v0_addr_reg_679   |   14   |
|     v13_reg_689     |   32   |
|     v14_reg_712     |   32   |
|   v1_addr_reg_702   |   20   |
|     v22_reg_786     |   32   |
|     v24_reg_781     |   32   |
|   v2_addr_reg_771   |   20   |
|   v3_addr_reg_666   |   10   |
|   v4_addr_reg_740   |   10   |
|  v5_addr_1_reg_776  |   14   |
|    y_0_0_reg_245    |   10   |
|    y_0_3_reg_199    |   10   |
|     y_0_reg_735     |   10   |
|      y_reg_661      |   10   |
| zext_ln33_2_reg_684 |   21   |
|  zext_ln49_reg_758  |   21   |
+---------------------+--------+
|        Total        |   548  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_95 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_95 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_109 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_128 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_141 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_154 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_154 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_182 |  p0  |   2  |  20  |   40   ||    9    |
|   y_0_3_reg_199   |  p0  |   2  |  10  |   20   ||    9    |
|   B_k_0_reg_211   |  p0  |   2  |  10  |   20   ||    9    |
|   y_0_0_reg_245   |  p0  |   2  |  10  |   20   ||    9    |
|   C_k_0_reg_257   |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_280    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_284    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_284    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   632  || 28.3955 ||   156   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1165  |    -   |
|   Memory  |   32   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   28   |    -   |   156  |    -   |
|  Register |    -   |    -   |    -   |   548  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   32   |    5   |   28   |   896  |  1321  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
