#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Dec 16 15:41:52 2017
# Process ID: 776
# Current directory: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1
# Command line: vivado.exe -log uc_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uc_system_wrapper.tcl -notrace
# Log file: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/uc_system_wrapper.vdi
# Journal file: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source uc_system_wrapper.tcl -notrace
Command: open_checkpoint D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/uc_system_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 214.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/.Xil/Vivado-776-DESKTOP-3JQ772D/dcp3/uc_system_wrapper_board.xdc]
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/.Xil/Vivado-776-DESKTOP-3JQ772D/dcp3/uc_system_wrapper_board.xdc]
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/.Xil/Vivado-776-DESKTOP-3JQ772D/dcp3/uc_system_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1159.211 ; gain = 573.375
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/.Xil/Vivado-776-DESKTOP-3JQ772D/dcp3/uc_system_wrapper_early.xdc]
Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/.Xil/Vivado-776-DESKTOP-3JQ772D/dcp3/uc_system_wrapper.xdc]
Finished Parsing XDC File [D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/.Xil/Vivado-776-DESKTOP-3JQ772D/dcp3/uc_system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1159.211 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1159.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 64 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1159.473 ; gain = 950.883
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-csg324'
Begin power optimizations | Checksum: 177c9488a
INFO: [Pwropt 34-50] Optimizing power for module uc_system_wrapper ...
INFO: [Pwropt 34-207] Design is in partially-placed state. Running in partially-placed mode.
PSMgr Creation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1328.582 ; gain = 0.211
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[3] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[46] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[48] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Write_ICache_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[10] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[12] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[13] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[14] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[15] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[8] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[9] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[16] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[17] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[18] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[19] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[20] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[21] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[22] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[23] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[24] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[25] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[26] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[27] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[28] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[29] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[30] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s2_wrdata_bo_reg[31] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[16] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[17] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[18] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[19] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[20] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[21] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[22] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[23] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[24] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[25] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[26] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[27] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[28] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[29] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[30] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/BRAM_Interconnect_0/inst/s3_wrdata_bo_reg[31] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of uc_system_i/Timer_0/inst/timer_val_bo_reg[15] does not fanout to any other flop but itself
Found 224 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1340.277 ; gain = 11.906
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.410 . Memory (MB): peak = 1340.277 ; gain = 0.000
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 62 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1347.820 ; gain = 7.543
Power optimization passes: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1347.820 ; gain = 19.449

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.711 . Memory (MB): peak = 1347.820 ; gain = 0.000


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design uc_system_wrapper ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 173 accepted clusters 173

Number of Slice Registers augmented: 373 newly gated: 228 Total: 2245
Number of SRLs augmented: 0  newly gated: 0 Total: 95
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Number of Flops added for Enable Generation: 0

Flops dropped: 4/621 RAMS dropped: 0/0 Clusters dropped: 4/173 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1e65e95e7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1e65e95e7
Power optimization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1347.820 ; gain = 187.973
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 83 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16c06a796

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.437 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 14 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 16c06a796

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 3 Remap
Phase 3 Remap | Checksum: 19e2f1d09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 170 cells and removed 226 cells
Ending Logic Optimization Task | Checksum: 19e2f1d09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1347.820 ; gain = 0.000
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.820 ; gain = 188.348
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/uc_system_wrapper_pwropt.dcp' has been generated.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-csg324'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1347.820 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10315832f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb85fc5e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135c9976a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135c9976a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1347.820 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 135c9976a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b2f05124

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b2f05124

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1641eb9a8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11ade20fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c78adbf4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d8e9ccdd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 519b32d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 128c56a6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 128c56a6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1347.820 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 128c56a6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a58fdebe

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a58fdebe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.665. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2047c3bb3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.820 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2047c3bb3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2047c3bb3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2047c3bb3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e977aa30

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.820 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e977aa30

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.820 ; gain = 0.000
Ending Placer Task | Checksum: 13b249779

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.820 ; gain = 0.000
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1347.820 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.425 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/uc_system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1347.820 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1347.820 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1347.820 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.428 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/uc_system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-csg324'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ec9ba5fc ConstDB: 0 ShapeSum: 4e88f17d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1045806c8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1045806c8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1045806c8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1045806c8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1347.820 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21405d905

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.853  | TNS=0.000  | WHS=-0.246 | THS=-49.161|

Phase 2 Router Initialization | Checksum: 1d03cfeda

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14a3c14c4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 417
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.283  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16fd94355

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1347.820 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 16fd94355

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1adbb500c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.370  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1adbb500c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1adbb500c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1347.820 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1adbb500c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d1b9eb8f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.370  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1885e0ac5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1347.820 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1885e0ac5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.627976 %
  Global Horizontal Routing Utilization  = 0.872265 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1075f4240

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1075f4240

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a65b1973

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1347.820 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.370  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: a65b1973

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1347.820 ; gain = 0.000

Routing Is Done.
127 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1347.820 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.568 . Memory (MB): peak = 1347.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/uc_system_wrapper_routed.dcp' has been generated.
Command: report_drc -file uc_system_wrapper_drc_routed.rpt -pb uc_system_wrapper_drc_routed.pb -rpx uc_system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/uc_system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file uc_system_wrapper_methodology_drc_routed.rpt -rpx uc_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/impl_1/uc_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file uc_system_wrapper_power_routed.rpt -pb uc_system_wrapper_power_summary_routed.pb -rpx uc_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
134 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 15:43:35 2017...
