// Seed: 2603848808
module module_0 (
    input uwire   id_0,
    input supply0 id_1,
    input uwire   id_2
);
  parameter id_4 = 1 <-> 1 - 1;
endmodule
module module_1 (
    output wor void id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5
);
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd94
) (
    output uwire id_0,
    input tri0 id_1
    , id_8,
    input tri1 id_2,
    output supply0 id_3
    , id_9,
    input supply1 _id_4
    , id_10,
    input tri0 id_5,
    output tri0 id_6
);
  wire [-1  &  -1 : -1  !=  id_4] id_11;
  assign id_10 = id_5;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1
  );
  logic id_12;
  ;
  struct packed {
    logic id_13;
    logic id_14;
  } id_15 = -1 ^ 1;
  assign id_8 = id_12;
endmodule
