GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\gowin_rpll\TMDS_rPLL.v'
Analyzing Verilog file 'C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\planes\foreground\foregroundPlane.v'
Analyzing Verilog file 'C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\top.v'
Undeclared symbol 'serial_clk', assumed default net type 'wire'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\top.v":55)
Undeclared symbol 'pix_clk', assumed default net type 'wire'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\top.v":56)
Undeclared symbol 'reset_n', assumed default net type 'wire'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\top.v":57)
Analyzing Verilog file 'C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\videoPlanes.v'
Analyzing Verilog file 'C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\clockGenerator.v'
Undeclared symbol 'O_pll_lock', assumed default net type 'wire'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\clockGenerator.v":19)
Compiling module 'top'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\top.v":24)
Compiling module 'clockGenerator'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\clockGenerator.v":1)
Compiling module 'TMDS_rPLL'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\gowin_rpll\TMDS_rPLL.v":9)
WARN  (EX2452) : Invert of if-condition matches sensitivity list edge, this is unconventional("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\clockGenerator.v":42)
Compiling module 'foregroundPlane'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\planes\foreground\foregroundPlane.v":2)
Compiling module 'videoPlanes'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\videoPlanes.v":17)
Compiling module 'DVI_TX_Top'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\dvi_tx\dvi_tx.v":1035)
Compiling module '**'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\src\dvi_tx\dvi_tx.v":0)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\impl\gwsynthesis\hdmi.vg" completed
[100%] Generate report file "C:\Users\jordi\OneDrive\Documents\Projects\FPGA\vdp20k\impl\gwsynthesis\hdmi_syn.rpt.html" completed
GowinSynthesis finish
