#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e4543d0ff0 .scope module, "Full_Adder_32bit" "Full_Adder_32bit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e45443e960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e4543d17c0_0 .net *"_ivl_10", 0 0, L_000001e45443e960;  1 drivers
v000001e4543d1400_0 .net *"_ivl_11", 32 0, L_000001e45443cb30;  1 drivers
v000001e4543d1fe0_0 .net *"_ivl_13", 32 0, L_000001e45443d210;  1 drivers
L_000001e45443e9a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e4543d1e00_0 .net *"_ivl_16", 31 0, L_000001e45443e9a8;  1 drivers
v000001e4543d15e0_0 .net *"_ivl_17", 32 0, L_000001e454486ab0;  1 drivers
v000001e4543d2120_0 .net *"_ivl_3", 32 0, L_000001e45443d3f0;  1 drivers
L_000001e45443e918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e4543d1680_0 .net *"_ivl_6", 0 0, L_000001e45443e918;  1 drivers
v000001e4543d1720_0 .net *"_ivl_7", 32 0, L_000001e45443ca90;  1 drivers
o000001e4543ea158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e4543d1860_0 .net "a", 31 0, o000001e4543ea158;  0 drivers
o000001e4543ea188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e4543d1220_0 .net "b", 31 0, o000001e4543ea188;  0 drivers
o000001e4543ea1b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e4543d12c0_0 .net "cin", 0 0, o000001e4543ea1b8;  0 drivers
v000001e4543d1900_0 .net "cout", 0 0, L_000001e45443e430;  1 drivers
v000001e4543d1cc0_0 .net "sum", 31 0, L_000001e45443e6b0;  1 drivers
L_000001e45443e430 .part L_000001e454486ab0, 32, 1;
L_000001e45443e6b0 .part L_000001e454486ab0, 0, 32;
L_000001e45443d3f0 .concat [ 32 1 0 0], o000001e4543ea158, L_000001e45443e918;
L_000001e45443ca90 .concat [ 32 1 0 0], o000001e4543ea188, L_000001e45443e960;
L_000001e45443cb30 .arith/sum 33, L_000001e45443d3f0, L_000001e45443ca90;
L_000001e45443d210 .concat [ 1 32 0 0], o000001e4543ea1b8, L_000001e45443e9a8;
L_000001e454486ab0 .arith/sum 33, L_000001e45443cb30, L_000001e45443d210;
S_000001e4543e3150 .scope module, "Full_Subtractor_32bit" "Full_Subtractor_32bit" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 32 "difference";
    .port_info 4 /OUTPUT 1 "borrow";
v000001e4543d1b80_0 .net *"_ivl_11", 32 0, L_000001e4544877d0;  1 drivers
v000001e4543d1360_0 .net *"_ivl_13", 32 0, L_000001e454488450;  1 drivers
L_000001e45443ea80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e4543d1a40_0 .net *"_ivl_16", 31 0, L_000001e45443ea80;  1 drivers
v000001e4543d19a0_0 .net *"_ivl_17", 32 0, L_000001e454487ff0;  1 drivers
L_000001e45443e9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e4543d1ae0_0 .net/2u *"_ivl_3", 0 0, L_000001e45443e9f0;  1 drivers
v000001e4543d1d60_0 .net *"_ivl_5", 32 0, L_000001e454486b50;  1 drivers
L_000001e45443ea38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e4543d1ea0_0 .net/2u *"_ivl_7", 0 0, L_000001e45443ea38;  1 drivers
v000001e45443d670_0 .net *"_ivl_9", 32 0, L_000001e454487f50;  1 drivers
o000001e4543ea4b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e45443e070_0 .net "a", 31 0, o000001e4543ea4b8;  0 drivers
o000001e4543ea4e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e45443d490_0 .net "b", 31 0, o000001e4543ea4e8;  0 drivers
o000001e4543ea518 .functor BUFZ 1, C4<z>; HiZ drive
v000001e45443d530_0 .net "bin", 0 0, o000001e4543ea518;  0 drivers
v000001e45443d710_0 .net "borrow", 0 0, L_000001e454487e10;  1 drivers
v000001e45443cd10_0 .net "difference", 31 0, L_000001e454486dd0;  1 drivers
L_000001e454487e10 .part L_000001e454487ff0, 32, 1;
L_000001e454486dd0 .part L_000001e454487ff0, 0, 32;
L_000001e454486b50 .concat [ 32 1 0 0], o000001e4543ea4b8, L_000001e45443e9f0;
L_000001e454487f50 .concat [ 32 1 0 0], o000001e4543ea4e8, L_000001e45443ea38;
L_000001e4544877d0 .arith/sub 33, L_000001e454486b50, L_000001e454487f50;
L_000001e454488450 .concat [ 1 32 0 0], o000001e4543ea518, L_000001e45443ea80;
L_000001e454487ff0 .arith/sub 33, L_000001e4544877d0, L_000001e454488450;
S_000001e4543e32e0 .scope module, "multiplier_top" "multiplier_top" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "done";
v000001e45443ddf0_0 .net "add", 0 0, v000001e45443cdb0_0;  1 drivers
o000001e4543ea6c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e45443de90_0 .net "clk", 0 0, o000001e4543ea6c8;  0 drivers
v000001e45443df30_0 .net "clr", 0 0, v000001e45443d2b0_0;  1 drivers
o000001e4543eaba8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001e45443e110_0 .net "data_in", 7 0, o000001e4543eaba8;  0 drivers
v000001e45443d0d0_0 .net "decB", 0 0, v000001e45443da30_0;  1 drivers
v000001e45443d350_0 .net "done", 0 0, v000001e45443cef0_0;  1 drivers
v000001e45443d170_0 .net "eqz", 0 0, L_000001e4544886d0;  1 drivers
v000001e45443e570_0 .net "ldA", 0 0, v000001e45443e610_0;  1 drivers
v000001e45443e1b0_0 .net "ldB", 0 0, v000001e45443d5d0_0;  1 drivers
v000001e45443e250_0 .net "ldM", 0 0, v000001e45443c9f0_0;  1 drivers
o000001e4543ea848 .functor BUFZ 1, C4<z>; HiZ drive
v000001e45443e2f0_0 .net "start", 0 0, o000001e4543ea848;  0 drivers
S_000001e4543d4b40 .scope module, "CP" "controlpath" 4 10, 5 1 0, S_000001e4543e32e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "eqz";
    .port_info 3 /OUTPUT 1 "ldA";
    .port_info 4 /OUTPUT 1 "ldB";
    .port_info 5 /OUTPUT 1 "ldM";
    .port_info 6 /OUTPUT 1 "add";
    .port_info 7 /OUTPUT 1 "decB";
    .port_info 8 /OUTPUT 1 "clr";
    .port_info 9 /OUTPUT 1 "done";
P_000001e4543e3470 .param/l "S0" 0 5 8, C4<000>;
P_000001e4543e34a8 .param/l "S1" 0 5 8, C4<001>;
P_000001e4543e34e0 .param/l "S2" 0 5 8, C4<010>;
P_000001e4543e3518 .param/l "S3" 0 5 8, C4<011>;
P_000001e4543e3550 .param/l "S4" 0 5 8, C4<100>;
P_000001e4543e3588 .param/l "S5" 0 5 8, C4<101>;
v000001e45443cdb0_0 .var "add", 0 0;
v000001e45443c950_0 .net "clk", 0 0, o000001e4543ea6c8;  alias, 0 drivers
v000001e45443d2b0_0 .var "clr", 0 0;
v000001e45443da30_0 .var "decB", 0 0;
v000001e45443cef0_0 .var "done", 0 0;
v000001e45443e7f0_0 .net "eqz", 0 0, L_000001e4544886d0;  alias, 1 drivers
v000001e45443e610_0 .var "ldA", 0 0;
v000001e45443d5d0_0 .var "ldB", 0 0;
v000001e45443c9f0_0 .var "ldM", 0 0;
v000001e45443d7b0_0 .net "start", 0 0, o000001e4543ea848;  alias, 0 drivers
v000001e45443cf90_0 .var "state", 2 0;
E_000001e4543d3ec0 .event anyedge, v000001e45443cf90_0;
E_000001e4543d3dc0 .event posedge, v000001e45443c950_0;
S_000001e4543dfec0 .scope module, "DP" "datapath" 4 9, 6 1 0, S_000001e4543e32e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "ldA";
    .port_info 3 /INPUT 1 "ldB";
    .port_info 4 /INPUT 1 "ldM";
    .port_info 5 /INPUT 1 "add";
    .port_info 6 /INPUT 1 "decB";
    .port_info 7 /OUTPUT 1 "eqz";
    .port_info 8 /INPUT 8 "data_in";
v000001e45443dad0_0 .var "A", 7 0;
v000001e45443dd50_0 .var "B", 7 0;
v000001e45443cbd0_0 .var "M", 7 0;
v000001e45443d990_0 .net *"_ivl_0", 31 0, L_000001e454488590;  1 drivers
L_000001e45443eac8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45443d030_0 .net *"_ivl_3", 23 0, L_000001e45443eac8;  1 drivers
L_000001e45443eb10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45443db70_0 .net/2u *"_ivl_4", 31 0, L_000001e45443eb10;  1 drivers
v000001e45443d850_0 .net "add", 0 0, v000001e45443cdb0_0;  alias, 1 drivers
v000001e45443cc70_0 .net "clk", 0 0, o000001e4543ea6c8;  alias, 0 drivers
v000001e45443d8f0_0 .net "clr", 0 0, v000001e45443d2b0_0;  alias, 1 drivers
v000001e45443ce50_0 .net "data_in", 7 0, o000001e4543eaba8;  alias, 0 drivers
v000001e45443e390_0 .net "decB", 0 0, v000001e45443da30_0;  alias, 1 drivers
v000001e45443dfd0_0 .net "eqz", 0 0, L_000001e4544886d0;  alias, 1 drivers
v000001e45443dc10_0 .net "ldA", 0 0, v000001e45443e610_0;  alias, 1 drivers
v000001e45443e750_0 .net "ldB", 0 0, v000001e45443d5d0_0;  alias, 1 drivers
v000001e45443dcb0_0 .net "ldM", 0 0, v000001e45443c9f0_0;  alias, 1 drivers
E_000001e4543d3600 .event posedge, v000001e45443d2b0_0, v000001e45443c950_0;
L_000001e454488590 .concat [ 8 24 0 0], v000001e45443dd50_0, L_000001e45443eac8;
L_000001e4544886d0 .cmp/eq 32, L_000001e454488590, L_000001e45443eb10;
    .scope S_000001e4543dfec0;
T_0 ;
    %wait E_000001e4543d3600;
    %load/vec4 v000001e45443d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e45443dad0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e45443dc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e45443ce50_0;
    %assign/vec4 v000001e45443dad0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e4543dfec0;
T_1 ;
    %wait E_000001e4543d3600;
    %load/vec4 v000001e45443d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e45443dd50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e45443e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001e45443ce50_0;
    %assign/vec4 v000001e45443dd50_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e4543dfec0;
T_2 ;
    %wait E_000001e4543d3600;
    %load/vec4 v000001e45443d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e45443cbd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e45443dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e45443cbd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001e45443d850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001e45443cbd0_0;
    %load/vec4 v000001e45443dad0_0;
    %add;
    %assign/vec4 v000001e45443cbd0_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e4543dfec0;
T_3 ;
    %wait E_000001e4543d3600;
    %load/vec4 v000001e45443d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e45443dd50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e45443e390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001e45443dd50_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001e45443dd50_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e4543d4b40;
T_4 ;
    %wait E_000001e4543d3dc0;
    %load/vec4 v000001e45443cf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e45443cf90_0, 0;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v000001e45443d7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e45443cf90_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e45443cf90_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e45443cf90_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e45443cf90_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000001e45443e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e45443cf90_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e45443cf90_0, 0;
T_4.11 ;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e45443cf90_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e45443cf90_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e4543d4b40;
T_5 ;
    %wait E_000001e4543d3ec0;
    %pushi/vec4 0, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001e45443cef0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e45443d2b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e45443da30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e45443cdb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e45443c9f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e45443d5d0_0, 0, 1;
    %store/vec4 v000001e45443e610_0, 0, 1;
    %load/vec4 v000001e45443cf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e45443d2b0_0, 0, 1;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e45443e610_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e45443d5d0_0, 0, 1;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e45443c9f0_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e45443cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e45443da30_0, 0, 1;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e45443cef0_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "Full_Adder_32bit.v";
    "Full_Subtractor_32bit.v";
    "top_level_module.v";
    "controlpath.v";
    "datapath.v";
