<!DOCTYPE html>
<!-- Make light mode the default for articles since this works better with
    images with a white background and code highlighting. -->
<html lang="en" data-bs-theme=light>
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
  <meta name="author" content="James W. Hanlon">
  <title>Writing synthesizableÂ Verilog</title>
  <link rel="icon" type="image/png" sizes="32x32" href="./theme/images/favicon-32x32.png">
  <link rel="icon" type="image/png" sizes="16x16" href="./theme/images/favicon-16x16.png">
  <!-- Default Pygments style -->
  <link rel="stylesheet" type="text/css" href="./theme/css/pygments.css" id="pygments-style"/>
  <link rel="stylesheet" type="text/css" href="./theme/css/main.css"/>
  <link href="https://jameswhanlon.com/reeds/atom.xml"
        type="application/atom+xml" rel="alternate"
        title="James W. Hanlon Atom Feed" />
  <link href="https://jameswhanlon.com/reeds/rss.xml"
        type="application/rss+xml" rel="alternate"
        title="James W. Hanlon RSS Feed" />
  <!-- MathJax -->
  <script>
  MathJax = { tex: { inlineMath: [['$', '$'], ['\\(', '\\)']] },
              svg: { fontCache: 'global' } };
  </script>
  <script type="text/javascript" id="MathJax-script" async
    src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-svg.js">
  </script>
  <script src="./theme/js/bundle.js"></script>
  <script data-goatcounter="https://jameswhanlon.goatcounter.com/count"
          async src="//gc.zgo.at/count.js"></script>
</head>
<body>
  <header>
  <nav class="navbar navbar-expand-md navbar-dark fixed-top bg-dark">
    <div class="container-fluid">
      <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarCollapse" aria-controls="navbarCollapse" aria-expanded="false" aria-label="Toggle navigation">
        <span class="navbar-toggler-icon"></span>
      </button>
      <div class="collapse navbar-collapse" id="navbarCollapse">
        <ul class="navbar-nav me-auto mb-2 mb-md-0 text-uppercase">
          <li class="nav-item">
              <a class="nav-link" href="/index.html">notes</a>
          </li>
          <li class="nav-item">
              <a class="nav-link" href="/projects.html">projects</a>
          </li>
          <li class="nav-item">
              <a class="nav-link" href="/archive.html">archive</a>
          </li>
          <li class="nav-item">
              <a class="nav-link" href="/about.html">about</a>
          </li>
          <li class="nav-item">
              <a class="nav-link" href="/links.html">links</a>
          </li>
        </ul>
        <a class="navbar-brand" href="#">James W. Hanlon</a>
        <button class="btn btn-secondary" type="button" onclick="toggleMode(this)">
          <!-- Initial button state -->
            <i class="bi bi-moon-fill"></i>
        </button>
      </div>
    </div>
  </nav>
  </header>

  <main class="flex-shrink-0">
  <div class="container">
  <h1>
    Writing synthesizable&nbsp;Verilog
  </h1>
  <div class="lead">
    <time class="published" datetime="2018-05-04T00:00:00+02:00">
      04 May 2018
    </time><br>
      <span class="article-tag small"><a href="/tag/computing.html">computing</a></span>
      <span class="article-tag small"><a href="/tag/microelectronics.html">microelectronics</a></span>
      <span class="article-tag small"><a href="/tag/programming-languages.html">programming-languages</a></span>
      <span class="article-tag small"><a href="/tag/verilog.html">verilog</a></span>
  </div>
  <div class="article-body">
    <blockquote>
<p><strong><em><span class="caps">NOTE</span>:</em></strong>  Updated February 2024 with improvements and new&nbsp;guidance.</p>
</blockquote>
<p>In the last year, I&#8217;ve started from scratch writing SystemVerilog for hardware
design. Coming from a software background where I was mainly using C/C++ and
Python, it has been interesting to experience the contrasting philosophy and
mindset associated with using a language to describe hardware circuits. Much of
this is because SystemVerilog provides little abstraction of hardware
structures, and only through disciplined/idiomatic use, can efficient designs
be implemented. A compounding issue is that complex hardware designs rely on a
complex ecosystem of proprietary&nbsp;tooling.</p>
<p>As I see it, there are three aspects to writing synthesizable SystemVerilog
code: the particular features of the language to use, the style and idioms
employed in using those features, and the tooling support for a design. Good
coding style can help achieve better results in synthesis and simulation, as
well as producing code that contains less errors and is understandable,
reusable, and easily modifiable. Many of the observations in this note relate
to coding style. The next sections give some context around the use of
SystemVerilog in digital design, or you can <a href="#guidance">skip ahead</a> to the&nbsp;guidance.</p>
<h3>The SystemVerilog&nbsp;language</h3>
<p>SystemVerilog (which subsumed Verilog as of the 2009 standardisation) is a
unified language, serving distinct purposes of modern hardware design. These
can be enumerated&nbsp;as:</p>
<ul>
<li>Circuit design/specification at different levels of abstraction:<ul>
<li>Behavioural.</li>
<li>Structural/register-transfer level (<span class="caps">RTL</span>).</li>
<li>Gate.</li>
<li>Switch/transistor.</li>
</ul>
</li>
<li>Testbench-based&nbsp;verification.</li>
<li>Specification of formal&nbsp;properties.</li>
<li>Specification of functional&nbsp;coverage.</li>
</ul>
<p>SystemVerilog provides specific features to serve each of these
purposes. For circuit specification, each level of abstraction uses a different
language subset, generally with fewer features at lower levels. Behavioural
design uses the procedural features of SystemVerilog (with little regard for the
structural realisation of the circuit). <span class="caps">RTL</span> design specifies a circuit in terms
of data flow through registers and logical operations. Gate- and switch-level
design use only primitive operations. Typical modern hardware design uses a mix
of register-transfer- and gate-level&nbsp;design.</p>
<p>It is interesting to note that the SystemVerilog specification does not specify
which features are synthesizable; that depends on the tooling&nbsp;used.</p>
<h3>Tooling</h3>
<p>There is a variety of standard tooling that is used with SystemVerilog, and
indeed other hardware description languages (HDLs). This includes simulation,
formal analysis/model checking, formal equivalence checking, coverage analysis,
synthesis and physical layout, known collectively as electronic design
automation tools (<span class="caps">EDA</span>). Since standard <span class="caps">EDA</span> tooling is developed and maintained
as proprietary and closed-source software by companies like Cadence, Synopsys
and Mentor, the tooling options are&nbsp;multiplied.</p>
<p>In contrast with the open-source software ecosystems of programming languages
(for example), closed-source <span class="caps">EDA</span> tools do not benefit from the scale and
momentum of open projects, in the way that conventional software languages do,
with a one (or perhaps two) compilers and associated tooling such as debuggers
and program analysers. Such a fragmented ecosystem inevitably has a larger
variability in precisely how features of SystemVerilog language are implemented
and which features are not supported, particularly since there is no standard
synthesizable subset. Consequently, engineers using SystemVerilog/HDLs with
proprietary <span class="caps">EDA</span> tools do so conservatively, sticking to a lowest common
denominator of the language features (within their chosen synthesizable
subset), to ensure compatibility and good&nbsp;results.</p>
<hr>

<p><a name="guidance" class="anchor"></a></p>
<h2>Overview</h2>
<p>This note records rules, conventions and guidance for writing SystemVerilog
approaches that I have been observed to interact well with the supporting
tooling and to encourage good coding style and produce good synthesis results.
I owe many of these insights to the guidance of my&nbsp;colleagues.</p>
<p>This note assumes familiarity with SystemVerilog. As such it is not a
comprehensive guide to programming practices. Some of the references at the end
will serve those purposes better. The remainder is organised in the following&nbsp;sections:</p>
<ul>
<li><a href="#types">Types</a></li>
<li><a href="#always-blocks">Always blocks</a><ul>
<li><a href="#always_comb">always_comb</a></li>
<li><a href="#always_comb">always_ff</a></li>
</ul>
</li>
<li><a href="#control-flow">Control flow</a><ul>
<li><a href="#if-statements">If&nbsp;statements</a></li>
<li><a href="#case-statements">Case&nbsp;statements</a></li>
</ul>
</li>
<li><a href="#expressions">Expressions</a></li>
<li><a href="#constants">Constants</a></li>
<li><a href="#x-values">X&nbsp;values</a></li>
<li><a href="#naming">Naming</a><ul>
<li><a href="#naming-prefixes-suffixes">Prefixes and&nbsp;suffixes</a></li>
<li><a href="#signal-naming">Signal&nbsp;naming</a></li>
<li><a href="#generate-naming">Generate block&nbsp;naming</a></li>
</ul>
</li>
<li><a href="#code-structure">Code structure</a><ul>
<li><a href="#modules">Modules</a></li>
<li><a href="#packages">Packages</a></li>
<li><a href="#assertions">Assertions</a></li>
<li><a href="#preprocessor">Preprocessor</a></li>
</ul>
</li>
<li><a href="#formatting">Formatting</a></li>
</ul>
<p><a name="types" class="anchor"></a></p>
<h2>Types</h2>
<p><strong><code>logic</code> should be used to declare point-to-point nets, variables and ports.</strong>
This is because logic is checked at compile time for multiple drivers. Note
that variables are entities driven by procedural assignments (in always
blocks), whereas nets occur in any other forms of assignment (continuous,
primitive outputs and module ports). An exception to this is when integrating
external <span class="caps">IP</span> that uses wire types where some sparing use of&nbsp;the <code>wire</code> type may
be required for consistency.<sup id="fnref:logic-wire-reg"><a class="footnote-ref" href="#fn:logic-wire-reg">1</a></sup></p>
<p><strong>Multiply-driven nets should be declared using wire.</strong> This is&nbsp;because <code>wire</code>
data types permit multiple&nbsp;drivers.</p>
<p><strong>Combined logic declarations and assignment statements are not allowed.</strong> The behaviour of these is to assign
a value at time 0, which is not synthesizable. Continuous assignment after time 0, which is the typical intention,
requires a separate assignment. Note that a combined assignment with a wire declaration behaves differently
and is equivalent to a separate continuous&nbsp;assignment.</p>
<div class="highlight"><pre><span></span><code><span class="c1">// Assignment of a logic net at time 0, not allowed.</span>
<span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">;</span>

<span class="c1">// Correct way to continuously drive a logic net.</span>
<span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">;</span>

<span class="c1">// Wire declarations can use an initial value to specify a continuous</span>
<span class="c1">// assignment.</span>
<span class="kt">wire</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>

<span class="c1">// Same behaviour as above declaration.</span>
<span class="kt">wire</span><span class="w"> </span><span class="n">value</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
</code></pre></div>

<p><strong>Structures and unions must always be fully packed.</strong> This applies
to their members recursively. For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="k">typedef</span><span class="w"> </span><span class="k">struct</span><span class="w"> </span><span class="k">packed</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="c1">// Packed structure.</span>
<span class="w">  </span><span class="n">valid_t</span><span class="w">             </span><span class="n">valid</span><span class="p">;</span>
<span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">p_width</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data</span><span class="p">;</span><span class="w"> </span><span class="c1">// Packed array.</span>
<span class="w">  </span><span class="kt">logic</span><span class="w">               </span><span class="n">parity</span><span class="p">;</span>
<span class="p">}</span><span class="w"> </span><span class="n">bus_t</span><span class="p">;</span>
</code></pre></div>

<p><a name="always-blocks" class="anchor"></a></p>
<h2>Always&nbsp;blocks</h2>
<p>The <code>always_ff</code>, <code>always_latch</code> and <code>always_comb</code> constructs should be used instead of the old-style always statement
since they provide extra compile-time checking.<sup id="fnref:always-blocks"><a class="footnote-ref" href="#fn:always-blocks">2</a></sup></p>
<p><a name="always_comb" class="anchor"></a></p>
<h3><code>always_comb</code></h3>
<p><strong>Use <code>always_comb</code> instead&nbsp;of <code>always</code> for combinatorial logic.</strong>&nbsp;The
<code>always_comb</code> statement allows tools to check that it does not contain any
latched state and that no other processes assign to variables appearing on the
left-hand side. (It&#8217;s worth checking the <span class="caps">LRM</span> for details of of the other
differences.) The use of&nbsp;an <code>always_comb</code> block is also a much clearer
indication of a combinatorial block that the use&nbsp;of <code>=</code> as opposed&nbsp;to <code>&lt;=</code>.</p>
<p><strong>Always provide an initial value.</strong> A latch will be inferred if there exists a
control-flow path in which a value of a signal is not set.&nbsp;Since <code>always_comb</code>
specifically precludes the creation of latches, doing so will cause a warning
or error in simulation or synthesis. For example, the following code implies a
latch since there is no assignment&nbsp;to <code>foo</code> when the condition is not&nbsp;true.</p>
<div class="highlight"><pre><span></span><code><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">condition</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">end</span>
</code></pre></div>

<p>To prevent this, always provide an initial value as the first line of a&nbsp;block:</p>
<div class="highlight"><pre><span></span><code><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">condition</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">end</span>
</code></pre></div>

<p><strong>Avoid reading and writing a signal in&nbsp;an <code>always_comb</code> block.</strong>
Avoid reading and writing a signal in&nbsp;an <code>always_comb</code> block. The sensitivity
list only includes variables that are read in expressions or functions and it
excludes variables that are also written to. According to these restrictions, a
variable that is read and written in a block is excluded from the sensitivity
list, and activation of the block will be dependent on other variables.
However, this style can cause some tools to warn of a simulation-synthesis
mismatch (presumably because they apply conservative rules from older versions
of the language&nbsp;standard).</p>
<p>In the following code, the block is triggered only when the the&nbsp;right-hand-side
<code>foo</code> changes, rather than entering a feedback loop where it shifts&nbsp;continuously:</p>
<div class="highlight"><pre><span></span><code><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">foo</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="k">end</span>
</code></pre></div>

<p>To avoid reading and&nbsp;writing <code>foo</code> in the same block and possible warnings
from tools, a new signal can be&nbsp;introduced:</p>
<div class="highlight"><pre><span></span><code><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">next_foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">foo</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="k">end</span>
</code></pre></div>

<p><strong>Where possible extract logic&nbsp;into <code>assign</code> statements.</strong> Extract single
assignments to a variable into a&nbsp;separate <code>assign</code> statement, where it is
possible to do so. This approach uses the features of SystemVerilog
consistently, rather than using two mechanisms to achieve the same effect. This
makes it clear that&nbsp;an <code>always_comb</code> is used to introduce sequentiality.
Another opportunity to move logic into&nbsp;separate <code>assign</code> statements is with
complex expressions, such as the Boolean value for a conditional statement.
Doing this makes the control flow structure clearer, potentially provide
opportunities for reuse, and provides a separate signal when inspecting the
signals in a waveform&nbsp;viewer.</p>
<p><strong>Avoid unnecessary sequentiality.</strong> It is easy to add statements to&nbsp;an
<code>always_comb</code> to expand its behaviour, but this should only be done when there
are true sequential dependencies between statements in the block. In general,
parallelism should be exposed where ever possible. In the the following
example, the sequentiality is not necessary since the&nbsp;output <code>set_foo</code> depends
independently on the various&nbsp;conditions:</p>
<div class="highlight"><pre><span></span><code><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">set_foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">signal_a</span><span class="w"> </span><span class="o">&amp;&amp;</span>
<span class="w">      </span><span class="n">signal_b</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">set_foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">signal_c</span><span class="w"> </span><span class="o">||</span>
<span class="w">      </span><span class="n">signal_d</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">set_foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">signal_e</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">set_foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">end</span>
</code></pre></div>

<p>Clearly the sequencing of the conditions is not necessary, so the block could
be transformed to separate the logic for each condition into separate parallel
processes (extracting&nbsp;into <code>assign</code> statements as per the rule above) and
explicitly combine them with the implied logical disjunction of the original&nbsp;block:</p>
<div class="highlight"><pre><span></span><code><span class="k">assign</span><span class="w"> </span><span class="n">condition_a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">signal_a</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">signal_b</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">condition_b</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">signal_c</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">signal_d</span><span class="p">;</span>
<span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">set_foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">condition_a</span><span class="w"> </span><span class="o">||</span>
<span class="w">      </span><span class="n">condition_b</span><span class="w"> </span><span class="o">||</span>
<span class="w">      </span><span class="n">signal_e</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">set_foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">end</span>
</code></pre></div>

<p>It is <a href="https://www.veripool.org/papers/verilator_philips_internals.pdf">recommended</a> by the author of Verilator to split&nbsp;up
<code>always</code> blocks (combinatorial or sequential) so they contain as few
statements as possible. This allows Verilator the most freedom to order the
code to improve execution performance. Presumably, this provides similar
freedoms to other&nbsp;simulators.</p>
<p><strong>Drive one signal per block.</strong> With complex control flow statements, it is
tempting to use a&nbsp;single <code>always_comb</code> block to drive multiple signals. In some
circumstances, there may be good reasons to do this, such as when many output
signals are used in a similar way, but in the general case, splitting each
signal into a separate block makes it clear what logic involved in driving that
signal, and as such, facilitates further&nbsp;simplification.</p>
<p>An additional reason to avoid driving multiple signals&nbsp;per <code>always_comb</code> block
is that <a href="https://www.veripool.org/wiki/verilator">Verilator</a> can infer a dependence between two signals,
leading to false circular combinatorial loops. In these cases, it issues an
<a href="https://www.embecosm.com/appnotes/ean6/html/ch07s02s07.html"><code>UPOPTFLAT</code> warning</a> and cannot optimise the path, leading to
reduced emulation performance. Generally, fixing warnings pertaining to
unoptimisable constructs can improve Verilator&#8217;s simulation performance by <a href="https://www.veripool.org/papers/verilator_philips_internals.pdf">up
to a factor of two</a>.</p>
<p>The&nbsp;process:</p>
<div class="highlight"><pre><span></span><code><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">foo_q</span><span class="p">;</span>
<span class="w">  </span><span class="n">bar</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">bar_q</span><span class="p">;</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">condition_a</span><span class="p">)</span>
<span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">condition_b</span><span class="p">)</span>
<span class="w">      </span><span class="mh">0</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">...;</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">condition_c</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">          </span><span class="n">bar</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">...;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">      </span><span class="k">end</span>
<span class="w">      </span><span class="mh">1</span><span class="o">:</span><span class="w"> </span><span class="n">foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">...;</span>
<span class="w">      </span><span class="mh">2</span><span class="o">:</span><span class="w"> </span><span class="n">bar</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">...;</span>
<span class="w">      </span><span class="k">default</span><span class="o">:</span><span class="p">;</span>
<span class="w">    </span><span class="k">endcase</span>
<span class="k">end</span>
</code></pre></div>

<p>Can be written as two independent&nbsp;processes:</p>
<div class="highlight"><pre><span></span><code><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">foo_q</span><span class="p">;</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">condition_a</span><span class="p">)</span>
<span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">condition_b</span><span class="p">)</span>
<span class="w">      </span><span class="mh">0</span><span class="o">:</span><span class="w"> </span><span class="n">foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">...;</span>
<span class="w">      </span><span class="mh">1</span><span class="o">:</span><span class="w"> </span><span class="n">foo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">...;</span>
<span class="w">      </span><span class="k">default</span><span class="o">:</span><span class="p">;</span>
<span class="w">    </span><span class="k">endcase</span>
<span class="k">end</span>

<span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">bar</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">bar_q</span><span class="p">;</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">condition_a</span><span class="p">)</span>
<span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">condition_b</span><span class="p">)</span>
<span class="w">      </span><span class="mh">0</span><span class="o">:</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">condition_b</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">           </span><span class="n">bar</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">...;</span>
<span class="w">         </span><span class="k">end</span>
<span class="w">      </span><span class="mh">2</span><span class="o">:</span><span class="w"> </span><span class="n">bar</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">...;</span>
<span class="w">      </span><span class="k">default</span><span class="o">:</span><span class="p">;</span>
<span class="w">    </span><span class="k">endcase</span>
<span class="k">end</span>
</code></pre></div>

<p><a name="always_ff" class="anchor"></a></p>
<h3><code>always_ff</code></h3>
<p><strong>Use <code>always_ff</code> instead&nbsp;of <code>always</code> for sequential logic.</strong> Similarly&nbsp;to
<code>always_comb</code>, use&nbsp;of <code>always_ff</code> permits tools to check that the procedure
only contains sequential logic behaviour (no timing controls and only one event
control) that variables on the left-hand side are not written to by any other
process, and makes clear the intent for sequential logic behaviour with
non-blocking&nbsp;assignments, <code>&lt;=</code>.</p>
<p><strong>Avoid adding logic to non-blocking assignments.</strong> This is primarily a matter
of taste, but having non-blocking assignments&nbsp;in <code>always_ff</code> blocks only from a
logic signal name, rather than a logical expression, keeps the block simple and
limits combinatorial logic&nbsp;to <code>always_comb</code> blocks&nbsp;and <code>assign</code> statements
elsewhere in the module. Since&nbsp;synthesizable <code>always_ff</code>s are additionally
restricted in that variables assigned to must have a reset condition of a
constant value, maintaining this clarity aids the designer. Having separate
combinatorial blocks is also useful since it allows the logic signal driving a
flip-flop as well as the registered value to be apparent in a waveform viewer,
particularly when clock gates are&nbsp;used.</p>
<p>A typical pattern when implementing combinatorial logic and registers is to
define the set and clear conditions in&nbsp;an <code>always_comb</code> and register the value
in an&nbsp;accompanying <code>always_ff</code>, for&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="kt">logic</span><span class="w"> </span><span class="kt">bit</span><span class="p">;</span>
<span class="kt">logic</span><span class="w"> </span><span class="n">bit_q</span><span class="p">;</span>

<span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="kt">bit</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">bit_q</span><span class="p">;</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">set_condition</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="kt">bit</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">clear_condition</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="kt">bit</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">end</span>

<span class="k">always_ff</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">i_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">i_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">bit_q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">bit_q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="kt">bit</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">end</span>
</code></pre></div>

<p><strong>Registers should always be reset to a constant value.</strong> Without being reset,
a flip flop will drive X on its output, which can lead to
simulation-versus-synthesis mismatches, potentially obscuring bugs. Having
registers initialised with a defined value precludes these kinds of mismatches.
In the above&nbsp;example, <code>bit_q</code> is correctly initialised to&nbsp;0.</p>
<p><strong>Avoid using synchronous-reset registers.</strong> These type of flip flops are not
typically used because there are circumstances when a clock is not available
and reset-to-clock paths are not timed in the physical implementation. In cases
where area and power are constrained, non-reset flip flops can instead be
deployed for better&nbsp;savings.</p>
<p>In certain circumstances when it is appropriate to use synchronous-reset registers, then
<strong>avoid mixing synchronous and asynchronous reset signals</strong>.
A reset signal&nbsp;(eg <code>i_rst</code>) should not be used as a
synchronous reset for one set of registers and an asynchronous reset for another set. This is because the resets
must be controlled differently by <span class="caps">DFT</span> control logic, and use of a single signal may obscure the designer&nbsp;intent.</p>
<p><strong>Avoid using non-reset registers.</strong> To avoid issues with X values in a design
as far as possible, non-reset registers should only be used when specifically
required to save area and power, such as for the storage elements of a register
file. In certain circumstances when it is appropriate to use non-reset
registers, then <strong>define non-reset registers in a&nbsp;separate <code>always_ff</code> block</strong>.
For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="c1">// A non-reset register.</span>
<span class="k">always_ff</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">i_clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">bit_q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="kt">bit</span><span class="p">;</span>
<span class="k">end</span>
</code></pre></div>

<p><strong>When non-reset registers are used, a separate form of reset must be
provided.</strong> In the example of a register file, a broadcast write could be used
to initialise the contents to a known&nbsp;state.</p>
<p><a name="control-flow" class="anchor"></a></p>
<h2>Control&nbsp;flow</h2>
<p><a name="if-statements" class="anchor"></a></p>
<h3>If&nbsp;statements</h3>
<p><strong>Avoid mixing block control flow with Boolean expressions.</strong> This is because
it make it harder for structural coverage analysis tools to break down complex
conditions into manageable sub terms, or even that analysis will ignore
important conditional context of&nbsp;expressions.</p>
<div class="highlight"><pre><span></span><code><span class="c1">// Replace mixed block control flow and boolean expressions:</span>
<span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">enabled</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">flag</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">x</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">y</span><span class="p">;</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flag</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">end</span>

<span class="c1">// With a pure control flow approach:</span>
<span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">enabled</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">x</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">y</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">end</span>

<span class="c1">// Or even better collapsed into a single Boolean expression:</span>
<span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">enable</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">x</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">y</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="k">end</span>
</code></pre></div>

<p><strong>Use if-else-if statements to implement priority encoders.</strong> Although&nbsp;a
<code>priority case</code> statement can be used to do this, it is easier for designers to
recognise a priority encoder when it is written as an if-else-if statement. For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="c1">// Replace an unqualified case:</span>
<span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
<span class="w">  </span><span class="nl">hold:</span><span class="w"> </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">  </span><span class="nl">error:</span><span class="w"> </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="k">endcase</span>

<span class="c1">// With an if-else statement:</span>
<span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">hold</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">error</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="k">end</span>
</code></pre></div>

<p><strong>Do not use qualifiers&nbsp;with <code>if</code>-<code>else</code>-<code>if</code> statements.</strong> The default
behaviour of if statements is that&nbsp;of <code>priority</code>, meaning that one condition is
matched, the conditions are evaluated in sequence and only the body of the
first matching condition is evaluated.&nbsp;For <code>unique</code> and <code>unique0</code> variants&nbsp;of
<code>if</code> statements (one or no matching conditions, which can be evaluated in
parallel), use&nbsp;a <code>unique</code>-qualified case statement instead. For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="c1">// Replace a unique if:</span>
<span class="n">unique</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">ctrl</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">ctrl</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<span class="k">end</span>

<span class="c1">// With a unique case:</span>
<span class="n">unique</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">ctrl</span><span class="p">)</span>
<span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="o">:</span><span class="w">   </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="o">:</span><span class="w">   </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">  </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<span class="k">endcase</span>
</code></pre></div>

<p>Note&nbsp;that <code>if</code> statements are X-optimistic in that a condition that evaluates
to an X is treated as if it were a zero. This behaviour has drawbacks and
benefits, but should be carefully considered since it can be a cause of
divergence in behaviour between simulation and synthesis. In contrast, case
statements do not select conditions with an input X&nbsp;value.</p>
<p><a name="case-statements" class="anchor"></a></p>
<h3>Case&nbsp;statements</h3>
<p>All case statements should include a qualifier for additional checking and guidance to synthesis. The qualifiers&nbsp;are:</p>
<ul>
<li>
<p><code>unique</code> to specify that all valid conditions have been listed, exactly one
  condition will always match and the conditions can be evaluated in parallel.
  A violation is reported in a given cycle if no case conditions match or more
  than one case condition is&nbsp;matched.</p>
</li>
<li>
<p><code>priority</code> to specify that all valid conditions have been listed, that they
  are evaluated in sequence and only the body of the first matching case is
  evaluated. A violation is only reported if no case conditions match in a given&nbsp;cycle.</p>
</li>
</ul>
<p>The behaviour of an unqualified case statement is that of priority, but without
the requirement for any case item expressions to match and the corresponding
violation check. Because case statements are typically used to represent
parallel choices, an unqualified case does not clearly indicate whether the
designer has intended the case be priority or parallel. Adding a qualifier
makes this explicit (leading to the right synthesis result) and adds&nbsp;checking.</p>
<p>It is important to have checking of case behaviour: if a violation is reported
during simulation, then this indicates a mismatch between the behaviour of
simulation and synthesis, which means the synthesized design will not
necessarily be the same as the <span class="caps">RTL</span> design being simulated, thereby invalidating
the&nbsp;verification.</p>
<p>Note that if a case condition contains a list of expressions, it is not a
violation of uniqueness if more than one expression matches since they are
selecting the same&nbsp;statement.</p>
<p><strong>Do not&nbsp;use <code>unique0</code> as a case qualifier.</strong> Despite this qualifier being in
the SystemVerilog <span class="caps">LRM</span> for more than a decade, tool support&nbsp;for <code>unique0</code> is
patchy and sometimes absent. This suggests that adoption&nbsp;of <code>unique0</code> is low, so
the <span class="caps">EDA</span> companies have not needed to support it comprehensively. As&nbsp;such,
<code>unique0</code> should not be used, and instead a unique case with an empty default
should be used, for&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="c1">// Replace a unique0 case:</span>
<span class="n">unique0</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
<span class="w">  </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="o">:</span><span class="w"> </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">  </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="o">:</span><span class="w"> </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="k">endcase</span>

<span class="c1">// With a unique case and empty default:</span>
<span class="n">unique</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
<span class="w">  </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="o">:</span><span class="w"> </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">  </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="o">:</span><span class="w"> </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">  </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">// Empty default disables the no-matching-condition violation</span>
<span class="w">             </span><span class="c1">// check, making the unique case statement behave like a unique0</span>
<span class="w">             </span><span class="c1">// case.</span>
<span class="k">endcase</span>
</code></pre></div>

<p><strong>If in doubt, use priority case with a default.</strong> If a designer is not completely sure whether the case conditions
are always matches and/or are parallel, then they should use a priority case with a default. This way, the
logic simulated results will always match the synthesized&nbsp;logic.</p>
<p><strong>The Synopsys full_case/parallel_case compiler directives should not be
used.</strong> Instead, use either&nbsp;the <code>unique</code> or <code>priority</code> qualifiers, as
shown in the table&nbsp;below:</p>
<table class="table table-striped table-sm">
<thead>
  <th scope="col">SystemVerilog construct</th>
  <th scope="col">Approximate Synopsys pragma equivalent</th>
</thead>
<tbody>
<tr>
  <td><code>unique case</code> without default</td>
  <td><code>full_case</code> and <code>parallel_case</code></td>
</tr>
<tr>
  <td><code>priority case</code> without default</td>
  <td><code>full_case</code></td>
</tr>
<tr>
  <td><code>unique case</code> with default</td>
  <td><code>parallel_case</code></td>
</tr>
<tr>
  <td><code>priority case</code> with default</td>
  <td>No equivalent</td>
</tr>
</tbody>
</table>

<p><strong>The use of defaults in case statements should be used sparingly since they
can obscure designer intent, prevent violation checks from being performed and
change synthesis&nbsp;results.</strong></p>
<p>Note that default conditions are matched only if no case condition matches, so
they can be used to cover all other case conditions that are not explicitly
specified. Their inclusion in a case statement must be considered&nbsp;carefully.</p>
<p>Defaults can be used to assign a value to a combinatorial signal to avoid
latches from being inferred, however it is clearer to provide a default value
at the beginning of&nbsp;an <code>always_comb</code> block (see above). This is because it is
conventional to add&nbsp;a <code>default</code> at the end of&nbsp;a <code>case</code> statement, which obscures
the effect of a default, possibly leading to bugs. For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="c1">// Assign a default at the top of the block.</span>
<span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">state_q</span><span class="p">;</span>
<span class="w">  </span><span class="n">unique</span><span class="w"> </span><span class="k">case</span><span class="p">(</span><span class="n">state_q</span><span class="p">)</span>
<span class="w">    </span><span class="nl">STATE_A:</span><span class="w"> </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">STATE_B</span><span class="p">;</span>
<span class="w">    </span><span class="nl">STATE_B:</span><span class="w"> </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">STATE_C</span><span class="p">;</span>
<span class="w">    </span><span class="p">...</span>
<span class="w">    </span><span class="nl">STATE_Z:</span><span class="w"> </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">STATE_A</span><span class="p">;</span>
<span class="w">    </span><span class="c1">// No need for a default here.</span>
<span class="w">  </span><span class="k">endcase</span>
<span class="k">end</span>
</code></pre></div>

<p>If a condition were to be added around the above case statement, the default
value assignment&nbsp;of <code>next_state</code> would remain at the top of the block. On the
other hand, if the default value assignment were done in a default of the case,
and not moved out, a latch would be&nbsp;inferred.</p>
<p>Defaults can be used to trap unexpected case values. However, by&nbsp;specifying
<code>unique</code> or <code>priority</code>, unexpected case values will cause either of the
no-matching-condition or multiple-conditions matching violation checks to fire.
For example, with a one-hot case select, it is not necessary to add&nbsp;a
<code>default: $error(...);</code> case condition to trap values that are not one&nbsp;hot.</p>
<p>There is&nbsp;no <code>priority0</code> case statement qualifier, so it is reasonable to
include an&nbsp;empty <code>default</code> with&nbsp;a <code>priority case</code> to disable the
no-matching-condition violation check, similarly&nbsp;to <code>unique case</code>. However, it
is more conventional to use&nbsp;an <code>if</code>-<code>else</code>-<code>if</code> to implement a priority
encoder. Example of a case-based priority&nbsp;encoder:</p>
<div class="highlight"><pre><span></span><code><span class="n">priority</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">cond</span><span class="p">)</span>
<span class="w">  </span><span class="nl">VALUE_A:</span><span class="w"> </span><span class="p">...</span>
<span class="w">  </span><span class="nl">VALUE_B:</span><span class="w"> </span><span class="p">...</span>
<span class="w">  </span><span class="nl">VALUE_C:</span><span class="w"> </span><span class="p">...</span>
<span class="w">  </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">// Use an empty default with priority when there are no matching</span>
<span class="w">             </span><span class="c1">// conditions, but could the case equally be written with an</span>
<span class="w">             </span><span class="c1">// if-then-if statement?</span>
<span class="k">endcase</span>
</code></pre></div>

<p>Empty defaults might also be used to plug coverage holes. This can occur when
the coverage tool expects to see all input combinations and does not understand
when these are prevented by design, eg with one-hot encoding. Adding an empty
default may plug this coverage hole, however doing this will typically change
the synthesis results because it implies an additional decode/control signal to
select the default block, which is probably not what the designer intended. In
such a situation, designers should add coverage waivers where a lack of a
default case creates a coverage hole rather than changing the <span class="caps">RTL</span> to add an
empty default&nbsp;case.</p>
<div class="highlight"><pre><span></span><code><span class="c1">// Since the case is unique, the empty default is not necessary and will be</span>
<span class="c1">// dead code, and may change the synthesis results.</span>
<span class="n">unique</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">four_bit_one_hot_select</span><span class="p">)</span>
<span class="w">  </span><span class="mh">4</span><span class="mb">&#39;b0001</span><span class="o">:</span><span class="w"> </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i_a</span><span class="p">;</span>
<span class="w">  </span><span class="mh">4</span><span class="mb">&#39;b0010</span><span class="o">:</span><span class="w"> </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i_b</span><span class="p">;</span>
<span class="w">  </span><span class="mh">4</span><span class="mb">&#39;b0100</span><span class="o">:</span><span class="w"> </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i_c</span><span class="p">;</span>
<span class="w">  </span><span class="mh">4</span><span class="mb">&#39;b1000</span><span class="o">:</span><span class="w"> </span><span class="k">output</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i_d</span><span class="p">;</span>
<span class="w">  </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">// This default is not necessary if the case conditions are</span>
<span class="w">             </span><span class="c1">// activated every cycle.</span>
<span class="k">endcase</span>
</code></pre></div>

<p><strong>Use <code>unique case (1'b1)</code> for one-hot conditions.</strong> For example, a one-hot
multiplexer can be&nbsp;written:</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">m_one_hot_mux3</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">       </span><span class="n">i_a</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">       </span><span class="n">i_b</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">       </span><span class="n">i_c</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">i_sel</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">logic</span><span class="w">       </span><span class="n">o_out</span>
<span class="w">  </span><span class="p">);</span>

<span class="w">  </span><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">unique</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
<span class="w">      </span><span class="n">i_sel</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">:</span><span class="w"> </span><span class="n">o_out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i_a</span><span class="p">;</span>
<span class="w">      </span><span class="n">i_sel</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="o">:</span><span class="w"> </span><span class="n">o_out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i_b</span><span class="p">;</span>
<span class="w">      </span><span class="n">i_sel</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">:</span><span class="w"> </span><span class="n">o_out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i_c</span><span class="p">;</span>
<span class="w">    </span><span class="k">endcase</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>

<p>As an aside, it is convenient to define a one-hot encoding in&nbsp;a <code>union</code> type
with&nbsp;another <code>struct</code> to provide named access to each member. For&nbsp;example,
<code>status_q</code> above could be redefined&nbsp;as:</p>
<div class="highlight"><pre><span></span><code><span class="k">typedef</span><span class="w"> </span><span class="k">enum</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="n">STATUS_START</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">,</span>
<span class="w">  </span><span class="n">STATUS_END</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">,</span>
<span class="w">  </span><span class="n">STATUS_ERROR</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b100</span>
<span class="p">}</span><span class="w"> </span><span class="n">status_enum_t</span><span class="p">;</span>

<span class="k">typedef</span><span class="w"> </span><span class="n">union</span><span class="w"> </span><span class="k">packed</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="n">status_enum_t</span><span class="w"> </span><span class="n">u</span><span class="p">;</span>
<span class="w">  </span><span class="k">struct</span><span class="w"> </span><span class="k">packed</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">status_start</span><span class="p">;</span>
<span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">status_end</span><span class="p">;</span>
<span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">status_error</span><span class="p">;</span>
<span class="w">  </span><span class="p">}</span><span class="w"> </span><span class="n">ctrl</span><span class="p">;</span>
<span class="p">}</span><span class="w"> </span><span class="n">status_t</span><span class="p">;</span>

<span class="n">status_t</span><span class="w"> </span><span class="n">status_q</span><span class="p">;</span>
</code></pre></div>

<p>Bear in mind however that this union introduces potential for the control structure to correspond incorrectly with
the enumeration, which may introduce bugs into the&nbsp;design.</p>
<p><strong>Minimise the amount of logic inside a case statement.</strong> The rationale for
this is similar to extracting logic&nbsp;from <code>always_comb</code> blocks&nbsp;into <code>assign</code>
statements where possible: to make the control flow structure clearer to the
designer and tooling, and to provide opportunities for reuse or
further simplification. For example, avoid&nbsp;nesting <code>case</code> statements:</p>
<div class="highlight"><pre><span></span><code><span class="n">status_t</span><span class="w"> </span><span class="n">status_q</span><span class="p">;</span>
<span class="n">status_t</span><span class="w"> </span><span class="n">next_status</span><span class="p">;</span>
<span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mode_q</span><span class="p">;</span>

<span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">next_status</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">state_q</span><span class="p">;</span>
<span class="w">  </span><span class="n">unique</span><span class="w"> </span><span class="k">case</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
<span class="w">    </span><span class="n">status_q</span><span class="p">.</span><span class="n">ctrl</span><span class="p">.</span><span class="nl">stat_start:</span>
<span class="w">      </span><span class="n">unique0</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">mode</span><span class="p">)</span><span class="w"> </span><span class="n">inside</span>
<span class="w">        </span><span class="mh">4</span><span class="mb">&#39;b000</span><span class="o">?</span><span class="p">,</span>
<span class="w">        </span><span class="mh">4</span><span class="mb">&#39;b0</span><span class="o">?</span><span class="mh">00</span><span class="o">:</span><span class="w"> </span><span class="n">next_status</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">STATUS_ERROR</span><span class="p">;</span>
<span class="w">        </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="n">next_status</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">STATUS_END</span><span class="p">;</span>
<span class="w">      </span><span class="k">endcase</span>
<span class="w">    </span><span class="n">status_q</span><span class="p">.</span><span class="n">ctrl</span><span class="p">.</span><span class="nl">status_end:</span><span class="w"> </span><span class="p">...;</span>
<span class="w">    </span><span class="n">status_q</span><span class="p">.</span><span class="n">ctrl</span><span class="p">.</span><span class="nl">status_error:</span><span class="w"> </span><span class="p">...;</span>
<span class="w">  </span><span class="k">endcase</span>
<span class="k">end</span>
</code></pre></div>

<p>And instead extract a&nbsp;nested <code>case</code> into a separate process, providing a
result signal to use in the parent&nbsp;case:</p>
<div class="highlight"><pre><span></span><code><span class="nt">status_t</span><span class="w"> </span><span class="nt">status_q</span><span class="o">;</span>
<span class="nt">status_t</span><span class="w"> </span><span class="nt">next_status</span><span class="o">;</span>
<span class="nt">status_t</span><span class="w"> </span><span class="nt">start_next_status</span><span class="o">;</span>
<span class="nt">logic</span><span class="w"> </span><span class="cp">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">0</span><span class="cp">]</span><span class="w"> </span><span class="nt">mode_q</span><span class="o">;</span>

<span class="nt">always_comb</span><span class="w"> </span><span class="nt">begin</span>
<span class="w">  </span><span class="nt">start_next_status</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nt">state_q</span><span class="o">;</span>
<span class="w">  </span><span class="nt">case</span><span class="w"> </span><span class="o">(</span><span class="nt">mode_q</span><span class="o">)</span><span class="w"> </span><span class="nt">inside</span>
<span class="w">    </span><span class="nt">4</span><span class="s1">&#39;b000?,</span>
<span class="s1">    4&#39;</span><span class="nt">b0</span><span class="o">?</span><span class="nt">00</span><span class="o">:</span><span class="w"> </span><span class="nt">start_next_status</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nt">STATUS_ERROR</span><span class="o">;</span>
<span class="w">    </span><span class="nt">default</span><span class="o">:</span><span class="w"> </span><span class="nt">start_next_status</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nt">STATUS_END</span><span class="o">;</span>
<span class="w">  </span><span class="nt">endcase</span>
<span class="nt">end</span>

<span class="nt">always_comb</span><span class="w"> </span><span class="nt">begin</span>
<span class="w">  </span><span class="nt">unique</span><span class="w"> </span><span class="nt">case</span><span class="o">(</span><span class="nt">1</span><span class="err">&#39;</span><span class="nt">b1</span><span class="o">)</span>
<span class="w">    </span><span class="nt">status_q</span><span class="p">.</span><span class="nc">ctrl</span><span class="p">.</span><span class="nc">status_start</span><span class="o">:</span><span class="w"> </span><span class="nt">next_status</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nt">start_next_status</span><span class="o">;</span>
<span class="w">    </span><span class="nt">status_q</span><span class="p">.</span><span class="nc">ctrl</span><span class="p">.</span><span class="nc">status_end</span><span class="o">:</span><span class="w"> </span><span class="o">...;</span>
<span class="w">    </span><span class="nt">status_q</span><span class="p">.</span><span class="nc">ctrl</span><span class="p">.</span><span class="nc">status_error</span><span class="o">:</span><span class="w"> </span><span class="o">...;</span>
<span class="w">  </span><span class="nt">endcase</span>
<span class="nt">end</span>
</code></pre></div>

<p>Although this example seems simple,&nbsp;the <code>case</code>-based logic driving a state
machine can quickly become&nbsp;complicated.</p>
<p><strong>Use <code>case inside</code> for matching with don&#8217;t cares.</strong> For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="k">localparam</span><span class="w"> </span><span class="n">p_done</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="mi">&#39;d0</span><span class="p">,</span>
<span class="w">           </span><span class="n">p_init</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="mi">&#39;d1</span><span class="p">,</span>
<span class="w">           </span><span class="n">p_end</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="mi">&#39;d2</span><span class="p">,</span>
<span class="w">           </span><span class="n">p_error</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="mi">&#39;d3</span><span class="p">;</span>

<span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">status</span><span class="p">;</span>
<span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">next_state</span><span class="p">;</span>

<span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="n">priority</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">status</span><span class="p">)</span>
<span class="w">    </span><span class="mh">3</span><span class="mb">&#39;b00</span><span class="o">?:</span><span class="w"> </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">p_done</span><span class="p">;</span>
<span class="w">    </span><span class="mh">3</span><span class="mb">&#39;b01</span><span class="o">?:</span><span class="w"> </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">p_init</span><span class="p">;</span>
<span class="w">    </span><span class="mh">3</span><span class="mb">&#39;b1</span><span class="o">?</span><span class="mh">0</span><span class="o">:</span><span class="w"> </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">p_end</span><span class="p">;</span>
<span class="w">    </span><span class="mh">3</span><span class="mb">&#39;b1</span><span class="o">?</span><span class="mh">1</span><span class="o">:</span><span class="w"> </span><span class="n">next_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">p_error</span><span class="p">;</span>
<span class="w">  </span><span class="k">endcase</span>
<span class="k">end</span>
</code></pre></div>

<p><strong>Unless matching&nbsp;upon <code>'bX</code> or <code>'bZ</code> is genuinely required,&nbsp;then <code>casex</code> or
<code>casez</code> should not be used.</strong> Instead,&nbsp;the <code>case inside</code> construct should be
used to indicate don&#8217;t-care bits in the case select as per the previous&nbsp;example.</p>
<p><a name="expressions" class="anchor"></a></p>
<h2>Expressions</h2>
<p><strong>Make operator associativity explicit.</strong> This is to avoid any ambiguity over
the ordering of operators. In particular, always bracket the condition of a
ternary/conditional expression&nbsp;(<code>?:</code>), especially if you are nesting them,
since they associate left to right, and all other arithmetic and logical
operators associate right to&nbsp;left.</p>
<div class="highlight"><pre><span></span><code><span class="p">...</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="o">||</span>
<span class="w">      </span><span class="p">(</span><span class="n">c</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">d</span><span class="p">)</span>
<span class="p">...</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">|</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">b</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span>
<span class="p">...</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="o">|</span><span class="n">a</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span>
<span class="p">...</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">c</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">d</span>
<span class="p">...</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cond_a</span><span class="w">              </span><span class="o">?</span><span class="w"> </span><span class="n">e1</span><span class="w"> </span><span class="o">:</span>
<span class="w">      </span><span class="p">(</span><span class="n">cond_b</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">cond_c</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">e2</span><span class="w"> </span><span class="o">:</span>
<span class="w">                            </span><span class="n">e3</span>
<span class="p">...</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">!</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">inside</span><span class="w"> </span><span class="p">{</span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">})</span><span class="w"> </span><span class="o">&amp;&amp;</span>
<span class="w">      </span><span class="o">^</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span>
</code></pre></div>

<p><strong>Make expression bit lengths explicit.</strong> Although the SystemVerilog
specification provides rules for the extension of operands as inputs to binary
operations and assignments, these are complicated and not always obvious. In
particular, the extension is determined either by the operands or by the
context of the expression. Since there may be inconsistencies between tools,
particularly between simulation and synthesis, explicitly specifying expression
bit widths avoids these issues and makes the intent obvious. For example, pad
the result of a narrower expression for&nbsp;assignment:</p>
<div class="highlight"><pre><span></span><code><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">result</span><span class="p">;</span>
<span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">op1</span><span class="p">,</span><span class="w"> </span><span class="n">op2</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mh">24</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w"> </span><span class="p">{</span><span class="n">op1</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">op2</span><span class="p">}};</span>
</code></pre></div>

<p>Use an explicit type cast to specify the width of an intermediate expression
(note that integer literals are interpreted as 32-bit&nbsp;integers):</p>
<div class="highlight"><pre><span></span><code><span class="k">always_ff</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">i_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">i_rst</span><span class="p">)</span>
<span class="w">  </span><span class="n">value_q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">i_rst</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">value_t</span><span class="p">&#39;(</span><span class="mh">42</span><span class="p">)</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">value</span><span class="p">;</span>
</code></pre></div>

<p>Special care should be taken with sub expressions, since their result length is
determined automatically by the width of the largest operand. For example,
without an explicit type cast to a 17-bit result&nbsp;around <code>a + b</code>, the carry out
bit would be&nbsp;lost:</p>
<div class="highlight"><pre><span></span><code><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">result</span><span class="p">,</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="k">typedef</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum_t</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">sum_t</span><span class="p">&#39;(</span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
</code></pre></div>

<p>Capture carry out bits (even if they are unused) so the left-hand-side
assignment width matches the full width of the right hand side. Using a prefix&nbsp;like <code>unused_</code> makes the process of signing off any related warnings with the
downstream synthesis and physical build&nbsp;simpler:</p>
<div class="highlight"><pre><span></span><code><span class="k">assign</span><span class="w"> </span><span class="p">{</span><span class="n">unused_co</span><span class="p">,</span><span class="w"> </span><span class="n">result</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
</code></pre></div>

<p>Exceptions to this rule can be made for the common constants 0, 1 and -1 to be
specified&nbsp;as <code>integer</code> literals, for&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="k">assign</span><span class="w"> </span><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">sum</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
</code></pre></div>

<p><strong>Use <code>signed</code> types for signed arithmetic, and avoid implementing signed
arithmetic with manual sign extensions.</strong> SystemVerilog uses the signedness of
an expression to determine how to extend its width (as well as inferring
signedness of parent expressions). Since the rules for sign determination is
similar to expression size but not the same, making it explicit avoids errors.
It also facilitates the use of optimised arithmetic implementations in
synthesis, particularly with multipliers. The following example (adapted from
<a href="http://www.sutherland-hdl.com/papers/2006-SNUG-Boston_standard_gotchas_presentation.pdf">this presentation</a>) shows how these rules can be&nbsp;confusing:</p>
<div class="highlight"><pre><span></span><code><span class="kt">logic</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="kt">logic</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum</span><span class="p">;</span>
<span class="kt">logic</span><span class="w"> </span><span class="n">ci</span><span class="p">;</span>
<span class="n">sum</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">ci</span><span class="p">;</span><span class="w"> </span><span class="c1">// Unsigned addition due to unsigned ci.</span>
<span class="n">sum</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="k">signed</span><span class="p">&#39;(</span><span class="n">ci</span><span class="p">);</span><span class="w"> </span><span class="c1">// Signed addition, but ci == 1&#39;b1 will be</span>
<span class="w">                           </span><span class="c1">// sign extended to 4&#39;b1111 or -1.</span>
<span class="n">sum</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="k">signed</span><span class="p">&#39;({</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w"> </span><span class="n">ci</span><span class="p">});</span><span class="w"> </span><span class="c1">// Safe sign extension.</span>
</code></pre></div>

<p>Note that an operation is only considered signed if all of the operands are
signed, and that literal values can be specified as signed, for&nbsp;example:
<code>2'sb11</code> is -1 in 2&nbsp;bits.</p>
<p><strong>Avoid splitting arithmetic between statements or modules.</strong> This facilitates
optimisation during synthesis, for example, to choose or generate an optimised
adder implementation for the given set of operands and carry ins/outs. Instead&nbsp;of:</p>
<div class="highlight"><pre><span></span><code><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">int_sum</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">;</span>
<span class="n">int_sum</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="p">{</span><span class="n">unused_co</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">int_sum</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w"> </span><span class="n">c</span><span class="p">};</span>
</code></pre></div>

<p>All of the arithmetic contributing&nbsp;to <code>sum</code> can be written in a single&nbsp;expression:</p>
<div class="highlight"><pre><span></span><code><span class="p">{</span><span class="n">unused_co</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
</code></pre></div>

<p><strong>Do not mix bitwise and logical operator in the same expression.</strong> There are
different precedence rules for the types, so the behaviour may not be what is
expected. Instead, break up the expression to make it explicit what the
intended behaviour&nbsp;is.</p>
<p><a name="constants" class="anchor"></a></p>
<h2>Constants</h2>
<p><strong>Avoid magic numbers.</strong> All numeric constants, with the exception of zero and
one (for incrementing) should be defined symbolically. All assignment to
constants must be sized correctly to avoid width-mismatch warnings that must be
signed off later in the&nbsp;flow.</p>
<p><strong>Constants should be declared inside packages.</strong> Derived constants with a
meaning specific to a module should be defined in the appropriate scope of the&nbsp;module.</p>
<p><strong>Constants assigned to&nbsp;an <code>enum</code> port must be of the&nbsp;same <code>enum</code> type.</strong> Not
doing so relies on an implicit conversion, which can have inconsistent
behaviour between tools. Assign&nbsp;an <code>enum</code> value directly, or by using a static
cast. For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="kn">package</span> <span class="n">m_foo_pkg</span><span class="p">;</span>
<span class="w">  </span><span class="k">typedef</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">D</span>
<span class="w">  </span><span class="p">}</span><span class="w"> </span><span class="n">enum_t</span><span class="p">;</span>
<span class="k">endpackage</span>

<span class="k">module</span><span class="w"> </span><span class="n">m_foo</span><span class="w"> </span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">m_foo_pkg</span><span class="o">::</span><span class="n">enum_t</span><span class="w"> </span><span class="n">in</span><span class="p">,</span>
<span class="w">  </span><span class="p">...</span>
<span class="p">);</span>
<span class="p">...</span>
<span class="k">endmodule</span>

<span class="k">module</span><span class="w"> </span><span class="n">m_bar</span><span class="w"> </span><span class="p">(...);</span>
<span class="w">  </span><span class="p">...</span>
<span class="w">  </span><span class="n">m_foo</span><span class="w"> </span><span class="n">u_foo</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="c1">// Tie the input to a constant value using the enum type, rather than</span>
<span class="w">    </span><span class="c1">// via a value of any other type.</span>
<span class="w">    </span><span class="p">.</span><span class="n">in</span><span class="p">(</span><span class="n">m_foo_pkg</span><span class="o">::</span><span class="n">D</span><span class="p">),</span>
<span class="w">    </span><span class="p">...</span>
<span class="w">  </span><span class="p">);</span>
<span class="w">  </span><span class="p">...</span>
<span class="k">endmodule</span>
</code></pre></div>

<p><strong>Be explicit when assigning values to nets and variables.</strong> For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data_a</span><span class="p">;</span>

<span class="c1">// Explicitly 32 bits wide, decimal 0 assigment.</span>
<span class="k">assign</span><span class="w"> </span><span class="n">data_a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">128</span><span class="mi">&#39;d0</span><span class="p">;</span>

<span class="c1">// Explicitly 32 bits wide, binary 0 assignment.</span>
<span class="k">assign</span><span class="w"> </span><span class="n">data_a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">128</span><span class="mb">&#39;b0</span><span class="p">;</span>

<span class="c1">// Avoid.</span>
<span class="k">assign</span><span class="w"> </span><span class="n">data_a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">&#39;d5</span><span class="p">;</span>

<span class="c1">// A user-defined type.</span>
<span class="n">foo_pkg</span><span class="o">::</span><span class="n">bar</span><span class="w"> </span><span class="n">data_b</span><span class="p">;</span>

<span class="c1">// An implicit cast is acceptable.</span>
<span class="k">assign</span><span class="w"> </span><span class="n">data_b</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">&#39;d5</span><span class="p">;</span>

<span class="c1">// But an explicit one is best.</span>
<span class="k">assign</span><span class="w"> </span><span class="n">data_b</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">foo_pkg</span><span class="o">::</span><span class="n">bar</span><span class="p">&#39;(</span><span class="mh">5</span><span class="p">);</span>
</code></pre></div>

<p>With the exception&nbsp;of <code>'0</code>, unsized literal single-bit values (unsigned and
without a radix) in assignments should not be used in combinatorial logic,
since they can be misinterpreted. They appear similar to explicit assignments
with a radix, yet represent very different values. For&nbsp;example, <code>'1</code> looks
similar&nbsp;to <code>'d1</code> but encodes the value $2^n - 1$ where $n$ is the width of the
variable being assigned&nbsp;to.</p>
<div class="highlight"><pre><span></span><code><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>

<span class="c1">// Sets data to 16&#39;hFFFF, not 16&#39;h0001.</span>
<span class="k">assign</span><span class="w"> </span><span class="n">data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">&#39;1</span><span class="p">;</span>

<span class="c1">// Clearer and harder to misinterpret.</span>
<span class="k">assign</span><span class="w"> </span><span class="n">data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">16&#39;hFFFF</span><span class="p">;</span>

<span class="c1">// The replication operator should be used to set all bits to a value.</span>
<span class="k">assign</span><span class="w"> </span><span class="n">data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="mh">16</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">}</span><span class="w"> </span><span class="p">};</span><span class="w"> </span><span class="c1">// Equivalent to above assigment</span>

<span class="c1">// Acceptable since repeated zeroes are still zero.</span>
<span class="k">assign</span><span class="w"> </span><span class="n">data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">&#39;0</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">16&#39;h0</span><span class="p">;</span><span class="w"> </span><span class="c1">// Equivalent</span>
</code></pre></div>

<p><a name="x-values" class="anchor"></a></p>
<h2>X&nbsp;values</h2>
<p><strong>Assignment&nbsp;of <code>X</code> values as don&#8217;t care values should be avoided.</strong> This is
for similar reasons for not using non-reset registers, which can lead to
simulation-versus-synthesis mismatches, potentially obscuring bugs. However, if
it can be demonstrated that use of X values can provide better QoR in the
physical build of a block, specific and limited use&nbsp;of <code>X</code> values can be&nbsp;justified.</p>
<p><a name="naming" class="anchor"></a></p>
<h2>Naming</h2>
<p>Clear and consistent naming is important for a design to be easily understood
and maintainability by a designer, but naming must facilitate easy manipulation
by various tools in the <span class="caps">RTL</span> and physical design&nbsp;flows.</p>
<p>During <span class="caps">RTL</span> debug, names should allow simple sorting and searching in a
wave viewer. By using common prefixes for related signals, sorting will place
them together. Similarly, common substrings are useful to filter a subset of
signals over, for example to select a set of registers or similar signals
different in pipeline&nbsp;stages.</p>
<p>Throughout the physical design flows, names must allow sensible flattening. It
is typical for synthesis to flatten the hierarchical structure and consequently
symbol names are derived from their place in the module hierarchy. A suitable
naming scheme really only requires consistency across a design. As an example,
a flip-flop clock pin might be&nbsp;named
<code>u_toplevel_u_submodule_p0_signal_q_reg_17_/CK</code> corresponding to the&nbsp;register
<code>u_toplevel/u_submodule/p0_signal_q[17]</code>.</p>
<p><strong>Names should be meaningful, whilst avoiding excessive verbosity.</strong> For&nbsp;example,
<code>n3</code> should be avoided as it lacks meaning&nbsp;whereas <code>floating_point_opcode_bus</code> is
excessively&nbsp;long. <code>fp_opcode</code> is a reasonable&nbsp;compromise.</p>
<p><strong>Avoid using C/C++/Verilog/SystemVerilog/<span class="caps">VHDL</span> keywords as names.</strong> Even if
they are not reserved names in the language being used in that file. For&nbsp;example: <code>auto</code>, <code>unsigned</code>, <code>task</code>, <code>register</code> or <code>asm</code>.</p>
<p><strong>All names must be all lower case and underscore separated.</strong>
For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span> <span class="n">m_cpu</span>;
<span class="k">module</span> <span class="n">m_cpu_pkg</span>;
<span class="n">logic</span> <span class="n">unused_co</span>
<span class="n">logic</span> <span class="n">p3_ctrl</span>
<span class="n">logic</span> <span class="n">p4_prod_q</span>
<span class="n">begin</span> : <span class="n">ecc_encode</span>
</code></pre></div>

<p><a name="naming-prefixes-suffixes" class="anchor"></a></p>
<h3>Prefixes and&nbsp;suffixes</h3>
<p>Name prefixes are generally used to indicate object types (such as module
instances, flip flops, ports etc), and suffixes are generally used to convey
semantic information. A good standard set of prefixes and suffixes are
enumerated&nbsp;below:</p>
<table class="table table-striped table-sm">
<thead>
  <th scope="col" style="width:20%">Prefix</th>
  <th scope="col">Usage</th>
</thead>
<tbody>
<tr>
  <td><code>i_</code></td>
  <td>Input port</td>
</tr>
<tr>
  <td><code>o_</code></td>
  <td>Output port</td>
</tr>
<tr>
  <td><code>io_</code></td>
  <td>Bidirecitonal (inout) port</td>
</tr>
<tr>
  <td><code>u_</code></td>
  <td>Module instance</td>
</tr>
<tr>
  <td><code>m_</code></td>
  <td>Module definition</td>
</tr>
<tr>
  <td><code>p_</code></td>
  <td>Parameter/localparam</td>
</tr>
<tr>
  <td><code>g_</code></td>
  <td>Generate block</td>
</tr>
<tr>
  <td><code>[a-z][0-9]_</code></td>
  <td>Pipeline stage</td>
</tr>
<tr>
  <td><code>unused_</code></td>
  <td>Unused signal for lint signoff</td>
</tr>
</tbody>
</table>

<table class="table table-striped table-sm">
<thead>
  <th scope="col" style="width:20%">Suffix</th>
  <th scope="col">Usage</th>
</thead>
<tbody>
<tr>
  <td><code>_clk</code></td>
  <td>Clock signal</td>
</tr>
<tr>
  <td><code>_gclk</code></td>
  <td>Gated clock signal</td>
</tr>
<tr>
  <td><code>_rst</code></td>
  <td>Reset signal</td>
</tr>
<tr>
  <td><code>_q</code></td>
  <td>Signal driven from a flip flop</td>
</tr>
<tr>
  <td><code>_n</code></td>
  <td>Active-low signal</code></td>
</tr>
<tr>
  <td><code>_t</code></td>
  <td>Type via a typedef</td>
</tr>
<tr>
  <td><code>_pkg</code></td>
  <td>Package</td>
</tr>
<tr>
  <td><code>_if</code></td>
  <td>Interface</td>
</tr>
</tbody>
</table>

<p>Where signals are both active-low and require a suffix from elsewhere in the
table,&nbsp;the <code>_n</code> suffix should be appended without an extra underscore. For&nbsp;example, <code>_q</code> becomes <code>_qn</code> for an active-low flop output,&nbsp;and <code>_clk</code> becomes
<code>_clkn</code> for an inverted&nbsp;clock.</p>
<p>The following code example shows appropriate usage of the above prefix and
suffix&nbsp;guidelines:</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">m_ctrl_fsm</span><span class="w"> </span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="kt">logic</span><span class="w">         </span><span class="n">i_clk</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="kt">logic</span><span class="w">         </span><span class="n">i_rst</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="kt">logic</span><span class="w">         </span><span class="n">i_ready</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="kt">logic</span><span class="w">         </span><span class="n">i_done</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">o_control</span>
<span class="p">);</span>

<span class="w">  </span><span class="k">typedef</span><span class="w"> </span><span class="k">enum</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="n">IDLE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">,</span>
<span class="w">    </span><span class="n">LOAD</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b110</span><span class="p">,</span>
<span class="w">    </span><span class="n">DONE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b001</span>
<span class="w">  </span><span class="p">}</span><span class="w"> </span><span class="n">state_t</span><span class="p">;</span>

<span class="w">  </span><span class="n">state_t</span><span class="w"> </span><span class="n">state_q</span><span class="p">;</span>
<span class="w">  </span><span class="n">state_t</span><span class="w"> </span><span class="n">next</span><span class="p">;</span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">o_control</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">state_q</span><span class="p">;</span>

<span class="w">  </span><span class="k">always_ff</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">i_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">i_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">state_q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">IDLE</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">state_q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">next</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">unique</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">state_q</span><span class="p">)</span>
<span class="w">      </span><span class="nl">IDLE:</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i_ready</span><span class="p">)</span><span class="w"> </span><span class="n">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">LOAD</span><span class="p">;</span>
<span class="w">            </span><span class="k">else</span><span class="w">         </span><span class="n">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">IDLE</span><span class="p">;</span>
<span class="w">      </span><span class="nl">LOAD:</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i_done</span><span class="p">)</span><span class="w">  </span><span class="n">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">DONE</span><span class="p">;</span>
<span class="w">            </span><span class="k">else</span><span class="w">         </span><span class="n">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">LOAD</span><span class="p">;</span>
<span class="w">      </span><span class="nl">DONE:</span><span class="w">              </span><span class="n">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">IDLE</span><span class="p">;</span>
<span class="w">    </span><span class="k">endcase</span>
<span class="w">  </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>

<p>Another example illustrates the use of the pipeline prefix,&nbsp;using <code>e</code> to denote
an external signal&nbsp;and <code>p</code> an internal&nbsp;one:</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">m_mempipe</span><span class="w"> </span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">        </span><span class="n">i_clk</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">        </span><span class="n">i_rst</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">        </span><span class="n">i_e1_valid</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">18</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="n">i_e1_addr</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">o_e2_data</span>
<span class="p">);</span>
<span class="w">  </span><span class="p">...</span>
<span class="w">  </span><span class="kt">logic</span><span class="w">        </span><span class="n">p2_valid_q</span><span class="p">;</span>
<span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">p2_data</span><span class="p">;</span>
<span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">p3_data_q</span><span class="p">;</span>
<span class="w">  </span><span class="p">...</span>

<span class="w">  </span><span class="k">always_ff</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">i_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">i_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">p3_data_q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h00000000</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">e2_valid_q</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">p3_data_q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">p2_data</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">o_e2_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">p3_data_q</span><span class="p">;</span>

<span class="k">endmodule</span>
</code></pre></div>

<p><a name="signal-naming" class="anchor"></a></p>
<h3>Signal&nbsp;naming</h3>
<p>A strict approach to signal naming should be taken to make it easier to
understand and navigate a&nbsp;design:</p>
<p><strong>To make clear their relationship to the structure of a module</strong>. Prefixes and
suffices can denote, for example, whether a signal is an input or output, the
pipeline stage it corresponds to and whether it is driven by logic or directly
from a flip-flop. The exact naming convention will be tailored to a project,
but here are some&nbsp;examples:</p>
<div class="highlight"><pre><span></span><code><span class="n">i_p0_operand</span><span class="w">     </span><span class="c1">// Input into pipeline stage 0.</span>
<span class="n">p1_state</span><span class="w">         </span><span class="c1">// A current state of a state machine.</span>
<span class="n">p1_state_ns</span><span class="w">      </span><span class="c1">// The next state.</span>
<span class="n">state_clk</span><span class="w">        </span><span class="c1">// A clock signal.</span>
<span class="n">m1_sum_co_unused</span><span class="w"> </span><span class="c1">// An unused carryout bit from an addition.</span>
<span class="n">m2_result_ff</span><span class="w">     </span><span class="c1">// A registered result, driven by a flip-flop.</span>
<span class="n">o_x4_state</span><span class="w">       </span><span class="c1">// An output signal driven from stage x4.</span>
</code></pre></div>

<p><strong>To allow simple sorting and searching in wave viewer</strong>. By using common
prefixes for related signals, sorting will place them together. Similarly,
common substrings are useful to filter a subset of signals over, for example to
select a set of registers or similar signals different in pipeline&nbsp;stages.</p>
<p><strong>To be flattened sensibly by downstream tools</strong>. It is typical for synthesis
to flatten the hierarchical structure of a SystemVerilog design. Consequently
symbols names are derived from their place in the module hierarchy. A suitable
naming scheme really only requires consistency across a design. As an example,
a flip-flop clock pin might be&nbsp;named
<code>u_toplevel_u_submodule_p0_signal_q_reg_17_/CK</code> corresponding to the&nbsp;register
<code>u_toplevel/u_submodule/p0_signal_q[17]</code>.</p>
<p><a name="generate-naming" class="anchor"></a></p>
<h3>Generate block&nbsp;naming</h3>
<p><strong>All scopes of a generate block should be named.</strong> This avoids
automatically-assigned names being created by the elaboration tool, making it
hard to understand the structure of the code. This applies to branches of
conditional and loop statements. For example, with named&nbsp;conditions:</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">m_gen_cond</span><span class="w"> </span><span class="p">#(</span>
<span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">p_gen_diff</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">)();</span>
<span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="n">gen_op0</span><span class="p">;</span>
<span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="n">gen_op1</span><span class="p">;</span>
<span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="n">gen_op2</span><span class="p">;</span>
<span class="w">  </span><span class="k">generate</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">p_gen_diff</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="k">assign</span><span class="w"> </span><span class="n">gen_op0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="k">assign</span><span class="w"> </span><span class="n">gen_op0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">p_gen_diff</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="k">assign</span><span class="w"> </span><span class="n">gen_op1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="k">assign</span><span class="w"> </span><span class="n">gen_op1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">p_gen_diff</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">g_eq_1</span>
<span class="w">      </span><span class="k">assign</span><span class="w"> </span><span class="n">gen_op2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">g_eq_0</span>
<span class="w">      </span><span class="k">assign</span><span class="w"> </span><span class="n">gen_op2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">endgenerate</span>
<span class="k">endmodule</span>
</code></pre></div>

<p>In the resulting hierarchy, the first two conditionals are not easily
distinguishable, nor are the branches that are&nbsp;chosen:</p>
<div class="highlight"><pre><span></span><code><span class="n">m_gen_cond</span>
<span class="w">  </span><span class="n">g_eq_0</span>
<span class="w">  </span><span class="n">genblk1</span>
<span class="w">  </span><span class="n">genblk2</span>
</code></pre></div>

<p>With named loops, a similar situation&nbsp;arises:</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">m_gen_loop</span><span class="w"> </span><span class="p">#(</span>
<span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">p_gen_diff</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">)();</span>
<span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">gen_op0</span><span class="p">;</span>
<span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">gen_op1</span><span class="p">;</span>
<span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">gen_op2</span><span class="p">;</span>
<span class="w">  </span><span class="k">generate</span>
<span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="k">genvar</span><span class="w"> </span><span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">&lt;</span><span class="mh">3</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="k">assign</span><span class="w"> </span><span class="n">gen_op0</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="k">genvar</span><span class="w"> </span><span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">&lt;</span><span class="mh">3</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="k">assign</span><span class="w"> </span><span class="n">gen_op1</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="k">genvar</span><span class="w"> </span><span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">&lt;</span><span class="mh">3</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">g_loop</span>
<span class="w">      </span><span class="k">assign</span><span class="w"> </span><span class="n">gen_op2</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">endgenerate</span>
<span class="k">endmodule</span>
</code></pre></div>

<p>In the resulting hierarchy, there is no correspondence to the blocks assigning
to gen_op0 or gen_op1, indeed these could be switched with no visibility in the&nbsp;hierarchy:</p>
<div class="highlight"><pre><span></span><code><span class="n">m_gen_loop</span>
<span class="w">  </span><span class="n">g_loop</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>
<span class="w">  </span><span class="n">g_loop</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span>
<span class="w">  </span><span class="n">g_loop</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span>
<span class="w">  </span><span class="n">genblk1</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>
<span class="w">  </span><span class="n">genblk1</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span>
<span class="w">  </span><span class="n">genblk1</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span>
<span class="w">  </span><span class="n">genblk2</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>
<span class="w">  </span><span class="n">genblk2</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span>
<span class="w">  </span><span class="n">genblk2</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span>
</code></pre></div>

<p>Using&nbsp;a <code>g_</code> prefix for named generate blocks, clearly distinguishes with
instantiations of modules, for&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">m_foo</span><span class="w"> </span><span class="p">(</span>
<span class="p">...</span>
<span class="p">);</span>
<span class="w">  </span><span class="n">m_child</span><span class="w"> </span><span class="n">u_child</span><span class="w"> </span><span class="p">(...);</span>
<span class="w">  </span><span class="k">generate</span>
<span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="k">genvar</span><span class="w"> </span><span class="n">i</span><span class="o">-</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mh">3</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">g_loop</span>
<span class="w">      </span><span class="p">...</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">endgenerate</span>
<span class="k">endmodule</span>
</code></pre></div>

<p>Has the&nbsp;hierarchy:</p>
<div class="highlight"><pre><span></span><code><span class="n">m_foo</span>
<span class="n">u_child</span>
<span class="n">g_loop</span>
</code></pre></div>

<p><a name="code-structure" class="anchor"></a></p>
<h2>Code&nbsp;structure</h2>
<p><a name="modules" class="anchor"></a></p>
<h3>Modules</h3>
<p><strong>Place parameters and variables at the top of their containing scope.</strong>
Nets/variables/parameters should be declared in the minimum scope in which they
will be used to avoid polluting namespaces. For example, nets global to a
module should be declared at the top of the module for use in the code that&nbsp;follows.</p>
<p><strong>Separate combinatorial and sequential nets.</strong> Declarations of combinatorial
and sequential nets should be separated into different sections for clarity.
This allows the flip-flops in the design to be seen clearly providing a feel
for the size and complexity of the block. The following ripple-carry adder with
registered outputs illustrates this kind of&nbsp;structuring:</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">m_rca</span>
<span class="w">  </span><span class="p">#(</span><span class="k">parameter</span><span class="w"> </span><span class="n">p_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">)</span>
<span class="w">  </span><span class="p">(</span><span class="w"> </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">               </span><span class="n">i_clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">               </span><span class="n">i_rst</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">p_width</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">i_op1</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">p_width</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">i_op2</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">logic</span><span class="w">               </span><span class="n">o_co</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">p_width</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">o_sum</span><span class="w"> </span><span class="p">);</span>

<span class="w">  </span><span class="c1">// Wires.</span>
<span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">p_width</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">carry</span><span class="p">;</span>
<span class="w">  </span><span class="c1">// Registers.</span>
<span class="w">  </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">p_width</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum_q</span><span class="p">;</span>
<span class="w">  </span><span class="kt">logic</span><span class="w">               </span><span class="n">co_q</span><span class="p">;</span>
<span class="w">  </span><span class="c1">// Variables.</span>
<span class="w">  </span><span class="k">genvar</span><span class="w">              </span><span class="n">i</span><span class="p">;</span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">carry</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="p">{</span><span class="n">o_co</span><span class="p">,</span><span class="w"> </span><span class="n">o_sum</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">co_q</span><span class="p">,</span><span class="w"> </span><span class="n">sum_q</span><span class="p">};</span>

<span class="w">  </span><span class="c1">// Named generate block for per-bit continuous assignments.</span>
<span class="w">  </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">p_width</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="w"> </span><span class="kt">bit</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="p">{</span><span class="n">carry</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span><span class="w"> </span><span class="n">sum</span><span class="p">[</span><span class="n">i</span><span class="p">]}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i_op1</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">i_op2</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">carry</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always_ff</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">i_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">i_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">sum_q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">p_width</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}};</span>
<span class="w">      </span><span class="n">co_q</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">sum_q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">sum</span><span class="p">;</span>
<span class="w">      </span><span class="n">co_q</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">carry</span><span class="p">[</span><span class="n">p_width</span><span class="o">-</span><span class="mh">1</span><span class="p">];</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>

<p><strong>Use <code>.*</code> and <code>.name()</code> syntax in some circumstances to simplify port lists in module
instantiations.</strong> Doing so can reduce the amount of boilerplate code and thus the
scope for typing or copy-paste errors. The&nbsp;wildcard <code>.*</code> also provides additional checks:<sup id="fnref:wildcards"><a class="footnote-ref" href="#fn:wildcards">3</a></sup></p>
<ul>
<li>It requires all nets be&nbsp;connected.</li>
<li>It requires all nets to be the same&nbsp;size.</li>
<li>It prevents implicit nets from being&nbsp;inferred.</li>
</ul>
<p>Named connections&nbsp;with <code>.name()</code> can be used with wildcards to add specific
exceptions, such as when names do not match or for unconnected or tied-off
ports. For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">foo</span><span class="w"> </span><span class="p">(</span><span class="k">input</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="n">i_clk</span><span class="p">,</span>
<span class="w">            </span><span class="k">input</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="n">i_rst</span><span class="p">,</span>
<span class="w">            </span><span class="k">input</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="n">in</span><span class="p">,</span>
<span class="w">            </span><span class="k">output</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="n">out</span><span class="p">);</span>
<span class="w">  </span><span class="p">...</span>
<span class="k">endmodule</span>

<span class="n">u_module</span><span class="w"> </span><span class="n">foo</span><span class="w"> </span><span class="p">(.</span><span class="o">*</span><span class="p">,</span>
<span class="w">              </span><span class="p">.</span><span class="n">in</span><span class="p">(</span><span class="n">in</span><span class="p">),</span>
<span class="w">              </span><span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span><span class="p">));</span>
</code></pre></div>

<p>Bear in mind that implicit hookups with wildcards may obscure module
connectivity when navigating source code during debug. It is up to the designer
to make the right tradeoff. Specific examples of where wildcard hookups are
useful are in wrapper modules and&nbsp;testbenches.</p>
<p><strong>Avoid logic in module instantiations.</strong> By instantiating a module with a set
of named signals, mapping one-to-one with ports, it is easier to inspect the
port hookups and the widths of the signals for correctness. Not doing so
obscures functionality in the&nbsp;design.</p>
<p><strong>In parameter lists, separate parameters that are intended to be set
externally from secondary parameters that are only used internally.</strong> There is
no way to prevent some parameters being set externally, ie&nbsp;with <code>localparam</code>,
so a comment can be used to do this, for&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">m_rf</span>
<span class="p">#(</span><span class="k">parameter</span>
<span class="w">  </span><span class="n">p_entry_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">32</span><span class="p">,</span>
<span class="w">  </span><span class="n">p_num_entries</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64</span><span class="p">,</span>
<span class="w">  </span><span class="c1">// Internal parameter(s) - do not set.</span>
<span class="w">  </span><span class="n">p_idx_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$clog2</span><span class="p">(</span><span class="n">p_num_entries</span><span class="o">-</span><span class="mh">1</span><span class="p">))</span>
<span class="p">(</span><span class="w"> </span><span class="p">...,</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">p_entry_width</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">wr_data</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">p_idx_width</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">wr_idx</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="n">wr_en</span><span class="p">,</span>
<span class="p">...</span>
<span class="p">);</span>
</code></pre></div>

<p><strong>Name scopes that contain local variables.</strong> For similar reasons to the naming
of generate blocks, if a variable is declared in a local scope, that scope must
be named. It may be useful to introduce named local scopes to separate a large
module into sections. For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="k">begin</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">p0</span>
<span class="w">  </span><span class="p">...</span>
<span class="k">end</span>
<span class="k">begin</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">p1</span>
<span class="w">  </span><span class="p">...</span>
<span class="k">end</span>
</code></pre></div>

<p><strong>Any unused or dangling signals/ports within a block must be terminated with a
signal prefixed&nbsp;with <code>unused_</code>.</strong> These signals can be <span class="caps">AND</span>-reduced to make a
single-bit signal. The <span class="caps">AND</span>-reduction with constant zeros guarantees the result
is always zero, so it can be safely optimised away. For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="kt">logic</span><span class="w"> </span><span class="n">_unused_ok</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span>
<span class="w">                     </span><span class="n">sig_not_used_a</span><span class="p">,</span>
<span class="w">                     </span><span class="n">sig_not_used_yet_b</span><span class="w"> </span><span class="c1">// To be fixed</span>
<span class="w">                     </span><span class="p">};</span>
</code></pre></div>

<p><a name="packages" class="anchor"></a></p>
<h3>Packages</h3>
<p><strong>Define packages to share definitions (types, constants, tasks, functions etc)
between multiple modules or&nbsp;IPs.</strong></p>
<p><strong>Qualify types, constants, tasks or functions with their package name and
avoid * imports.</strong> This resolves any potential ambiguity in the providence of
symbols to the designer and avoids polluting the current scope with all names
defined by the package. For&nbsp;example:</p>
<div class="highlight"><pre><span></span><code><span class="c1">// Avoid</span>
<span class="kn">import</span> <span class="nn">m_core_pkg::*</span><span class="p">;</span>

<span class="c1">// Prefer</span>
<span class="n">m_core_pkg</span><span class="o">::</span><span class="n">FIFO_RAM_WIDTH</span>
<span class="n">m_core_pkg</span><span class="o">::</span><span class="n">grey_code</span><span class="p">(...)</span>
</code></pre></div>

<p><a name="assertions" class="anchor"></a></p>
<h3>Assertions</h3>
<p><strong>Assertions should be written in a separate file that is bound in to the
appropriate scope.</strong> Verification tests must be written to specifically ensure
that the assertions are present in&nbsp;simulation.</p>
<p><strong>Assertion files must be named after the block they apply to, with&nbsp;an
<code>_assert.sv</code> suffix.</strong> Where assertions have been split into different groups
to allow use in gate-level simulations (or other environments), the file name
may have&nbsp;a <code>_ports_assert.sv</code>, <code>_regs_assert.sv</code> or <code>_nets_assert.sv</code> suffix as&nbsp;appropriate.</p>
<p><a name="preprocessor" class="anchor"></a></p>
<h3>Preprocessor</h3>
<p><strong>In general, it should be possible to avoid any preprocessing of code.</strong> Other
built-in language structures such as parameters and generate statements should
be used instead. Don&#8217;t use&nbsp;local <code>define</code> statements in modules unless
absolutely necessary,&nbsp;use <code>localparam</code> instead&nbsp;of <code>define</code>:</p>
<div class="highlight"><pre><span></span><code><span class="c1">// Avoid</span>
<span class="cp">`define CONSTANT 1</span>

<span class="c1">// Prefer</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">p_constant</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
</code></pre></div>

<p>This is because SystemVerilog macro definitions are not scoped within a module,
which can easily lead to them &#8216;leaking&#8217; between files in a filelist, making the
elaboration dependent on the ordering of the&nbsp;list.</p>
<p>For similar reasons, <strong>use generate-if blocks instead&nbsp;of <code>ifdef</code>.</strong></p>
<div class="highlight"><pre><span></span><code><span class="c1">// Avoid</span>
<span class="no">`ifdef</span><span class="w"> </span><span class="n">FLAG</span>
<span class="p">...</span>
<span class="no">`endif</span>

<span class="c1">// Prefer</span>
<span class="k">generate</span>
<span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">p_flag</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="p">...</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">endgenerate</span>
</code></pre></div>

<p><strong>If a local define is unavoidable, then a&nbsp;corresponding <code>undef</code> must be included
before the end of the file.</strong> This is to avoid macro definitions polluting the
global&nbsp;namespace.</p>
<div class="highlight"><pre><span></span><code><span class="cp">`define LOCAL_DEFINE</span>

<span class="p">...</span>

<span class="c1">// End of the file or use of LOCAL_DEFINE</span>
<span class="no">`undef</span><span class="w"> </span><span class="n">LOCAL_DEFINE</span>
</code></pre></div>

<p><a name="formatting" class="anchor"></a></p>
<h2>Formatting</h2>
<p>Rules for formatting are not mandated so to provide some flexibility to
designer&#8217;s own tastes and the inevitable exceptions to rules. Above all, the
most important issue with formatting is to maintain consistency within a
logical part of the&nbsp;design.</p>
<p><strong>Use spaces instead of tabs</strong>, consistent with the accepted approach in other
programming languages for compatibility with version control and editors&nbsp;etc.</p>
<p><strong>Split long lines or complex expressions with continuations or across
statements.</strong> Apply indent as appropriate  for clarity. In this context, &#8216;long&#8217;
is a reasonable value chosen by the author, but typically between 80 and 120&nbsp;characters.</p>
<p><strong>Use begin and end to&nbsp;wrap <code>if</code>/<code>else</code>, <code>always_ff</code> and <code>always_comb</code>
blocks.</strong> This adds consistency to the code and can help to prevent statements
from unintentionally being excluded from a block. Only use begin and end in
case alternatives when they contain multiple&nbsp;statements.</p>
<p><a name="summary" class="anchor"></a></p>
<h2>Summary</h2>
<p>SystemVerilog is a large language with many features supporting different
purposes. It is used as a standard in hardware design but its specification
does not define a synthesizable subset. Although there is a general consensus
on which features can be used for synthesis, the fine details are determined by
the particular <span class="caps">EDA</span> tooling flow used by a design team. SystemVerilog is
consequently used in a conservative way for specifying synthesizable designs.
The rules and rationale given in this note outline some of the important
aspects of a coding style for hardware design. There are many more details of
SystemVerilog&#8217;s features that are relevant; the references below are a good
place to find out&nbsp;more.</p>
<p><a name="refs" class="anchor"></a></p>
<h2>References/further&nbsp;reading</h2>
<ul>
<li>
<p><span class="caps">IEEE</span> Standard for SystemVerilog (<span class="caps">IEEE</span> 1800-2012 and&nbsp;1800-2017).</p>
</li>
<li>
<p><a href="http://www.sutherland-hdl.com/papers.html">Sutherland <span class="caps">HDL</span> papers</a> on
  Verilog/SystemVerilog, in&nbsp;particular:</p>
<ul>
<li>
<p>Stuart Sutherland and Don Mills, Standard gotchas subtleties in the
  Verilog and SystemVerilog standards that every engineer should know. <span class="caps">SNUG</span> 2006.
  (<a href="http://www.sutherland-hdl.com/papers/2006-SNUG-Boston_standard_gotchas_paper.pdf"><span class="caps">PDF</span></a>)</p>
</li>
<li>
<p>Stuart Sutherland, A Proposal for a Standard Synthesizable SystemVerilog Subset. DVCon 2006.
  (<a href="http://www.sutherland-hdl.com/papers/2006-DVCon_SystemVerilog_synthesis_subset_paper.pdf"><span class="caps">PDF</span></a>)</p>
</li>
<li>
<p>Stuart Sutherland and Don Mills, Synthesizing SystemVerilog: Busting the
  myth that SystemVerilog is only for verification, <span class="caps">SNUG</span> 2013.
  (<a href="http://www.sutherland-hdl.com/papers/2013-SNUG-SV_Synthesizable-SystemVerilog_paper.pdf"><span class="caps">PDF</span></a>).</p>
</li>
<li>
<p>Stuart Sutherland and Don Mills, Can my synthesis compiler do that? What <span class="caps">ASIC</span>
  and <span class="caps">FPGA</span> synthesis compilers support in the SystemVerilog-2012 standard, DVCon 2014
  (<a href="http://www.sutherland-hdl.com/papers/2014-DVCon_ASIC-FPGA_SV_Synthesis_paper.pdf"><span class="caps">PDF</span></a>).</p>
</li>
<li>
<p>Stuart Sutherland, I&#8217;m Still In Love With My X! (but, do I want my X to
  be an optimist, a pessimist, or eliminated?), DVCon 2013,
  (<a href="https://sutherland-hdl.com/papers/2013-DVCon_In-love-with-my-X_paper.pdf"><span class="caps">PDF</span></a>).</p>
</li>
</ul>
</li>
<li>
<p>Clifford E. Cummings and Don Mills. Synchronous Resets? Asynchronous Resets?
  I am so confused! How will I ever know which to use?
  (<a href="http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_Resets.pdf"><span class="caps">PDF</span></a>.</p>
</li>
<li>
<p>SystemVerilog&#8217;s priority <span class="amp">&amp;</span> unique - A Solution to Verilog&#8217;s &#8220;full_case&#8221; <span class="amp">&amp;</span> &#8220;parallel_case&#8221; Evil Twins!,
  Clifford E. Cummings, <span class="caps">SNUG</span> 2005
  (<a href="http://www.sunburst-design.com/papers/CummingsSNUG2005Israel_SystemVerilog_UniquePriority.pdf"><span class="caps">PDF</span></a>).</p>
</li>
<li>
<p><a href="https://github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md">lowRISC Verilog style guide</a>.</p>
</li>
<li>
<p>Verilog <span class="caps">HDL</span> Coding, Semiconductor Reuse Standard, Freescale Semiconductor
  (<a href="https://people.ece.cornell.edu/land/courses/ece5760/Verilog/FreescaleVerilog.pdf"><span class="caps">PDF</span></a>).</p>
</li>
<li>
<p>Complex Digital Systems, Synthesis, <span class="caps">MIT</span> <span class="caps">OCW</span>, 2005 (presentation slides,
  (<a href="https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-884-complex-digital-systems-spring-2005/lecture-notes/l05_synthesis.pdf"><span class="caps">PDF</span></a>).</p>
</li>
<li>
<p>Datapath Synthesis for Standard-Cell Design, Reto Zimmermann, 2009
  (<a href="http://icslwebs.ee.ucla.edu/dejan/ee219awiki/images/d/de/WB7_tutorial_datapath_final_032112.pdf"><span class="caps">PDF</span></a>).</p>
</li>
<li>
<p>Getting the Most from Synthesis to Improve your Datapath QoR, Reto
  Zimmermann, Principal R&amp;D Engineer, DesignWare <span class="caps">IP</span>
  (<a href="http://icslwebs.ee.ucla.edu/dejan/ee219awiki/images/d/de/WB7_tutorial_datapath_final_032112.pdf"><span class="caps">PDF</span></a>).</p>
</li>
</ul>
<div class="footnote">
<hr>
<ol>
<li id="fn:logic-wire-reg">
<p>More details on these types is given
  <a href="https://blogs.sw.siemens.com/verificationhorizons/2013/05/03/wire-vs-reg">here</a> and
  <a href="https://www.verilogpro.com/verilog-reg-verilog-wire-systemverilog-logic">here</a>.&#160;<a class="footnote-backref" href="#fnref:logic-wire-reg" title="Jump back to footnote 1 in the text">&#8617;</a></p>
</li>
<li id="fn:always-blocks">
<p>With one exception of memory structures that require
  initialisation via an external hierarchical reference. If the memory array is
  written by&nbsp;an <code>always_</code> block, the memory cannot be driven by another process.
  Support&nbsp;for <code>$deposit</code> is patchy in tooling, so this cannot always be relied
  on.&#160;<a class="footnote-backref" href="#fnref:always-blocks" title="Jump back to footnote 2 in the text">&#8617;</a></p>
</li>
<li id="fn:wildcards">
<p>See Section 7 of &#8216;Synthesizing SystemVerilog: Busting the Myth
  that SystemVerilog is only for Verification (linked in the references).&#160;<a class="footnote-backref" href="#fnref:wildcards" title="Jump back to footnote 3 in the text">&#8617;</a></p>
</li>
</ol>
</div>
  </div>
  <div class="article-footer">
    <p>Please get in touch (mail @ this domain) with any
    comments, corrections or suggestions.</p>
  </div>
  </div>
  </main>

  <hr>
  <footer class="text-muted">
    <div class="container">
      <div class="small">
        <a rel="license" href="http://creativecommons.org/licenses/by/4.0/">
          <img alt="Creative Commons Licence" style="border-width:0"
               src="https://i.creativecommons.org/l/by/4.0/80x15.png" />
        </a>
        <br>
        Unless otherwise noted, all content is freely available under a
        <a rel="license" href="http://creativecommons.org/licenses/by/4.0/">
          Creative Commons Attribution 4.0 International License</a>.<br>
        The views expressed on this website are the authorâs personal views and should not be
        attributed to any other person, including that of their employer.<br>
        <br>
        Subscribe: <a href="https://jameswhanlon.com/reeds/atom.xml">Atom</a> /
        <a href="https://jameswhanlon.com/reeds/rss.xml">RSS</a>
      </div>
    </div>
  </footer>
  <script>
    function toggleMode(x) {
      // Toggle the colour mode in Bootstrap.
      if (document.documentElement.getAttribute('data-bs-theme') == 'dark') {
        document.documentElement.setAttribute('data-bs-theme','light')
      }
      else {
        document.documentElement.setAttribute('data-bs-theme','dark')
      }
      // Toggle the light/dark icon.
      x.firstElementChild.classList.toggle('bi-brightness-high-fill');
      x.firstElementChild.classList.toggle('bi-moon-fill');
      // Toggle the Pygments style.
      var elem = document.getElementById('pygments-style');
      if (elem.getAttribute('href') == './theme/css/pygments-dark.css') {
        elem.setAttribute('href', './theme/css/pygments.css');
      } else {
        elem.setAttribute('href', './theme/css/pygments-dark.css');
      }
    }
  </script>
</body>
</html>