Classic Timing Analyzer report for pwm_bdf
Fri Jul 20 13:26:27 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 21.012 ns                        ; pwm:inst2|sw_sig[1] ; pwm_out             ; clk_in     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.063 ns                        ; sw_in[1]            ; pwm_out             ; --         ; --       ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 163.43 MHz ( period = 6.119 ns ) ; pwm:inst2|sw_sig[0] ; pwm:inst2|sw_sig[5] ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                     ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                      ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 163.43 MHz ( period = 6.119 ns )               ; pwm:inst2|sw_sig[0]       ; pwm:inst2|sw_sig[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.410 ns                ;
; N/A   ; 163.43 MHz ( period = 6.119 ns )               ; pwm:inst2|sw_sig[0]       ; pwm:inst2|sw_sig[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.410 ns                ;
; N/A   ; 163.43 MHz ( period = 6.119 ns )               ; pwm:inst2|sw_sig[0]       ; pwm:inst2|sw_sig[5]       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.410 ns                ;
; N/A   ; 176.93 MHz ( period = 5.652 ns )               ; pwm:inst2|sw_sig[0]       ; pwm:inst2|sw_sig[4]       ; clk_in     ; clk_in   ; None                        ; None                      ; 4.943 ns                ;
; N/A   ; 180.86 MHz ( period = 5.529 ns )               ; pwm:inst2|sw_sig[0]       ; pwm:inst2|sw_sig[3]       ; clk_in     ; clk_in   ; None                        ; None                      ; 4.820 ns                ;
; N/A   ; 184.98 MHz ( period = 5.406 ns )               ; pwm:inst2|sw_sig[0]       ; pwm:inst2|sw_sig[2]       ; clk_in     ; clk_in   ; None                        ; None                      ; 4.697 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns )               ; pwm:inst2|sw_sig[0]       ; pwm:inst2|sw_sig[1]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.741 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; pwm:inst2|sw_sig[1]       ; pwm:inst2|sw_sig[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; pwm:inst2|sw_sig[1]       ; pwm:inst2|sw_sig[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; pwm:inst2|sw_sig[1]       ; pwm:inst2|sw_sig[5]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns )               ; pwm:inst2|sw_sig[3]       ; pwm:inst2|sw_sig[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.480 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns )               ; pwm:inst2|sw_sig[3]       ; pwm:inst2|sw_sig[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.480 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns )               ; pwm:inst2|sw_sig[3]       ; pwm:inst2|sw_sig[5]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.480 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; pwm:inst2|sw_sig[2]       ; pwm:inst2|sw_sig[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; pwm:inst2|sw_sig[2]       ; pwm:inst2|sw_sig[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; pwm:inst2|sw_sig[2]       ; pwm:inst2|sw_sig[5]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; pwm:inst2|sw_sig[4]       ; pwm:inst2|sw_sig[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; pwm:inst2|sw_sig[4]       ; pwm:inst2|sw_sig[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; pwm:inst2|sw_sig[4]       ; pwm:inst2|sw_sig[5]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; pwm:inst2|sw_sig[5]       ; pwm:inst2|sw_sig[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 265.67 MHz ( period = 3.764 ns )               ; pwm:inst2|sw_sig[1]       ; pwm:inst2|sw_sig[4]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.055 ns                ;
; N/A   ; 267.31 MHz ( period = 3.741 ns )               ; pwm:inst2|sw_sig[6]       ; pwm:inst2|sw_sig[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; 267.38 MHz ( period = 3.740 ns )               ; pwm:inst2|sw_sig[5]       ; pwm:inst2|sw_sig[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 268.67 MHz ( period = 3.722 ns )               ; pwm:inst2|sw_sig[3]       ; pwm:inst2|sw_sig[4]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.013 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; pwm:inst2|sw_sig[2]       ; pwm:inst2|sw_sig[4]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; pwm:inst2|sw_sig[1]       ; pwm:inst2|sw_sig[3]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; pwm:inst2|sw_sig[2]       ; pwm:inst2|sw_sig[3]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; pwm:inst2|sw_sig[1]       ; pwm:inst2|sw_sig[2]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 289.77 MHz ( period = 3.451 ns )               ; clock:inst|clk_sig_pwm[3] ; clock:inst|clk_ll_pwm     ; clk_in     ; clk_in   ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 299.85 MHz ( period = 3.335 ns )               ; clock:inst|clk_sig_pwm[2] ; clock:inst|clk_ll_pwm     ; clk_in     ; clk_in   ; None                        ; None                      ; 2.626 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[1] ; clock:inst|clk_ll_pwm     ; clk_in     ; clk_in   ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[3] ; clock:inst|clk_sig_pwm[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.114 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[0] ; clock:inst|clk_ll_pwm     ; clk_in     ; clk_in   ; None                        ; None                      ; 2.112 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[3] ; clock:inst|clk_sig_pwm[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; pwm:inst2|sw_sig[6]       ; pwm:inst2|sw_sig[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; pwm:inst2|sw_sig[4]       ; pwm:inst2|sw_sig[4]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; pwm:inst2|sw_sig[5]       ; pwm:inst2|sw_sig[5]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; pwm:inst2|sw_sig[3]       ; pwm:inst2|sw_sig[3]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[2] ; clock:inst|clk_sig_pwm[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.050 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[2] ; clock:inst|clk_sig_pwm[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.049 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[2] ; clock:inst|clk_sig_pwm[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.046 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; pwm:inst2|sw_sig[2]       ; pwm:inst2|sw_sig[2]       ; clk_in     ; clk_in   ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; pwm:inst2|sw_sig[1]       ; pwm:inst2|sw_sig[1]       ; clk_in     ; clk_in   ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; pwm:inst2|sw_sig[7]       ; pwm:inst2|sw_sig[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[1] ; clock:inst|clk_sig_pwm[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[1] ; clock:inst|clk_sig_pwm[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.805 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[1] ; clock:inst|clk_sig_pwm[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_ll_pwm     ; clock:inst|clk_ll_pwm     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.772 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[0] ; clock:inst|clk_sig_pwm[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[0] ; clock:inst|clk_sig_pwm[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.603 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[0] ; clock:inst|clk_sig_pwm[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_pwm[0] ; clock:inst|clk_sig_pwm[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.593 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; pwm:inst2|sw_sig[0]       ; pwm:inst2|sw_sig[0]       ; clk_in     ; clk_in   ; None                        ; None                      ; 1.485 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+---------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To      ; From Clock ;
+-------+--------------+------------+---------------------+---------+------------+
; N/A   ; None         ; 21.012 ns  ; pwm:inst2|sw_sig[1] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 20.863 ns  ; pwm:inst2|sw_sig[2] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 20.792 ns  ; pwm:inst2|sw_sig[4] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 20.733 ns  ; pwm:inst2|sw_sig[5] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 20.486 ns  ; pwm:inst2|sw_sig[3] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 20.288 ns  ; pwm:inst2|sw_sig[6] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 20.287 ns  ; pwm:inst2|sw_sig[0] ; pwm_out ; clk_in     ;
; N/A   ; None         ; 19.490 ns  ; pwm:inst2|sw_sig[7] ; pwm_out ; clk_in     ;
+-------+--------------+------------+---------------------+---------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To      ;
+-------+-------------------+-----------------+----------+---------+
; N/A   ; None              ; 11.063 ns       ; sw_in[1] ; pwm_out ;
; N/A   ; None              ; 10.924 ns       ; sw_in[0] ; pwm_out ;
; N/A   ; None              ; 10.920 ns       ; sw_in[2] ; pwm_out ;
; N/A   ; None              ; 10.564 ns       ; sw_in[3] ; pwm_out ;
; N/A   ; None              ; 10.475 ns       ; sw_in[4] ; pwm_out ;
; N/A   ; None              ; 10.338 ns       ; sw_in[6] ; pwm_out ;
; N/A   ; None              ; 10.278 ns       ; sw_in[5] ; pwm_out ;
; N/A   ; None              ; 8.809 ns        ; sw_in[7] ; pwm_out ;
+-------+-------------------+-----------------+----------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jul 20 13:26:27 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pwm_bdf -c pwm_bdf
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock:inst|clk_ll_pwm" as buffer
Info: Clock "clk_in" has Internal fmax of 163.43 MHz between source register "pwm:inst2|sw_sig[0]" and destination register "pwm:inst2|sw_sig[7]" (period= 6.119 ns)
    Info: + Longest register to register delay is 5.410 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y8_N9; Fanout = 6; REG Node = 'pwm:inst2|sw_sig[0]'
        Info: 2: + IC(2.558 ns) + CELL(0.978 ns) = 3.536 ns; Loc. = LC_X5_Y10_N1; Fanout = 2; COMB Node = 'pwm:inst2|sw_sig[1]~13'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.659 ns; Loc. = LC_X5_Y10_N2; Fanout = 2; COMB Node = 'pwm:inst2|sw_sig[2]~11'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.782 ns; Loc. = LC_X5_Y10_N3; Fanout = 2; COMB Node = 'pwm:inst2|sw_sig[3]~9'
        Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 4.043 ns; Loc. = LC_X5_Y10_N4; Fanout = 3; COMB Node = 'pwm:inst2|sw_sig[4]~7'
        Info: 6: + IC(0.000 ns) + CELL(1.367 ns) = 5.410 ns; Loc. = LC_X5_Y10_N7; Fanout = 2; REG Node = 'pwm:inst2|sw_sig[7]'
        Info: Total cell delay = 2.852 ns ( 52.72 % )
        Info: Total interconnect delay = 2.558 ns ( 47.28 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 9.986 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y4_N6; Fanout = 9; REG Node = 'clock:inst|clk_ll_pwm'
            Info: 3: + IC(4.873 ns) + CELL(0.918 ns) = 9.986 ns; Loc. = LC_X5_Y10_N7; Fanout = 2; REG Node = 'pwm:inst2|sw_sig[7]'
            Info: Total cell delay = 3.375 ns ( 33.80 % )
            Info: Total interconnect delay = 6.611 ns ( 66.20 % )
        Info: - Longest clock path from clock "clk_in" to source register is 9.986 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y4_N6; Fanout = 9; REG Node = 'clock:inst|clk_ll_pwm'
            Info: 3: + IC(4.873 ns) + CELL(0.918 ns) = 9.986 ns; Loc. = LC_X10_Y8_N9; Fanout = 6; REG Node = 'pwm:inst2|sw_sig[0]'
            Info: Total cell delay = 3.375 ns ( 33.80 % )
            Info: Total interconnect delay = 6.611 ns ( 66.20 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "clk_in" to destination pin "pwm_out" through register "pwm:inst2|sw_sig[1]" is 21.012 ns
    Info: + Longest clock path from clock "clk_in" to source register is 9.986 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y4_N6; Fanout = 9; REG Node = 'clock:inst|clk_ll_pwm'
        Info: 3: + IC(4.873 ns) + CELL(0.918 ns) = 9.986 ns; Loc. = LC_X5_Y10_N1; Fanout = 5; REG Node = 'pwm:inst2|sw_sig[1]'
        Info: Total cell delay = 3.375 ns ( 33.80 % )
        Info: Total interconnect delay = 6.611 ns ( 66.20 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 10.650 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y10_N1; Fanout = 5; REG Node = 'pwm:inst2|sw_sig[1]'
        Info: 2: + IC(3.104 ns) + CELL(0.747 ns) = 3.851 ns; Loc. = LC_X10_Y8_N1; Fanout = 1; COMB Node = 'pwm:inst2|LessThan0~32'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.974 ns; Loc. = LC_X10_Y8_N2; Fanout = 1; COMB Node = 'pwm:inst2|LessThan0~27'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.097 ns; Loc. = LC_X10_Y8_N3; Fanout = 1; COMB Node = 'pwm:inst2|LessThan0~22'
        Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 4.358 ns; Loc. = LC_X10_Y8_N4; Fanout = 1; COMB Node = 'pwm:inst2|LessThan0~17'
        Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 5.333 ns; Loc. = LC_X10_Y8_N7; Fanout = 1; COMB Node = 'pwm:inst2|LessThan0~0'
        Info: 7: + IC(2.995 ns) + CELL(2.322 ns) = 10.650 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'pwm_out'
        Info: Total cell delay = 4.551 ns ( 42.73 % )
        Info: Total interconnect delay = 6.099 ns ( 57.27 % )
Info: Longest tpd from source pin "sw_in[1]" to destination pin "pwm_out" is 11.063 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_123; Fanout = 2; PIN Node = 'sw_in[1]'
    Info: 2: + IC(2.154 ns) + CELL(0.978 ns) = 4.264 ns; Loc. = LC_X10_Y8_N1; Fanout = 1; COMB Node = 'pwm:inst2|LessThan0~32'
    Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.387 ns; Loc. = LC_X10_Y8_N2; Fanout = 1; COMB Node = 'pwm:inst2|LessThan0~27'
    Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.510 ns; Loc. = LC_X10_Y8_N3; Fanout = 1; COMB Node = 'pwm:inst2|LessThan0~22'
    Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 4.771 ns; Loc. = LC_X10_Y8_N4; Fanout = 1; COMB Node = 'pwm:inst2|LessThan0~17'
    Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 5.746 ns; Loc. = LC_X10_Y8_N7; Fanout = 1; COMB Node = 'pwm:inst2|LessThan0~0'
    Info: 7: + IC(2.995 ns) + CELL(2.322 ns) = 11.063 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'pwm_out'
    Info: Total cell delay = 5.914 ns ( 53.46 % )
    Info: Total interconnect delay = 5.149 ns ( 46.54 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Fri Jul 20 13:26:27 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


