# Design Explorer: Shortcut to "D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\ssssss.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
addfile D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/impl1/StatinisTrigeris.vhd
# Adding file D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\StatinisTrigeris.vhd ... Done
addfile D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/impl1/DviejuPakopuTrigeris.vhd
# Adding file D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\DviejuPakopuTrigeris.vhd ... Done
vlib D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/work
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/impl1/StatinisTrigeris.vhd
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\StatinisTrigeris.vhd
# Compile Entity "STATINISTRIGERIS"
# Compile Architecture "SCHEMATIC" of Entity "STATINISTRIGERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
vcom -dbg -work work D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/impl1/DviejuPakopuTrigeris.vhd
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\DviejuPakopuTrigeris.vhd
# Compile Entity "DVIEJUPAKOPUTRIGERIS"
# Compile Architecture "SCHEMATIC" of Entity "DVIEJUPAKOPUTRIGERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
entity STATINISTRIGERIS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r STATINISTRIGERIS -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7244 kB (elbread=1280 elab2=5814 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\src\wave.asdb
#  8:55 PM, Sunday, June 4, 2017
#  Simulation has been initialized
add wave *
# 18 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\StatinisTrigeris.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\..\..\impl1\StatinisTrigeris.vhd
# Compile Entity "STATINISTRIGERIS"
# Compile Architecture "SCHEMATIC" of Entity "STATINISTRIGERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
comp -include "$dsn\src\TestBench\statinistrigeris_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\src\TestBench\statinistrigeris_TB.vhd
# Compile Entity "statinistrigeris_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "statinistrigeris_tb"
# Compile Configuration "TESTBENCH_FOR_statinistrigeris"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
asim +access +r TESTBENCH_FOR_statinistrigeris 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7246 kB (elbread=1280 elab2=5816 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\src\wave.asdb
#  8:58 PM, Sunday, June 4, 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
wave 
wave -noreg CLK
wave -noreg x2
wave -noreg x3
wave -noreg x4
wave -noreg D
wave -noreg Q
wave -noreg nQ
wave -noreg RESET
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\statinistrigeris_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_statinistrigeris 
# 8 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
run @500
# KERNEL: stopped at time: 500 ps
SetActiveLib -work
comp -include "D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\StatinisTrigeris.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\..\..\impl1\StatinisTrigeris.vhd
# Compile Entity "STATINISTRIGERIS"
# Compile Architecture "SCHEMATIC" of Entity "STATINISTRIGERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\statinistrigeris_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\src\TestBench\statinistrigeris_TB.vhd
# Compile Entity "statinistrigeris_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "statinistrigeris_tb"
# Compile Configuration "TESTBENCH_FOR_statinistrigeris"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
asim +access +r TESTBENCH_FOR_statinistrigeris 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7246 kB (elbread=1280 elab2=5816 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\src\wave.asdb
#  8:59 PM, Sunday, June 4, 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
wave 
wave -noreg CLK
wave -noreg x2
wave -noreg x3
wave -noreg x4
wave -noreg D
wave -noreg Q
wave -noreg nQ
wave -noreg RESET
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\statinistrigeris_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_statinistrigeris 
# 8 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 24263544 ns
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\StatinisTrigeris.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\..\..\impl1\StatinisTrigeris.vhd
# Compile Entity "STATINISTRIGERIS"
# Compile Architecture "SCHEMATIC" of Entity "STATINISTRIGERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\statinistrigeris_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\src\TestBench\statinistrigeris_TB.vhd
# Compile Entity "statinistrigeris_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "statinistrigeris_tb"
# Compile Configuration "TESTBENCH_FOR_statinistrigeris"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim +access +r TESTBENCH_FOR_statinistrigeris 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7246 kB (elbread=1280 elab2=5816 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\src\wave.asdb
#  9:00 PM, Sunday, June 4, 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
wave 
wave -noreg CLK
wave -noreg x2
wave -noreg x3
wave -noreg x4
wave -noreg D
wave -noreg Q
wave -noreg nQ
wave -noreg RESET
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\statinistrigeris_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_statinistrigeris 
# 8 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
run @100
# KERNEL: stopped at time: 100 ps
run @500ns
# KERNEL: stopped at time: 500 ns
run @100ns
# Error: 100ns is less than current simulation time.
run @200ns
# Error: 200ns is less than current simulation time.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\impl1\StatinisTrigeris.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\..\..\impl1\StatinisTrigeris.vhd
# Compile Entity "STATINISTRIGERIS"
# Compile Architecture "SCHEMATIC" of Entity "STATINISTRIGERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
comp -include "$dsn\src\TestBench\statinistrigeris_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\src\TestBench\statinistrigeris_TB.vhd
# Compile Entity "statinistrigeris_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "statinistrigeris_tb"
# Compile Configuration "TESTBENCH_FOR_statinistrigeris"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_statinistrigeris 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7246 kB (elbread=1280 elab2=5816 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\src\wave.asdb
#  9:05 PM, Sunday, June 4, 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
wave 
wave -noreg CLK
wave -noreg x2
wave -noreg x3
wave -noreg x4
wave -noreg D
wave -noreg Q
wave -noreg nQ
wave -noreg RESET
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\statinistrigeris_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_statinistrigeris 
# 8 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/KTU/SkaitmenineLogika/Trigeriai(Lab2)/StatinioTrigerioTestas/ssssss/src/wave.asdb'.
run @200ns
# KERNEL: stopped at time: 200 ns
