{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 11:05:45 2025 " "Info: Processing started: Thu Oct 23 11:05:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sifo3 -c sifo3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sifo3 -c sifo3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "write " "Info: Assuming node \"write\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "write" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "inclock " "Info: Assuming node \"inclock\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -48 -64 104 -32 "inclock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "read " "Info: Assuming node \"read\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "read" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "rom_ram " "Info: Assuming node \"rom_ram\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_ram" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "outclock " "Info: Assuming node \"outclock\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -112 56 216 "outclock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "outclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 216 216 280 264 "inst5" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1048 1112 288 "inst3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst4 " "Info: Detected gated clock \"inst4\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst2~0 " "Info: Detected gated clock \"inst2~0\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 72 976 1040 120 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "write register Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] register Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\] 315.16 MHz 3.173 ns Internal " "Info: Clock \"write\" has Internal fmax of 315.16 MHz between source register \"Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]\" and destination register \"Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 3.173 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.003 ns + Longest register register " "Info: + Longest register to register delay is 3.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] 1 REG LCFF_X29_Y23_N1 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y23_N1; Fanout = 28; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.346 ns) 1.210 ns Block1:inst7\|lpm_bustri0:inst33\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7 2 COMB LCCOMB_X33_Y24_N22 3 " "Info: 2: + IC(0.864 ns) + CELL(0.346 ns) = 1.210 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 3; COMB Node = 'Block1:inst7\|lpm_bustri0:inst33\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.053 ns) 1.966 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~48 3 COMB LCCOMB_X27_Y24_N4 6 " "Info: 3: + IC(0.703 ns) + CELL(0.053 ns) = 1.966 ns; Loc. = LCCOMB_X27_Y24_N4; Fanout = 6; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.309 ns) 3.003 ns Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X33_Y24_N23 1 " "Info: 4: + IC(0.728 ns) + CELL(0.309 ns) = 3.003 ns; Loc. = LCFF_X33_Y24_N23; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.708 ns ( 23.58 % ) " "Info: Total cell delay = 0.708 ns ( 23.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.295 ns ( 76.42 % ) " "Info: Total interconnect delay = 2.295 ns ( 76.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.003 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.864ns 0.703ns 0.728ns } { 0.000ns 0.346ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write destination 4.917 ns + Shortest register " "Info: + Shortest clock path from clock \"write\" to destination register is 4.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns write 1 CLK PIN_K1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K1; Fanout = 6; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.053 ns) 2.165 ns inst21 2 COMB LCCOMB_X25_Y16_N30 1 " "Info: 2: + IC(1.292 ns) + CELL(0.053 ns) = 2.165 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { write inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.000 ns) 3.633 ns inst21~clkctrl 3 COMB CLKCTRL_G5 54 " "Info: 3: + IC(1.468 ns) + CELL(0.000 ns) = 3.633 ns; Loc. = CLKCTRL_G5; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 4.917 ns Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X33_Y24_N23 1 " "Info: 4: + IC(0.666 ns) + CELL(0.618 ns) = 4.917 ns; Loc. = LCFF_X33_Y24_N23; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 30.32 % ) " "Info: Total cell delay = 1.491 ns ( 30.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.426 ns ( 69.68 % ) " "Info: Total interconnect delay = 3.426 ns ( 69.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.917 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.292ns 1.468ns 0.666ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write source 4.903 ns - Longest register " "Info: - Longest clock path from clock \"write\" to source register is 4.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns write 1 CLK PIN_K1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K1; Fanout = 6; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.053 ns) 2.165 ns inst21 2 COMB LCCOMB_X25_Y16_N30 1 " "Info: 2: + IC(1.292 ns) + CELL(0.053 ns) = 2.165 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { write inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.000 ns) 3.633 ns inst21~clkctrl 3 COMB CLKCTRL_G5 54 " "Info: 3: + IC(1.468 ns) + CELL(0.000 ns) = 3.633 ns; Loc. = CLKCTRL_G5; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 4.903 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] 4 REG LCFF_X29_Y23_N1 28 " "Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 4.903 ns; Loc. = LCFF_X29_Y23_N1; Fanout = 28; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 30.41 % ) " "Info: Total cell delay = 1.491 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.412 ns ( 69.59 % ) " "Info: Total interconnect delay = 3.412 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.292ns 1.468ns 0.652ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.917 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.292ns 1.468ns 0.666ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.292ns 1.468ns 0.652ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.003 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.864ns 0.703ns 0.728ns } { 0.000ns 0.346ns 0.053ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.917 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.292ns 1.468ns 0.666ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.292ns 1.468ns 0.652ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "inclock register Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] register Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\] 315.16 MHz 3.173 ns Internal " "Info: Clock \"inclock\" has Internal fmax of 315.16 MHz between source register \"Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]\" and destination register \"Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 3.173 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.003 ns + Longest register register " "Info: + Longest register to register delay is 3.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] 1 REG LCFF_X29_Y23_N1 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y23_N1; Fanout = 28; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.346 ns) 1.210 ns Block1:inst7\|lpm_bustri0:inst33\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7 2 COMB LCCOMB_X33_Y24_N22 3 " "Info: 2: + IC(0.864 ns) + CELL(0.346 ns) = 1.210 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 3; COMB Node = 'Block1:inst7\|lpm_bustri0:inst33\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.053 ns) 1.966 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~48 3 COMB LCCOMB_X27_Y24_N4 6 " "Info: 3: + IC(0.703 ns) + CELL(0.053 ns) = 1.966 ns; Loc. = LCCOMB_X27_Y24_N4; Fanout = 6; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.309 ns) 3.003 ns Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X33_Y24_N23 1 " "Info: 4: + IC(0.728 ns) + CELL(0.309 ns) = 3.003 ns; Loc. = LCFF_X33_Y24_N23; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.708 ns ( 23.58 % ) " "Info: Total cell delay = 0.708 ns ( 23.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.295 ns ( 76.42 % ) " "Info: Total interconnect delay = 2.295 ns ( 76.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.003 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.864ns 0.703ns 0.728ns } { 0.000ns 0.346ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 5.211 ns + Shortest register " "Info: + Shortest clock path from clock \"inclock\" to destination register is 5.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns inclock 1 CLK PIN_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -48 -64 104 -32 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.154 ns) 2.459 ns inst21 2 COMB LCCOMB_X25_Y16_N30 1 " "Info: 2: + IC(1.506 ns) + CELL(0.154 ns) = 2.459 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { inclock inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.000 ns) 3.927 ns inst21~clkctrl 3 COMB CLKCTRL_G5 54 " "Info: 3: + IC(1.468 ns) + CELL(0.000 ns) = 3.927 ns; Loc. = CLKCTRL_G5; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 5.211 ns Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X33_Y24_N23 1 " "Info: 4: + IC(0.666 ns) + CELL(0.618 ns) = 5.211 ns; Loc. = LCFF_X33_Y24_N23; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 30.15 % ) " "Info: Total cell delay = 1.571 ns ( 30.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.640 ns ( 69.85 % ) " "Info: Total interconnect delay = 3.640 ns ( 69.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.211 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.211 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.506ns 1.468ns 0.666ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 5.197 ns - Longest register " "Info: - Longest clock path from clock \"inclock\" to source register is 5.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns inclock 1 CLK PIN_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -48 -64 104 -32 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.154 ns) 2.459 ns inst21 2 COMB LCCOMB_X25_Y16_N30 1 " "Info: 2: + IC(1.506 ns) + CELL(0.154 ns) = 2.459 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { inclock inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.000 ns) 3.927 ns inst21~clkctrl 3 COMB CLKCTRL_G5 54 " "Info: 3: + IC(1.468 ns) + CELL(0.000 ns) = 3.927 ns; Loc. = CLKCTRL_G5; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 5.197 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] 4 REG LCFF_X29_Y23_N1 28 " "Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 5.197 ns; Loc. = LCFF_X29_Y23_N1; Fanout = 28; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 30.23 % ) " "Info: Total cell delay = 1.571 ns ( 30.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.626 ns ( 69.77 % ) " "Info: Total interconnect delay = 3.626 ns ( 69.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.197 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.506ns 1.468ns 0.652ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.211 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.211 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.506ns 1.468ns 0.666ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.197 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.506ns 1.468ns 0.652ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.003 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.864ns 0.703ns 0.728ns } { 0.000ns 0.346ns 0.053ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.211 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.211 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.506ns 1.468ns 0.666ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.197 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.506ns 1.468ns 0.652ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "read register Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] register Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\] 315.16 MHz 3.173 ns Internal " "Info: Clock \"read\" has Internal fmax of 315.16 MHz between source register \"Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]\" and destination register \"Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 3.173 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.003 ns + Longest register register " "Info: + Longest register to register delay is 3.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] 1 REG LCFF_X29_Y23_N1 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y23_N1; Fanout = 28; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.346 ns) 1.210 ns Block1:inst7\|lpm_bustri0:inst33\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7 2 COMB LCCOMB_X33_Y24_N22 3 " "Info: 2: + IC(0.864 ns) + CELL(0.346 ns) = 1.210 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 3; COMB Node = 'Block1:inst7\|lpm_bustri0:inst33\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.053 ns) 1.966 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~48 3 COMB LCCOMB_X27_Y24_N4 6 " "Info: 3: + IC(0.703 ns) + CELL(0.053 ns) = 1.966 ns; Loc. = LCCOMB_X27_Y24_N4; Fanout = 6; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.309 ns) 3.003 ns Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X33_Y24_N23 1 " "Info: 4: + IC(0.728 ns) + CELL(0.309 ns) = 3.003 ns; Loc. = LCFF_X33_Y24_N23; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.708 ns ( 23.58 % ) " "Info: Total cell delay = 0.708 ns ( 23.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.295 ns ( 76.42 % ) " "Info: Total interconnect delay = 2.295 ns ( 76.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.003 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.864ns 0.703ns 0.728ns } { 0.000ns 0.346ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read destination 5.076 ns + Shortest register " "Info: + Shortest clock path from clock \"read\" to destination register is 5.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns read 1 CLK PIN_C8 15 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 15; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.272 ns) 2.324 ns inst21 2 COMB LCCOMB_X25_Y16_N30 1 " "Info: 2: + IC(1.205 ns) + CELL(0.272 ns) = 2.324 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { read inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.000 ns) 3.792 ns inst21~clkctrl 3 COMB CLKCTRL_G5 54 " "Info: 3: + IC(1.468 ns) + CELL(0.000 ns) = 3.792 ns; Loc. = CLKCTRL_G5; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 5.076 ns Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X33_Y24_N23 1 " "Info: 4: + IC(0.666 ns) + CELL(0.618 ns) = 5.076 ns; Loc. = LCFF_X33_Y24_N23; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.737 ns ( 34.22 % ) " "Info: Total cell delay = 1.737 ns ( 34.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.339 ns ( 65.78 % ) " "Info: Total interconnect delay = 3.339 ns ( 65.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.076 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.076 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.205ns 1.468ns 0.666ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read source 5.062 ns - Longest register " "Info: - Longest clock path from clock \"read\" to source register is 5.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns read 1 CLK PIN_C8 15 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 15; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.272 ns) 2.324 ns inst21 2 COMB LCCOMB_X25_Y16_N30 1 " "Info: 2: + IC(1.205 ns) + CELL(0.272 ns) = 2.324 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { read inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.000 ns) 3.792 ns inst21~clkctrl 3 COMB CLKCTRL_G5 54 " "Info: 3: + IC(1.468 ns) + CELL(0.000 ns) = 3.792 ns; Loc. = CLKCTRL_G5; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 5.062 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\] 4 REG LCFF_X29_Y23_N1 28 " "Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 5.062 ns; Loc. = LCFF_X29_Y23_N1; Fanout = 28; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.737 ns ( 34.31 % ) " "Info: Total cell delay = 1.737 ns ( 34.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.325 ns ( 65.69 % ) " "Info: Total interconnect delay = 3.325 ns ( 65.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.205ns 1.468ns 0.652ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.076 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.076 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.205ns 1.468ns 0.666ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.205ns 1.468ns 0.652ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.003 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} Block1:inst7|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]~7 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~48 {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.864ns 0.703ns 0.728ns } { 0.000ns 0.346ns 0.053ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.076 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.076 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.205ns 1.468ns 0.666ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.205ns 1.468ns 0.652ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rom_ram register inst11 memory lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg3 393.7 MHz 2.54 ns Internal " "Info: Clock \"rom_ram\" has Internal fmax of 393.7 MHz between source register \"inst11\" and destination memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg3\" (period= 2.54 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.079 ns + Longest register memory " "Info: + Longest register to memory delay is 2.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11 1 REG LCFF_X30_Y24_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y24_N17; Fanout = 9; REG Node = 'inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 160 1728 1792 240 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.378 ns) 1.007 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[3\]~4 2 COMB LCCOMB_X27_Y24_N8 1 " "Info: 2: + IC(0.629 ns) + CELL(0.378 ns) = 1.007 ns; Loc. = LCCOMB_X27_Y24_N8; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { inst11 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.096 ns) 2.079 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg3 3 MEM M4K_X32_Y22 1 " "Info: 3: + IC(0.976 ns) + CELL(0.096 ns) = 2.079 ns; Loc. = M4K_X32_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]~4 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 22.80 % ) " "Info: Total cell delay = 0.474 ns ( 22.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.605 ns ( 77.20 % ) " "Info: Total interconnect delay = 1.605 ns ( 77.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { inst11 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]~4 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.079 ns" { inst11 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]~4 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.629ns 0.976ns } { 0.000ns 0.378ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.345 ns - Smallest " "Info: - Smallest clock skew is -0.345 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram destination 5.468 ns + Shortest memory " "Info: + Shortest clock path from clock \"rom_ram\" to destination memory is 5.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns rom_ram 1 CLK PIN_Y6 12 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 12; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.053 ns) 2.422 ns inst3 2 COMB LCCOMB_X25_Y16_N26 2 " "Info: 2: + IC(1.522 ns) + CELL(0.053 ns) = 2.422 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 2; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { rom_ram inst3 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1048 1112 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.687 ns inst4 3 COMB LCCOMB_X25_Y16_N12 1 " "Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 2.687 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { inst3 inst4 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.000 ns) 4.328 ns inst4~clkctrl 4 COMB CLKCTRL_G14 29 " "Info: 4: + IC(1.641 ns) + CELL(0.000 ns) = 4.328 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.481 ns) 5.468 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg3 5 MEM M4K_X32_Y22 1 " "Info: 5: + IC(0.659 ns) + CELL(0.481 ns) = 5.468 ns; Loc. = M4K_X32_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 26.23 % ) " "Info: Total cell delay = 1.434 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.034 ns ( 73.77 % ) " "Info: Total interconnect delay = 4.034 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.468 ns" { rom_ram inst3 inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.468 ns" { rom_ram {} rom_ram~combout {} inst3 {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.522ns 0.212ns 1.641ns 0.659ns } { 0.000ns 0.847ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram source 5.813 ns - Longest register " "Info: - Longest clock path from clock \"rom_ram\" to source register is 5.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns rom_ram 1 CLK PIN_Y6 12 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 12; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.154 ns) 2.526 ns inst2~0 2 COMB LCCOMB_X25_Y16_N8 5 " "Info: 2: + IC(1.525 ns) + CELL(0.154 ns) = 2.526 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 5; COMB Node = 'inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { rom_ram inst2~0 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 72 976 1040 120 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 2.897 ns inst4 3 COMB LCCOMB_X25_Y16_N12 1 " "Info: 3: + IC(0.217 ns) + CELL(0.154 ns) = 2.897 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { inst2~0 inst4 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.000 ns) 4.538 ns inst4~clkctrl 4 COMB CLKCTRL_G14 29 " "Info: 4: + IC(1.641 ns) + CELL(0.000 ns) = 4.538 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 5.813 ns inst11 5 REG LCFF_X30_Y24_N17 9 " "Info: 5: + IC(0.657 ns) + CELL(0.618 ns) = 5.813 ns; Loc. = LCFF_X30_Y24_N17; Fanout = 9; REG Node = 'inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst4~clkctrl inst11 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 160 1728 1792 240 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 30.50 % ) " "Info: Total cell delay = 1.773 ns ( 30.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.040 ns ( 69.50 % ) " "Info: Total interconnect delay = 4.040 ns ( 69.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { rom_ram inst2~0 inst4 inst4~clkctrl inst11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { rom_ram {} rom_ram~combout {} inst2~0 {} inst4 {} inst4~clkctrl {} inst11 {} } { 0.000ns 0.000ns 1.525ns 0.217ns 1.641ns 0.657ns } { 0.000ns 0.847ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.468 ns" { rom_ram inst3 inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.468 ns" { rom_ram {} rom_ram~combout {} inst3 {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.522ns 0.212ns 1.641ns 0.659ns } { 0.000ns 0.847ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { rom_ram inst2~0 inst4 inst4~clkctrl inst11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { rom_ram {} rom_ram~combout {} inst2~0 {} inst4 {} inst4~clkctrl {} inst11 {} } { 0.000ns 0.000ns 1.525ns 0.217ns 1.641ns 0.657ns } { 0.000ns 0.847ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 160 1728 1792 240 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { inst11 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]~4 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.079 ns" { inst11 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]~4 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.629ns 0.976ns } { 0.000ns 0.378ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.468 ns" { rom_ram inst3 inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.468 ns" { rom_ram {} rom_ram~combout {} inst3 {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.522ns 0.212ns 1.641ns 0.659ns } { 0.000ns 0.847ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { rom_ram inst2~0 inst4 inst4~clkctrl inst11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { rom_ram {} rom_ram~combout {} inst2~0 {} inst4 {} inst4~clkctrl {} inst11 {} } { 0.000ns 0.000ns 1.525ns 0.217ns 1.641ns 0.657ns } { 0.000ns 0.847ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "outclock memory lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[3\] memory lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg3 400.0 MHz 2.5 ns Internal " "Info: Clock \"outclock\" has Internal fmax of 400.0 MHz between source memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[3\]\" and destination memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg3\" (period= 2.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.434 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[3\] 1 MEM M4K_X32_Y22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.053 ns) 0.899 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[3\]~26 2 COMB LCCOMB_X27_Y24_N20 3 " "Info: 2: + IC(0.795 ns) + CELL(0.053 ns) = 0.899 ns; Loc. = LCCOMB_X27_Y24_N20; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[3\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~26 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.154 ns) 1.362 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[3\]~4 3 COMB LCCOMB_X27_Y24_N8 1 " "Info: 3: + IC(0.309 ns) + CELL(0.154 ns) = 1.362 ns; Loc. = LCCOMB_X27_Y24_N8; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~26 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.096 ns) 2.434 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg3 4 MEM M4K_X32_Y22 1 " "Info: 4: + IC(0.976 ns) + CELL(0.096 ns) = 2.434 ns; Loc. = M4K_X32_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]~4 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.354 ns ( 14.54 % ) " "Info: Total cell delay = 0.354 ns ( 14.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.080 ns ( 85.46 % ) " "Info: Total interconnect delay = 2.080 ns ( 85.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.434 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~26 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]~4 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.434 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~26 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]~4 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.795ns 0.309ns 0.976ns } { 0.051ns 0.053ns 0.154ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.092 ns - Smallest " "Info: - Smallest clock skew is 0.092 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "outclock destination 5.790 ns + Shortest memory " "Info: + Shortest clock path from clock \"outclock\" to destination memory is 5.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns outclock 1 CLK PIN_Y12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 2; CLK Node = 'outclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -112 56 216 "outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.154 ns) 2.744 ns inst3 2 COMB LCCOMB_X25_Y16_N26 2 " "Info: 2: + IC(1.781 ns) + CELL(0.154 ns) = 2.744 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 2; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { outclock inst3 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1048 1112 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.009 ns inst4 3 COMB LCCOMB_X25_Y16_N12 1 " "Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 3.009 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { inst3 inst4 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.000 ns) 4.650 ns inst4~clkctrl 4 COMB CLKCTRL_G14 29 " "Info: 4: + IC(1.641 ns) + CELL(0.000 ns) = 4.650 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.481 ns) 5.790 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg3 5 MEM M4K_X32_Y22 1 " "Info: 5: + IC(0.659 ns) + CELL(0.481 ns) = 5.790 ns; Loc. = M4K_X32_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.497 ns ( 25.85 % ) " "Info: Total cell delay = 1.497 ns ( 25.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.293 ns ( 74.15 % ) " "Info: Total interconnect delay = 4.293 ns ( 74.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.790 ns" { outclock inst3 inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.790 ns" { outclock {} outclock~combout {} inst3 {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.781ns 0.212ns 1.641ns 0.659ns } { 0.000ns 0.809ns 0.154ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "outclock source 5.698 ns - Longest memory " "Info: - Longest clock path from clock \"outclock\" to source memory is 5.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns outclock 1 CLK PIN_Y12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 2; CLK Node = 'outclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -112 56 216 "outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.154 ns) 2.744 ns inst3 2 COMB LCCOMB_X25_Y16_N26 2 " "Info: 2: + IC(1.781 ns) + CELL(0.154 ns) = 2.744 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 2; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { outclock inst3 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1048 1112 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.000 ns) 4.567 ns inst3~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.823 ns) + CELL(0.000 ns) = 4.567 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1048 1112 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.472 ns) 5.698 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[3\] 4 MEM M4K_X32_Y22 1 " "Info: 4: + IC(0.659 ns) + CELL(0.472 ns) = 5.698 ns; Loc. = M4K_X32_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { inst3~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 25.18 % ) " "Info: Total cell delay = 1.435 ns ( 25.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.263 ns ( 74.82 % ) " "Info: Total interconnect delay = 4.263 ns ( 74.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.698 ns" { outclock inst3 inst3~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.698 ns" { outclock {} outclock~combout {} inst3 {} inst3~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 1.781ns 1.823ns 0.659ns } { 0.000ns 0.809ns 0.154ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.790 ns" { outclock inst3 inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.790 ns" { outclock {} outclock~combout {} inst3 {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.781ns 0.212ns 1.641ns 0.659ns } { 0.000ns 0.809ns 0.154ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.698 ns" { outclock inst3 inst3~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.698 ns" { outclock {} outclock~combout {} inst3 {} inst3~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 1.781ns 1.823ns 0.659ns } { 0.000ns 0.809ns 0.154ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.434 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~26 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]~4 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.434 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~26 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]~4 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.795ns 0.309ns 0.976ns } { 0.051ns 0.053ns 0.154ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.790 ns" { outclock inst3 inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.790 ns" { outclock {} outclock~combout {} inst3 {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.781ns 0.212ns 1.641ns 0.659ns } { 0.000ns 0.809ns 0.154ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.698 ns" { outclock inst3 inst3~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.698 ns" { outclock {} outclock~combout {} inst3 {} inst3~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 1.781ns 1.823ns 0.659ns } { 0.000ns 0.809ns 0.154ns 0.000ns 0.472ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[3\] rom_ram write 2.887 ns register " "Info: tsu for register \"Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"rom_ram\", clock pin = \"write\") is 2.887 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.714 ns + Longest pin register " "Info: + Longest pin to register delay is 7.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns rom_ram 1 CLK PIN_Y6 12 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 12; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.825 ns) + CELL(0.366 ns) 6.038 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[3\]~26 2 COMB LCCOMB_X27_Y24_N20 3 " "Info: 2: + IC(4.825 ns) + CELL(0.366 ns) = 6.038 ns; Loc. = LCCOMB_X27_Y24_N20; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[3\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.191 ns" { rom_ram lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~26 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.366 ns) 6.678 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[3\]~45 3 COMB LCCOMB_X27_Y24_N12 6 " "Info: 3: + IC(0.274 ns) + CELL(0.366 ns) = 6.678 ns; Loc. = LCCOMB_X27_Y24_N12; Fanout = 6; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[3\]~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~26 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~45 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.309 ns) 7.714 ns Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X33_Y24_N17 1 " "Info: 4: + IC(0.727 ns) + CELL(0.309 ns) = 7.714 ns; Loc. = LCFF_X33_Y24_N17; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~45 Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.888 ns ( 24.47 % ) " "Info: Total cell delay = 1.888 ns ( 24.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.826 ns ( 75.53 % ) " "Info: Total interconnect delay = 5.826 ns ( 75.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { rom_ram lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~26 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~45 Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { rom_ram {} rom_ram~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~26 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~45 {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.825ns 0.274ns 0.727ns } { 0.000ns 0.847ns 0.366ns 0.366ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write destination 4.917 ns - Shortest register " "Info: - Shortest clock path from clock \"write\" to destination register is 4.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns write 1 CLK PIN_K1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K1; Fanout = 6; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.053 ns) 2.165 ns inst21 2 COMB LCCOMB_X25_Y16_N30 1 " "Info: 2: + IC(1.292 ns) + CELL(0.053 ns) = 2.165 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { write inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.000 ns) 3.633 ns inst21~clkctrl 3 COMB CLKCTRL_G5 54 " "Info: 3: + IC(1.468 ns) + CELL(0.000 ns) = 3.633 ns; Loc. = CLKCTRL_G5; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 4.917 ns Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X33_Y24_N17 1 " "Info: 4: + IC(0.666 ns) + CELL(0.618 ns) = 4.917 ns; Loc. = LCFF_X33_Y24_N17; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf3\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 30.32 % ) " "Info: Total cell delay = 1.491 ns ( 30.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.426 ns ( 69.68 % ) " "Info: Total interconnect delay = 3.426 ns ( 69.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.917 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.292ns 1.468ns 0.666ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { rom_ram lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~26 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~45 Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { rom_ram {} rom_ram~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~26 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]~45 {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.825ns 0.274ns 0.727ns } { 0.000ns 0.847ns 0.366ns 0.366ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.917 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.292ns 1.468ns 0.666ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "outclock Data\[7\] lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[7\] 11.035 ns memory " "Info: tco from clock \"outclock\" to destination pin \"Data\[7\]\" through memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[7\]\" is 11.035 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "outclock source 5.698 ns + Longest memory " "Info: + Longest clock path from clock \"outclock\" to source memory is 5.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns outclock 1 CLK PIN_Y12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 2; CLK Node = 'outclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -112 56 216 "outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.154 ns) 2.744 ns inst3 2 COMB LCCOMB_X25_Y16_N26 2 " "Info: 2: + IC(1.781 ns) + CELL(0.154 ns) = 2.744 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 2; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { outclock inst3 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1048 1112 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.000 ns) 4.567 ns inst3~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.823 ns) + CELL(0.000 ns) = 4.567 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1048 1112 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.472 ns) 5.698 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[7\] 4 MEM M4K_X32_Y22 1 " "Info: 4: + IC(0.659 ns) + CELL(0.472 ns) = 5.698 ns; Loc. = M4K_X32_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { inst3~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 25.18 % ) " "Info: Total cell delay = 1.435 ns ( 25.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.263 ns ( 74.82 % ) " "Info: Total interconnect delay = 4.263 ns ( 74.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.698 ns" { outclock inst3 inst3~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.698 ns" { outclock {} outclock~combout {} inst3 {} inst3~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 1.781ns 1.823ns 0.659ns } { 0.000ns 0.809ns 0.154ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.201 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[7\] 1 MEM M4K_X32_Y22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.053 ns) 0.882 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9 2 COMB LCCOMB_X29_Y24_N6 3 " "Info: 2: + IC(0.778 ns) + CELL(0.053 ns) = 0.882 ns; Loc. = LCCOMB_X29_Y24_N6; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.154 ns) 1.844 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~11 3 COMB LCCOMB_X33_Y25_N18 1 " "Info: 3: + IC(0.808 ns) + CELL(0.154 ns) = 1.844 ns; Loc. = LCCOMB_X33_Y25_N18; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(2.008 ns) 5.201 ns Data\[7\] 4 PIN PIN_B13 0 " "Info: 4: + IC(1.349 ns) + CELL(2.008 ns) = 5.201 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'Data\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 Data[7] } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 632 1528 1704 648 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.266 ns ( 43.57 % ) " "Info: Total cell delay = 2.266 ns ( 43.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.935 ns ( 56.43 % ) " "Info: Total interconnect delay = 2.935 ns ( 56.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 Data[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 {} Data[7] {} } { 0.000ns 0.778ns 0.808ns 1.349ns } { 0.051ns 0.053ns 0.154ns 2.008ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.698 ns" { outclock inst3 inst3~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.698 ns" { outclock {} outclock~combout {} inst3 {} inst3~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 1.781ns 1.823ns 0.659ns } { 0.000ns 0.809ns 0.154ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 Data[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 {} Data[7] {} } { 0.000ns 0.778ns 0.808ns 1.349ns } { 0.051ns 0.053ns 0.154ns 2.008ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rom_ram Data\[7\] 10.353 ns Longest " "Info: Longest tpd from source pin \"rom_ram\" to destination pin \"Data\[7\]\" is 10.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns rom_ram 1 CLK PIN_Y6 12 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 12; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.821 ns) + CELL(0.366 ns) 6.034 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9 2 COMB LCCOMB_X29_Y24_N6 3 " "Info: 2: + IC(4.821 ns) + CELL(0.366 ns) = 6.034 ns; Loc. = LCCOMB_X29_Y24_N6; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.187 ns" { rom_ram lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.154 ns) 6.996 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~11 3 COMB LCCOMB_X33_Y25_N18 1 " "Info: 3: + IC(0.808 ns) + CELL(0.154 ns) = 6.996 ns; Loc. = LCCOMB_X33_Y25_N18; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(2.008 ns) 10.353 ns Data\[7\] 4 PIN PIN_B13 0 " "Info: 4: + IC(1.349 ns) + CELL(2.008 ns) = 10.353 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'Data\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 Data[7] } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 632 1528 1704 648 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.60 % ) " "Info: Total cell delay = 3.375 ns ( 32.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.978 ns ( 67.40 % ) " "Info: Total interconnect delay = 6.978 ns ( 67.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.353 ns" { rom_ram lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 Data[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.353 ns" { rom_ram {} rom_ram~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~11 {} Data[7] {} } { 0.000ns 0.000ns 4.821ns 0.808ns 1.349ns } { 0.000ns 0.847ns 0.366ns 0.154ns 2.008ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[1\] write outclock 2.939 ns register " "Info: th for register \"lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[1\]\" (data pin = \"write\", clock pin = \"outclock\") is 2.939 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "outclock destination 5.929 ns + Longest register " "Info: + Longest clock path from clock \"outclock\" to destination register is 5.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns outclock 1 CLK PIN_Y12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 2; CLK Node = 'outclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -112 56 216 "outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.154 ns) 2.744 ns inst3 2 COMB LCCOMB_X25_Y16_N26 2 " "Info: 2: + IC(1.781 ns) + CELL(0.154 ns) = 2.744 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 2; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { outclock inst3 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1048 1112 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.009 ns inst4 3 COMB LCCOMB_X25_Y16_N12 1 " "Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 3.009 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { inst3 inst4 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.000 ns) 4.650 ns inst4~clkctrl 4 COMB CLKCTRL_G14 29 " "Info: 4: + IC(1.641 ns) + CELL(0.000 ns) = 4.650 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 5.929 ns lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[1\] 5 REG LCFF_X25_Y16_N19 4 " "Info: 5: + IC(0.661 ns) + CELL(0.618 ns) = 5.929 ns; Loc. = LCFF_X25_Y16_N19; Fanout = 4; REG Node = 'lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { inst4~clkctrl lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 27.56 % ) " "Info: Total cell delay = 1.634 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.295 ns ( 72.44 % ) " "Info: Total interconnect delay = 4.295 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.929 ns" { outclock inst3 inst4 inst4~clkctrl lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.929 ns" { outclock {} outclock~combout {} inst3 {} inst4 {} inst4~clkctrl {} lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.781ns 0.212ns 1.641ns 0.661ns } { 0.000ns 0.809ns 0.154ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.139 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns write 1 CLK PIN_K1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K1; Fanout = 6; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.053 ns) 2.163 ns inst2~0 2 COMB LCCOMB_X25_Y16_N8 5 " "Info: 2: + IC(1.290 ns) + CELL(0.053 ns) = 2.163 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 5; COMB Node = 'inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { write inst2~0 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 72 976 1040 120 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.746 ns) 3.139 ns lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[1\] 3 REG LCFF_X25_Y16_N19 4 " "Info: 3: + IC(0.230 ns) + CELL(0.746 ns) = 3.139 ns; Loc. = LCFF_X25_Y16_N19; Fanout = 4; REG Node = 'lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { inst2~0 lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 51.58 % ) " "Info: Total cell delay = 1.619 ns ( 51.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.520 ns ( 48.42 % ) " "Info: Total interconnect delay = 1.520 ns ( 48.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { write inst2~0 lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { write {} write~combout {} inst2~0 {} lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.290ns 0.230ns } { 0.000ns 0.820ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.929 ns" { outclock inst3 inst4 inst4~clkctrl lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.929 ns" { outclock {} outclock~combout {} inst3 {} inst4 {} inst4~clkctrl {} lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.781ns 0.212ns 1.641ns 0.661ns } { 0.000ns 0.809ns 0.154ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { write inst2~0 lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { write {} write~combout {} inst2~0 {} lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.290ns 0.230ns } { 0.000ns 0.820ns 0.053ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 11:05:45 2025 " "Info: Processing ended: Thu Oct 23 11:05:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
