sched_clock_register	,	F_18
LPC32XX_TIMER_TCR_CEN	,	V_11
lpc32xx_clk_event_ddata	,	V_37
__iomem	,	T_5
delta	,	V_2
writel_relaxed	,	F_5
lpc32xx_clkevt_oneshot	,	F_7
lpc32xx_clockevent_init	,	F_22
LPC32XX_TIMER_MR0	,	V_33
lpc32xx_clock_event_ddata	,	V_5
lpc32xx_clkevt_shutdown	,	F_6
LPC32XX_TIMER_MCR_MR0I	,	V_34
clk_put	,	F_21
LPC32XX_TIMER_IR	,	V_15
event_handler	,	V_16
ret	,	V_22
clk	,	V_21
request_irq	,	F_25
has_clockevent	,	V_41
LPC32XX_TIMER_TCR_CRST	,	V_7
"failed to init clocksource (%d)\n"	,	L_6
PTR_ERR	,	F_13
IRQ_HANDLED	,	V_17
clk_get_rate	,	F_16
clocksource_timer_counter	,	V_1
err_clocksource_init	,	V_30
pr_err	,	F_12
irq_of_parse_and_map	,	F_23
ddata	,	V_6
LPC32XX_TIMER_MCR	,	V_26
iounmap	,	F_19
np	,	V_19
of_clk_get_by_name	,	F_10
LPC32XX_TIMER_CTCR	,	V_27
"lpc3220 clockevent"	,	L_8
LPC32XX_TIMER_IR_MR0INT	,	V_14
LPC32XX_TIMER_PR	,	V_10
IRQF_TIMER	,	V_38
notrace	,	T_2
device_node	,	V_18
LPC32XX_TIMER_TC	,	V_28
lpc32xx_clock_event_handler	,	F_8
clocksource_mmio_readl_up	,	V_29
"clock enable failed (%d)\n"	,	L_3
rate	,	V_20
"timerclk"	,	L_1
"unable to map registers\n"	,	L_4
"clock get failed (%lu)\n"	,	L_2
evtdev	,	V_4
"request irq failed\n"	,	L_9
IRQF_IRQPOLL	,	V_39
clk_prepare_enable	,	F_14
clocksource_mmio_init	,	F_17
err_irq	,	V_32
err_clk_enable	,	V_23
EADDRNOTAVAIL	,	V_24
readl	,	F_2
irqreturn_t	,	T_3
lpc32xx_clocksource_init	,	F_9
lpc32xx_clkevt_next_event	,	F_3
clock_event_device	,	V_3
irq	,	V_12
clk_disable_unprepare	,	F_20
has_clocksource	,	V_40
ENOENT	,	V_31
lpc32xx_read_sched_clock	,	F_1
LPC32XX_TIMER_MCR_MR0R	,	V_35
"lpc3220 timer"	,	L_5
dev_id	,	V_13
LPC32XX_TIMER_MCR_MR0S	,	V_36
u64	,	T_1
container_of	,	F_4
lpc32xx_timer_init	,	F_26
LPC32XX_TIMER_TCR	,	V_9
clockevents_config_and_register	,	F_24
__init	,	T_4
of_iomap	,	F_15
err_iomap	,	V_25
"get irq failed\n"	,	L_7
base	,	V_8
IS_ERR	,	F_11
