/*
 * STM32F407xx.h
 *
 *  Created on: Sep 29, 2020
 *      Author: milind
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

// Base address for memory
#define FLASH_BASE_ADDR 	0x08000000UL
#define SRAM1_BASE_ADDR 	0x20000000UL
#define SRAM2_BASE_ADR		0x2001C000UL
#define SRAM				SRAM1_BASE_ADDR
#define ROM_BASE_ADDR	 	0x1FFF0000UL

//Base address for bus
#define APB1_BASE_ADDR		0x40000000UL
#define APB2_BASE_ADDR		0x40010000UL
#define AHB1_BASE_ADDR		0x40020000UL
#define AHB2_BASE_ADDR		0x50000000UL

//Base address of peripherals hanging on AHB1
#define GPIO_A			(AHB1_BASE_ADDR + 0x0000UL)
#define GPIO_B			(AHB1_BASE_ADDR + 0x0400UL)
#define GPIO_C			(AHB1_BASE_ADDR + 0x0800UL)
#define GPIO_D			(AHB1_BASE_ADDR + 0x1200UL)
#define GPIO_E			(AHB1_BASE_ADDR + 0x1600UL)
#define GPIO_F			(AHB1_BASE_ADDR + 0x2000UL)
#define GPIO_G			(AHB1_BASE_ADDR + 0x2400UL)
#define GPIO_H			(AHB1_BASE_ADDR + 0x2800UL)


//Base address of perpherals hanging on APB1


//Base address of peripheerals hanging on APB2

#endif /* INC_STM32F407XX_H_ */
