Analysis & Synthesis report for CMDSCI
Sun Feb 25 20:56:45 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CMDSCI|valid_data:inst23|STATE
 11. State Machine - |CMDSCI|FIFO2Usb_Asyn:inst25|STATE
 12. State Machine - |CMDSCI|timingctrl:inst9|STATE
 13. State Machine - |CMDSCI|Send_interval:inst12|CURRENT_STATE
 14. State Machine - |CMDSCI|cmdtxctrl:inst5|STATE
 15. State Machine - |CMDSCI|cmdstatus:inst11|STATE
 16. State Machine - |CMDSCI|reply:inst16|STATE
 17. State Machine - |CMDSCI|strxctrl:inst14|STATE
 18. Registers Protected by Synthesis
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Added for RAM Pass-Through Logic
 25. Registers Packed Into Inferred Megafunctions
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for CDC:inst24|dcfifo:dcfifo_component
 28. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated
 29. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_7g6:rdptr_g1p
 30. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_3ub:wrptr_g1p
 31. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|altsyncram_8fa1:fifo_ram
 32. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp
 33. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10
 34. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp
 35. Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13
 36. Source assignments for sld_signaltap:auto_signaltap_0
 37. Source assignments for FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_3vo1:auto_generated
 38. Source assignments for cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0|altsyncram_1jo1:auto_generated
 39. Source assignments for cmdfifo:inst6|altsyncram:buffer_rtl_0|altsyncram_6ak1:auto_generated
 40. Source assignments for fifo:inst30|altsyncram:buffer_rtl_0|altsyncram_7oo1:auto_generated
 41. Parameter Settings for User Entity Instance: UART:inst10
 42. Parameter Settings for User Entity Instance: UART:inst10|Baud_rx:m_baud_rx
 43. Parameter Settings for User Entity Instance: UART:inst10|Baud_tx:m_baud_tx
 44. Parameter Settings for User Entity Instance: UART:inst10|Baud_rx:s_baud_rx
 45. Parameter Settings for User Entity Instance: UART:inst10|Baud_tx:s_baud_tx
 46. Parameter Settings for User Entity Instance: PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i
 47. Parameter Settings for User Entity Instance: Uart_rst_n:inst|pulsed_reg:p1
 48. Parameter Settings for User Entity Instance: fifo:inst30
 49. Parameter Settings for User Entity Instance: strxctrl:inst14
 50. Parameter Settings for User Entity Instance: strxctrl:inst14|pulsed_reg:p1
 51. Parameter Settings for User Entity Instance: strxctrl:inst14|counter:wrsthead_cnt
 52. Parameter Settings for User Entity Instance: reply:inst16|counter:eng_cnt
 53. Parameter Settings for User Entity Instance: reply:inst16|counter:waitreply_cnt
 54. Parameter Settings for User Entity Instance: reply:inst16|counter:overtime_cnt
 55. Parameter Settings for User Entity Instance: sttype:inst3|pulsed_reg:p1
 56. Parameter Settings for User Entity Instance: cmdfifo:inst6
 57. Parameter Settings for User Entity Instance: cmdstatus:inst11|fifo:f1
 58. Parameter Settings for User Entity Instance: cmdstatus:inst11|counter:c1
 59. Parameter Settings for User Entity Instance: cmdstatus:inst11|sync:s1
 60. Parameter Settings for User Entity Instance: cmdstatus:inst11|sync:s2
 61. Parameter Settings for User Entity Instance: cmdstatus:inst11|sync:s3
 62. Parameter Settings for User Entity Instance: cmdtxctrl:inst5|pulsed_reg:p1
 63. Parameter Settings for User Entity Instance: Send_interval:inst12|counter_32b:c1
 64. Parameter Settings for User Entity Instance: timingctrl:inst9|pulsed_reg:p1
 65. Parameter Settings for User Entity Instance: timingctrl:inst9|counter:c1
 66. Parameter Settings for User Entity Instance: timingctrl:inst9|counter:c2
 67. Parameter Settings for User Entity Instance: PLL80_30:inst18|PLL80_30_0002:pll80_30_inst|altera_pll:altera_pll_i
 68. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25
 69. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|fifo:wr
 70. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|fifo:rd
 71. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|counter:sendcnt
 72. Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|counter:c1
 73. Parameter Settings for User Entity Instance: CDC:inst24|dcfifo:dcfifo_component
 74. Parameter Settings for User Entity Instance: rx_stop:inst21|counter:c3
 75. Parameter Settings for User Entity Instance: rx_stop:inst21|counter:c10
 76. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 77. Parameter Settings for Inferred Entity Instance: FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0
 78. Parameter Settings for Inferred Entity Instance: cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0
 79. Parameter Settings for Inferred Entity Instance: cmdfifo:inst6|altsyncram:buffer_rtl_0
 80. Parameter Settings for Inferred Entity Instance: fifo:inst30|altsyncram:buffer_rtl_0
 81. dcfifo Parameter Settings by Entity Instance
 82. altsyncram Parameter Settings by Entity Instance
 83. Port Connectivity Checks: "rx_stop:inst21|counter:c10"
 84. Port Connectivity Checks: "rx_stop:inst21|counter:c3"
 85. Port Connectivity Checks: "FIFO2Usb_Asyn:inst25|counter:c1"
 86. Port Connectivity Checks: "FIFO2Usb_Asyn:inst25|counter:sendcnt"
 87. Port Connectivity Checks: "FIFO2Usb_Asyn:inst25|fifo:rd"
 88. Port Connectivity Checks: "timingctrl:inst9|counter:c2"
 89. Port Connectivity Checks: "timingctrl:inst9|counter:c1"
 90. Port Connectivity Checks: "timingctrl:inst9|pulsed_reg:p1"
 91. Port Connectivity Checks: "Send_interval:inst12|counter_32b:c1"
 92. Port Connectivity Checks: "cmdtxctrl:inst5|pulsed_reg:p1"
 93. Port Connectivity Checks: "cmdstatus:inst11|counter:c1"
 94. Port Connectivity Checks: "cmdstatus:inst11|fifo:f1"
 95. Port Connectivity Checks: "sttype:inst3|pulsed_reg:p1"
 96. Port Connectivity Checks: "reply:inst16|counter:overtime_cnt"
 97. Port Connectivity Checks: "reply:inst16|counter:waitreply_cnt"
 98. Port Connectivity Checks: "reply:inst16|counter:eng_cnt"
 99. Port Connectivity Checks: "strxctrl:inst14|counter:wrsthead_cnt"
100. Port Connectivity Checks: "strxctrl:inst14|pulsed_reg:p1"
101. Port Connectivity Checks: "Uart_rst_n:inst|pulsed_reg:p1"
102. Port Connectivity Checks: "UART:inst10|Uart_Tx:m_tx"
103. Signal Tap Logic Analyzer Settings
104. Post-Synthesis Netlist Statistics for Top Partition
105. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
106. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
107. Elapsed Time Per Partition
108. Connections to In-System Debugging Instance "auto_signaltap_0"
109. Analysis & Synthesis Messages
110. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Feb 25 20:56:44 2024       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; CMDSCI                                      ;
; Top-level Entity Name           ; CMDSCI                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5874                                        ;
; Total pins                      ; 30                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 6,957,088                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA9F23I7        ;                    ;
; Top-level entity name                                                           ; CMDSCI             ; CMDSCI             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; RS422_20240114/UART/UART_TX.v                                      ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART_TX.v                                      ;             ;
; RS422_20240114/UART/UART_RX.v                                      ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART_RX.v                                      ;             ;
; RS422_20240114/UART/UART.v                                         ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART.v                                         ;             ;
; RS422_20240114/UART/Baud_tx.v                                      ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/Baud_tx.v                                      ;             ;
; RS422_20240114/UART/Baud_rx.v                                      ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/Baud_rx.v                                      ;             ;
; RS422_20240114/Uart_rst_n.v                                        ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/Uart_rst_n.v                                        ;             ;
; RS422_20240114/timingctrl.v                                        ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/timingctrl.v                                        ;             ;
; RS422_20240114/sttxctrl.v                                          ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/sttxctrl.v                                          ;             ;
; RS422_20240114/reply.v                                             ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/reply.v                                             ;             ;
; RS422_20240114/fifo.v                                              ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/fifo.v                                              ;             ;
; RS422_20240114/counter_32b.v                                       ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter_32b.v                                       ;             ;
; RS422_20240114/counter.v                                           ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v                                           ;             ;
; RS422_20240114/cmdtxctrl.v                                         ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/cmdtxctrl.v                                         ;             ;
; RS422_20240114/cmdfifo.v                                           ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/cmdfifo.v                                           ;             ;
; SCI/valid_data.v                                                   ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/SCI/valid_data.v                                                   ;             ;
; SCI/rx_stop.v                                                      ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/SCI/rx_stop.v                                                      ;             ;
; SCI/decoder.v                                                      ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/SCI/decoder.v                                                      ;             ;
; ASYNC/FIFO2Usb_Asyn.v                                              ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/ASYNC/FIFO2Usb_Asyn.v                                              ;             ;
; PLL12.v                                                            ; yes             ; User Wizard-Generated File                   ; E:/KY_quartus/CMD_SCI_20240114/PLL12.v                                                            ; PLL12       ;
; PLL12/PLL12_0002.v                                                 ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/PLL12/PLL12_0002.v                                                 ; PLL12       ;
; CMDSCI.bdf                                                         ; yes             ; User Block Diagram/Schematic File            ; E:/KY_quartus/CMD_SCI_20240114/CMDSCI.bdf                                                         ;             ;
; sttype.v                                                           ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/sttype.v                                                           ;             ;
; strxctrl.v                                                         ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/strxctrl.v                                                         ;             ;
; fifoarray.v                                                        ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/fifoarray.v                                                        ;             ;
; PLL80_30.v                                                         ; yes             ; User Wizard-Generated File                   ; E:/KY_quartus/CMD_SCI_20240114/PLL80_30.v                                                         ; PLL80_30    ;
; PLL80_30/PLL80_30_0002.v                                           ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/PLL80_30/PLL80_30_0002.v                                           ; PLL80_30    ;
; CDC.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/KY_quartus/CMD_SCI_20240114/CDC.v                                                              ;             ;
; cmdstatus.v                                                        ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/cmdstatus.v                                                        ;             ;
; pulsed_reg.v                                                       ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/pulsed_reg.v                                                       ;             ;
; Uart_config.v                                                      ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/Uart_config.v                                                      ;             ;
; sync1.v                                                            ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/sync1.v                                                            ;             ;
; Send_interval.v                                                    ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/Send_interval.v                                                    ;             ;
; sync.v                                                             ; yes             ; User Verilog HDL File                        ; E:/KY_quartus/CMD_SCI_20240114/sync.v                                                             ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                               ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                               ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                          ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                               ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                             ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                            ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                        ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                             ;             ;
; db/dcfifo_5ok1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/dcfifo_5ok1.tdf                                                 ;             ;
; db/a_graycounter_7g6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/a_graycounter_7g6.tdf                                           ;             ;
; db/a_graycounter_3ub.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/a_graycounter_3ub.tdf                                           ;             ;
; db/altsyncram_8fa1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/altsyncram_8fa1.tdf                                             ;             ;
; db/alt_synch_pipe_b9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/alt_synch_pipe_b9l.tdf                                          ;             ;
; db/dffpipe_su8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/dffpipe_su8.tdf                                                 ;             ;
; db/alt_synch_pipe_c9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/alt_synch_pipe_c9l.tdf                                          ;             ;
; db/dffpipe_tu8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/dffpipe_tu8.tdf                                                 ;             ;
; db/cmpr_qu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/cmpr_qu5.tdf                                                    ;             ;
; db/cmpr_pu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/cmpr_pu5.tdf                                                    ;             ;
; db/mux_5r7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/mux_5r7.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                          ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                     ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                        ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                           ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd               ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                 ;             ;
; db/altsyncram_oo84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/altsyncram_oo84.tdf                                             ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/decode_8la.tdf                                                  ;             ;
; db/mux_rib.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/mux_rib.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                               ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                             ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                        ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                             ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                 ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                               ;             ;
; db/mux_clc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/mux_clc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                             ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                 ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                            ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                    ;             ;
; db/cntr_pai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/cntr_pai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_34j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/cntr_34j.tdf                                                    ;             ;
; db/cntr_v8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/cntr_v8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                ; altera_sld  ;
; db/ip/sld915c9909/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                           ;             ;
; db/altsyncram_3vo1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/altsyncram_3vo1.tdf                                             ;             ;
; db/decode_tma.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/decode_tma.tdf                                                  ;             ;
; db/mux_dhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/mux_dhb.tdf                                                     ;             ;
; db/altsyncram_1jo1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/altsyncram_1jo1.tdf                                             ;             ;
; db/altsyncram_6ak1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/altsyncram_6ak1.tdf                                             ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/decode_dla.tdf                                                  ;             ;
; db/mux_tfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/mux_tfb.tdf                                                     ;             ;
; db/altsyncram_7oo1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/KY_quartus/CMD_SCI_20240114/db/altsyncram_7oo1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3682                                                                     ;
;                                             ;                                                                          ;
; Combinational ALUT usage for logic          ; 2865                                                                     ;
;     -- 7 input functions                    ; 6                                                                        ;
;     -- 6 input functions                    ; 1434                                                                     ;
;     -- 5 input functions                    ; 397                                                                      ;
;     -- 4 input functions                    ; 385                                                                      ;
;     -- <=3 input functions                  ; 643                                                                      ;
;                                             ;                                                                          ;
; Dedicated logic registers                   ; 5874                                                                     ;
;                                             ;                                                                          ;
; I/O pins                                    ; 30                                                                       ;
; Total MLAB memory bits                      ; 0                                                                        ;
; Total block memory bits                     ; 6957088                                                                  ;
;                                             ;                                                                          ;
; Total DSP Blocks                            ; 0                                                                        ;
;                                             ;                                                                          ;
; Total PLLs                                  ; 3                                                                        ;
;     -- PLLs                                 ; 3                                                                        ;
;                                             ;                                                                          ;
; Maximum fan-out node                        ; PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 5390                                                                     ;
; Total fan-out                               ; 61892                                                                    ;
; Average fan-out                             ; 6.39                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |CMDSCI                                                                                                                                 ; 2865 (3)            ; 5874 (0)                  ; 6957088           ; 0          ; 30   ; 0            ; |CMDSCI                                                                                                                                                                                                                                                                                                                                            ; CMDSCI                            ; work         ;
;    |CDC:inst24|                                                                                                                         ; 21 (0)              ; 33 (0)                    ; 32                ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24                                                                                                                                                                                                                                                                                                                                 ; CDC                               ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 21 (0)              ; 33 (0)                    ; 32                ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                         ; dcfifo                            ; work         ;
;          |dcfifo_5ok1:auto_generated|                                                                                                   ; 21 (5)              ; 33 (13)                   ; 32                ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated                                                                                                                                                                                                                                                                              ; dcfifo_5ok1                       ; work         ;
;             |a_graycounter_3ub:wrptr_g1p|                                                                                               ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                                                                                                                                                                  ; a_graycounter_3ub                 ; work         ;
;             |a_graycounter_7g6:rdptr_g1p|                                                                                               ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_7g6:rdptr_g1p                                                                                                                                                                                                                                                  ; a_graycounter_7g6                 ; work         ;
;             |alt_synch_pipe_b9l:rs_dgwp|                                                                                                ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                                                                                                                                                                   ; alt_synch_pipe_b9l                ; work         ;
;                |dffpipe_su8:dffpipe10|                                                                                                  ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                                                                                                                                                             ; dffpipe_su8                       ; work         ;
;             |alt_synch_pipe_c9l:ws_dgrp|                                                                                                ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                                                                                                                                                                   ; alt_synch_pipe_c9l                ; work         ;
;                |dffpipe_tu8:dffpipe13|                                                                                                  ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                                                                                                                                                             ; dffpipe_tu8                       ; work         ;
;             |altsyncram_8fa1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|altsyncram_8fa1:fifo_ram                                                                                                                                                                                                                                                     ; altsyncram_8fa1                   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                               ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                               ; mux_5r7                           ; work         ;
;    |FIFO2Usb_Asyn:inst25|                                                                                                               ; 215 (21)            ; 160 (15)                  ; 1048576           ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25                                                                                                                                                                                                                                                                                                                       ; FIFO2Usb_Asyn                     ; work         ;
;       |counter:c1|                                                                                                                      ; 20 (20)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|counter:c1                                                                                                                                                                                                                                                                                                            ; counter                           ; work         ;
;       |counter:sendcnt|                                                                                                                 ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|counter:sendcnt                                                                                                                                                                                                                                                                                                       ; counter                           ; work         ;
;       |fifo:rd|                                                                                                                         ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:rd                                                                                                                                                                                                                                                                                                               ; fifo                              ; work         ;
;       |fifo:wr|                                                                                                                         ; 145 (86)            ; 105 (97)                  ; 1048576           ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr                                                                                                                                                                                                                                                                                                               ; fifo                              ; work         ;
;          |altsyncram:buffer_rtl_0|                                                                                                      ; 59 (0)              ; 8 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_3vo1:auto_generated|                                                                                            ; 59 (4)              ; 8 (8)                     ; 1048576           ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_3vo1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_3vo1                   ; work         ;
;                |decode_tma:decode2|                                                                                                     ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_3vo1:auto_generated|decode_tma:decode2                                                                                                                                                                                                                                     ; decode_tma                        ; work         ;
;                |mux_dhb:mux3|                                                                                                           ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_3vo1:auto_generated|mux_dhb:mux3                                                                                                                                                                                                                                           ; mux_dhb                           ; work         ;
;    |PLL12:inst1|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|PLL12:inst1                                                                                                                                                                                                                                                                                                                                ; PLL12                             ; PLL12        ;
;       |PLL12_0002:pll12_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|PLL12:inst1|PLL12_0002:pll12_inst                                                                                                                                                                                                                                                                                                          ; PLL12_0002                        ; PLL12        ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                  ; altera_pll                        ; work         ;
;    |PLL80_30:inst18|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|PLL80_30:inst18                                                                                                                                                                                                                                                                                                                            ; PLL80_30                          ; PLL80_30     ;
;       |PLL80_30_0002:pll80_30_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|PLL80_30:inst18|PLL80_30_0002:pll80_30_inst                                                                                                                                                                                                                                                                                                ; PLL80_30_0002                     ; PLL80_30     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|PLL80_30:inst18|PLL80_30_0002:pll80_30_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                        ; altera_pll                        ; work         ;
;    |Send_interval:inst12|                                                                                                               ; 69 (4)              ; 36 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|Send_interval:inst12                                                                                                                                                                                                                                                                                                                       ; Send_interval                     ; work         ;
;       |counter_32b:c1|                                                                                                                  ; 65 (65)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|Send_interval:inst12|counter_32b:c1                                                                                                                                                                                                                                                                                                        ; counter_32b                       ; work         ;
;    |UART:inst10|                                                                                                                        ; 141 (0)             ; 134 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10                                                                                                                                                                                                                                                                                                                                ; UART                              ; work         ;
;       |Baud_rx:m_baud_rx|                                                                                                               ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Baud_rx:m_baud_rx                                                                                                                                                                                                                                                                                                              ; Baud_rx                           ; work         ;
;       |Baud_rx:s_baud_rx|                                                                                                               ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Baud_rx:s_baud_rx                                                                                                                                                                                                                                                                                                              ; Baud_rx                           ; work         ;
;       |Baud_tx:m_baud_tx|                                                                                                               ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Baud_tx:m_baud_tx                                                                                                                                                                                                                                                                                                              ; Baud_tx                           ; work         ;
;       |Baud_tx:s_baud_tx|                                                                                                               ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Baud_tx:s_baud_tx                                                                                                                                                                                                                                                                                                              ; Baud_tx                           ; work         ;
;       |Uart_Rx:m_rx|                                                                                                                    ; 18 (18)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Uart_Rx:m_rx                                                                                                                                                                                                                                                                                                                   ; Uart_Rx                           ; work         ;
;       |Uart_Rx:s_rx|                                                                                                                    ; 18 (18)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Uart_Rx:s_rx                                                                                                                                                                                                                                                                                                                   ; Uart_Rx                           ; work         ;
;       |Uart_Tx:m_tx|                                                                                                                    ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Uart_Tx:m_tx                                                                                                                                                                                                                                                                                                                   ; Uart_Tx                           ; work         ;
;       |Uart_Tx:s_tx|                                                                                                                    ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|UART:inst10|Uart_Tx:s_tx                                                                                                                                                                                                                                                                                                                   ; Uart_Tx                           ; work         ;
;    |Uart_config:inst4|                                                                                                                  ; 14 (14)             ; 107 (107)                 ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|Uart_config:inst4                                                                                                                                                                                                                                                                                                                          ; Uart_config                       ; work         ;
;    |Uart_rst_n:inst|                                                                                                                    ; 10 (9)              ; 42 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|Uart_rst_n:inst                                                                                                                                                                                                                                                                                                                            ; Uart_rst_n                        ; work         ;
;       |pulsed_reg:p1|                                                                                                                   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|Uart_rst_n:inst|pulsed_reg:p1                                                                                                                                                                                                                                                                                                              ; pulsed_reg                        ; work         ;
;    |cmdfifo:inst6|                                                                                                                      ; 1353 (1329)         ; 2101 (2098)               ; 524288            ; 0          ; 0    ; 0            ; |CMDSCI|cmdfifo:inst6                                                                                                                                                                                                                                                                                                                              ; cmdfifo                           ; work         ;
;       |altsyncram:buffer_rtl_0|                                                                                                         ; 24 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |CMDSCI|cmdfifo:inst6|altsyncram:buffer_rtl_0                                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_6ak1:auto_generated|                                                                                               ; 24 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |CMDSCI|cmdfifo:inst6|altsyncram:buffer_rtl_0|altsyncram_6ak1:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_6ak1                   ; work         ;
;             |decode_dla:decode2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdfifo:inst6|altsyncram:buffer_rtl_0|altsyncram_6ak1:auto_generated|decode_dla:decode2                                                                                                                                                                                                                                                    ; decode_dla                        ; work         ;
;             |mux_tfb:mux3|                                                                                                              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdfifo:inst6|altsyncram:buffer_rtl_0|altsyncram_6ak1:auto_generated|mux_tfb:mux3                                                                                                                                                                                                                                                          ; mux_tfb                           ; work         ;
;    |cmdstatus:inst11|                                                                                                                   ; 85 (24)             ; 107 (10)                  ; 2048              ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11                                                                                                                                                                                                                                                                                                                           ; cmdstatus                         ; work         ;
;       |counter:c1|                                                                                                                      ; 21 (21)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|counter:c1                                                                                                                                                                                                                                                                                                                ; counter                           ; work         ;
;       |fifo:f1|                                                                                                                         ; 40 (40)             ; 61 (61)                   ; 2048              ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|fifo:f1                                                                                                                                                                                                                                                                                                                   ; fifo                              ; work         ;
;          |altsyncram:buffer_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_1jo1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0|altsyncram_1jo1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_1jo1                   ; work         ;
;       |sync:s1|                                                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|sync:s1                                                                                                                                                                                                                                                                                                                   ; sync                              ; work         ;
;       |sync:s2|                                                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|sync:s2                                                                                                                                                                                                                                                                                                                   ; sync                              ; work         ;
;       |sync:s3|                                                                                                                         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdstatus:inst11|sync:s3                                                                                                                                                                                                                                                                                                                   ; sync                              ; work         ;
;    |cmdtxctrl:inst5|                                                                                                                    ; 3 (3)               ; 3 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdtxctrl:inst5                                                                                                                                                                                                                                                                                                                            ; cmdtxctrl                         ; work         ;
;       |pulsed_reg:p1|                                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|cmdtxctrl:inst5|pulsed_reg:p1                                                                                                                                                                                                                                                                                                              ; pulsed_reg                        ; work         ;
;    |decoder_8b10b:inst22|                                                                                                               ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|decoder_8b10b:inst22                                                                                                                                                                                                                                                                                                                       ; decoder_8b10b                     ; work         ;
;    |fifo:inst30|                                                                                                                        ; 57 (57)             ; 69 (69)                   ; 8192              ; 0          ; 0    ; 0            ; |CMDSCI|fifo:inst30                                                                                                                                                                                                                                                                                                                                ; fifo                              ; work         ;
;       |altsyncram:buffer_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |CMDSCI|fifo:inst30|altsyncram:buffer_rtl_0                                                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;          |altsyncram_7oo1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |CMDSCI|fifo:inst30|altsyncram:buffer_rtl_0|altsyncram_7oo1:auto_generated                                                                                                                                                                                                                                                                         ; altsyncram_7oo1                   ; work         ;
;    |reply:inst16|                                                                                                                       ; 58 (6)              ; 48 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|reply:inst16                                                                                                                                                                                                                                                                                                                               ; reply                             ; work         ;
;       |counter:eng_cnt|                                                                                                                 ; 15 (15)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|reply:inst16|counter:eng_cnt                                                                                                                                                                                                                                                                                                               ; counter                           ; work         ;
;       |counter:overtime_cnt|                                                                                                            ; 20 (20)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|reply:inst16|counter:overtime_cnt                                                                                                                                                                                                                                                                                                          ; counter                           ; work         ;
;       |counter:waitreply_cnt|                                                                                                           ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|reply:inst16|counter:waitreply_cnt                                                                                                                                                                                                                                                                                                         ; counter                           ; work         ;
;    |rx_stop:inst21|                                                                                                                     ; 18 (9)              ; 55 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|rx_stop:inst21                                                                                                                                                                                                                                                                                                                             ; rx_stop                           ; work         ;
;       |counter:c10|                                                                                                                     ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|rx_stop:inst21|counter:c10                                                                                                                                                                                                                                                                                                                 ; counter                           ; work         ;
;       |counter:c3|                                                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|rx_stop:inst21|counter:c3                                                                                                                                                                                                                                                                                                                  ; counter                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 631 (2)             ; 2794 (328)                ; 5373952           ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 629 (0)             ; 2466 (0)                  ; 5373952           ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 629 (68)            ; 2466 (1142)               ; 5373952           ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 5 (0)               ; 2 (0)                     ; 5373952           ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_oo84:auto_generated|                                                                                         ; 5 (0)               ; 2 (2)                     ; 5373952           ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oo84:auto_generated                                                                                                                                                 ; altsyncram_oo84                   ; work         ;
;                   |decode_8la:decode2|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oo84:auto_generated|decode_8la:decode2                                                                                                                              ; decode_8la                        ; work         ;
;                   |mux_rib:mux3|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oo84:auto_generated|mux_rib:mux3                                                                                                                                    ; mux_rib                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 102 (102)           ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 200 (1)             ; 836 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 164 (0)             ; 820 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 492 (492)                 ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 164 (0)             ; 328 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 35 (35)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 211 (11)            ; 255 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_pai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pai:auto_generated                                                             ; cntr_pai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_34j:auto_generated|                                                                                             ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_34j:auto_generated                                                                                      ; cntr_34j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_v8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_v8i:auto_generated                                                                            ; cntr_v8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 164 (164)           ; 164 (164)                 ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |strxctrl:inst14|                                                                                                                    ; 22 (20)             ; 7 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|strxctrl:inst14                                                                                                                                                                                                                                                                                                                            ; strxctrl                          ; work         ;
;       |counter:wrsthead_cnt|                                                                                                            ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|strxctrl:inst14|counter:wrsthead_cnt                                                                                                                                                                                                                                                                                                       ; counter                           ; work         ;
;       |pulsed_reg:p1|                                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|strxctrl:inst14|pulsed_reg:p1                                                                                                                                                                                                                                                                                                              ; pulsed_reg                        ; work         ;
;    |sttype:inst3|                                                                                                                       ; 15 (14)             ; 38 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sttype:inst3                                                                                                                                                                                                                                                                                                                               ; sttype                            ; work         ;
;       |pulsed_reg:p1|                                                                                                                   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sttype:inst3|pulsed_reg:p1                                                                                                                                                                                                                                                                                                                 ; pulsed_reg                        ; work         ;
;    |sync1:inst26|                                                                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|sync1:inst26                                                                                                                                                                                                                                                                                                                               ; sync1                             ; work         ;
;    |timingctrl:inst9|                                                                                                                   ; 44 (5)              ; 36 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|timingctrl:inst9                                                                                                                                                                                                                                                                                                                           ; timingctrl                        ; work         ;
;       |counter:c1|                                                                                                                      ; 21 (21)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|timingctrl:inst9|counter:c1                                                                                                                                                                                                                                                                                                                ; counter                           ; work         ;
;       |counter:c2|                                                                                                                      ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|timingctrl:inst9|counter:c2                                                                                                                                                                                                                                                                                                                ; counter                           ; work         ;
;       |pulsed_reg:p1|                                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|timingctrl:inst9|pulsed_reg:p1                                                                                                                                                                                                                                                                                                             ; pulsed_reg                        ; work         ;
;    |valid_data:inst23|                                                                                                                  ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CMDSCI|valid_data:inst23                                                                                                                                                                                                                                                                                                                          ; valid_data                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|altsyncram_8fa1:fifo_ram|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32      ; None ;
; FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_3vo1:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; 131072       ; 8            ; 131072       ; 8            ; 1048576 ; None ;
; cmdfifo:inst6|altsyncram:buffer_rtl_0|altsyncram_6ak1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288  ; None ;
; cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0|altsyncram_1jo1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048    ; None ;
; fifo:inst30|altsyncram:buffer_rtl_0|altsyncram_7oo1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oo84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 164          ; 32768        ; 164          ; 5373952 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |CMDSCI|PLL12:inst1                                                                                                                                                                                                                                                         ; PLL12.v         ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |CMDSCI|PLL80_30:inst18                                                                                                                                                                                                                                                     ; PLL80_30.v      ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |CMDSCI|CDC:inst24                                                                                                                                                                                                                                                          ; CDC.v           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |CMDSCI|valid_data:inst23|STATE ;
+---------------+---------------------------------+
; Name          ; STATE.WR_FIFO                   ;
+---------------+---------------------------------+
; STATE.STOP    ; 0                               ;
; STATE.WR_FIFO ; 1                               ;
+---------------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CMDSCI|FIFO2Usb_Asyn:inst25|STATE                                                                                                 ;
+-----------------------+---------------+---------------+---------------------+-----------------------+----------------+----------------+------------+
; Name                  ; STATE.WR_WAIT ; STATE.RD_WAIT ; STATE.WR_TO_RD_FIFO ; STATE.RD_FROM_WR_FIFO ; STATE.WR_STATE ; STATE.RD_STATE ; STATE.IDLE ;
+-----------------------+---------------+---------------+---------------------+-----------------------+----------------+----------------+------------+
; STATE.IDLE            ; 0             ; 0             ; 0                   ; 0                     ; 0              ; 0              ; 0          ;
; STATE.RD_STATE        ; 0             ; 0             ; 0                   ; 0                     ; 0              ; 1              ; 1          ;
; STATE.WR_STATE        ; 0             ; 0             ; 0                   ; 0                     ; 1              ; 0              ; 1          ;
; STATE.RD_FROM_WR_FIFO ; 0             ; 0             ; 0                   ; 1                     ; 0              ; 0              ; 1          ;
; STATE.WR_TO_RD_FIFO   ; 0             ; 0             ; 1                   ; 0                     ; 0              ; 0              ; 1          ;
; STATE.RD_WAIT         ; 0             ; 1             ; 0                   ; 0                     ; 0              ; 0              ; 1          ;
; STATE.WR_WAIT         ; 1             ; 0             ; 0                   ; 0                     ; 0              ; 0              ; 1          ;
+-----------------------+---------------+---------------+---------------------+-----------------------+----------------+----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |CMDSCI|timingctrl:inst9|STATE                        ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; STATE.ST4 ; STATE.ST3 ; STATE.ST2 ; STATE.ST1 ; STATE.ST0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; STATE.ST0 ; 0         ; 0         ; 0         ; 0         ; 0         ;
; STATE.ST1 ; 0         ; 0         ; 0         ; 1         ; 1         ;
; STATE.ST2 ; 0         ; 0         ; 1         ; 0         ; 1         ;
; STATE.ST3 ; 0         ; 1         ; 0         ; 0         ; 1         ;
; STATE.ST4 ; 1         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |CMDSCI|Send_interval:inst12|CURRENT_STATE                    ;
+-------------------+-------------------+-------------------+-------------------+
; Name              ; CURRENT_STATE.ST2 ; CURRENT_STATE.ST1 ; CURRENT_STATE.ST0 ;
+-------------------+-------------------+-------------------+-------------------+
; CURRENT_STATE.ST0 ; 0                 ; 0                 ; 0                 ;
; CURRENT_STATE.ST1 ; 0                 ; 1                 ; 1                 ;
; CURRENT_STATE.ST2 ; 1                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |CMDSCI|cmdtxctrl:inst5|STATE ;
+-----------+-----------------------------------+
; Name      ; STATE.ST1                         ;
+-----------+-----------------------------------+
; STATE.ST0 ; 0                                 ;
; STATE.ST1 ; 1                                 ;
+-----------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |CMDSCI|cmdstatus:inst11|STATE                                                ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; STATE.ST6 ; STATE.ST5 ; STATE.ST4 ; STATE.ST3 ; STATE.ST2 ; STATE.ST1 ; STATE.ST0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; STATE.ST0 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; STATE.ST1 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; STATE.ST2 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; STATE.ST3 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; STATE.ST4 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; STATE.ST5 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; STATE.ST6 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |CMDSCI|reply:inst16|STATE    ;
+-----------+-----------+-----------+-----------+
; Name      ; STATE.ST2 ; STATE.ST1 ; STATE.ST0 ;
+-----------+-----------+-----------+-----------+
; STATE.ST0 ; 0         ; 0         ; 0         ;
; STATE.ST1 ; 0         ; 1         ; 1         ;
; STATE.ST2 ; 1         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |CMDSCI|strxctrl:inst14|STATE ;
+-----------+-----------+-----------+-----------+
; Name      ; STATE.ST2 ; STATE.ST1 ; STATE.ST0 ;
+-----------+-----------+-----------+-----------+
; STATE.ST0 ; 0         ; 0         ; 0         ;
; STATE.ST1 ; 0         ; 1         ; 1         ;
; STATE.ST2 ; 1         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 16                                                                                 ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; UART:inst10|Uart_Tx:s_tx|ready                     ; GND                 ; yes                    ;
; UART:inst10|Uart_Tx:m_tx|ready                     ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FIFO2Usb_Asyn:inst25|fifo:rd|rd_ptr[0..9]                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; cmdfifo:inst6|wr_ptr_depth[0]                                                                                                                                                           ; Merged with cmdfifo:inst6|wr_ptr_depth_ture[0]                                                                                                                                                      ;
; cmdfifo:inst6|rd_ptr_depth[0]                                                                                                                                                           ; Merged with cmdfifo:inst6|rd_ptr_depth_ture[0]                                                                                                                                                      ;
; strxctrl:inst14|counter:wrsthead_cnt|cnt[2]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; rx_stop:inst21|counter:c3|cnt[2]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; valid_data:inst23|STATE~7                                                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; FIFO2Usb_Asyn:inst25|STATE~11                                                                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; FIFO2Usb_Asyn:inst25|STATE~12                                                                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; FIFO2Usb_Asyn:inst25|STATE~13                                                                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; timingctrl:inst9|STATE~11                                                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; Send_interval:inst12|CURRENT_STATE~7                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; Send_interval:inst12|CURRENT_STATE~8                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; Send_interval:inst12|CURRENT_STATE~9                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; Send_interval:inst12|CURRENT_STATE~10                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; Send_interval:inst12|CURRENT_STATE~11                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; cmdtxctrl:inst5|STATE~6                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; cmdtxctrl:inst5|STATE~7                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; cmdtxctrl:inst5|STATE~8                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; cmdtxctrl:inst5|STATE~9                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; cmdtxctrl:inst5|STATE~10                                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; cmdstatus:inst11|STATE~12                                                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; reply:inst16|STATE~7                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; reply:inst16|STATE~8                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; reply:inst16|STATE~9                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; strxctrl:inst14|STATE~7                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; strxctrl:inst14|STATE~8                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; strxctrl:inst14|STATE~9                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; Send_interval:inst12|FLAG                                                                                                                                                               ; Merged with Send_interval:inst12|CURRENT_STATE.ST2                                                                                                                                                  ;
; timingctrl:inst9|STATE.ST2                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 38                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[14] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[14] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][16]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][0]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][16]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[1]                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[1]                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[14]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][17]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][18]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][19]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][20]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][21]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][6]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][22]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][7]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][23]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][8]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][24]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][9]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][25]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][10]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][26]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][11]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][27]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][12]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][28]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][13]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][29]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][14]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][30]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][1]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][17]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][2]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][18]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][3]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][19]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][4]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][20]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][5]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][21]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][6]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][22]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][7]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][23]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][8]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][24]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][9]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][25]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][10]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][26]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][11]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][27]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][12]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][28]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][13]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][29]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][14]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][30]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 66                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5874  ;
; Number of registers using Synchronous Clear  ; 2399  ;
; Number of registers using Synchronous Load   ; 324   ;
; Number of registers using Asynchronous Clear ; 3655  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3455  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART:inst10|Uart_Tx:m_tx|rs422_tx                                                                                                                                                                                                                                                                                               ; 2       ;
; UART:inst10|Uart_Tx:s_tx|rs422_tx                                                                                                                                                                                                                                                                                               ; 2       ;
; FIFO2Usb_Asyn:inst25|RD_N                                                                                                                                                                                                                                                                                                       ; 2       ;
; FIFO2Usb_Asyn:inst25|WR_N                                                                                                                                                                                                                                                                                                       ; 3       ;
; Uart_config:inst4|stopbit[0]                                                                                                                                                                                                                                                                                                    ; 3       ;
; Uart_config:inst4|stopbit[1]                                                                                                                                                                                                                                                                                                    ; 3       ;
; FIFO2Usb_Asyn:inst25|RXF_N_r                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO2Usb_Asyn:inst25|TXE_N_r                                                                                                                                                                                                                                                                                                    ; 1       ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                             ; 1       ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                             ; 1       ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_7g6:rdptr_g1p|counter5a0                                                                                                                                                                                                                            ; 7       ;
; CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_3ub:wrptr_g1p|counter7a0                                                                                                                                                                                                                            ; 6       ;
; reply:inst16|wait_asyn                                                                                                                                                                                                                                                                                                          ; 1       ;
; reply:inst16|eng_asyn                                                                                                                                                                                                                                                                                                           ; 1       ;
; reply:inst16|overtime_asyn                                                                                                                                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 33                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                       ;
+------------------------------------------------------+-------------------------------------------+
; Register Name                                        ; RAM Name                                  ;
+------------------------------------------------------+-------------------------------------------+
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[0]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[1]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[2]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[3]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[4]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[5]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[6]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[7]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[8]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[9]  ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[10] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[11] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[12] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[13] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[14] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[15] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[16] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[17] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[18] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[19] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[20] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[21] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[22] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[23] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[24] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[25] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[26] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[27] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[28] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[29] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[30] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[31] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[32] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[33] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[34] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[35] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[36] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[37] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[38] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[39] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[40] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[41] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0_bypass[42] ; FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0 ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[0]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[1]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[2]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[3]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[4]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[5]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[6]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[7]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[8]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[9]      ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[10]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[11]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[12]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[13]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[14]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[15]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[16]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[17]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[18]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[19]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[20]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[21]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[22]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[23]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; cmdstatus:inst11|fifo:f1|buffer_rtl_0_bypass[24]     ; cmdstatus:inst11|fifo:f1|buffer_rtl_0     ;
; fifo:inst30|buffer_rtl_0_bypass[0]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[1]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[2]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[3]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[4]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[5]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[6]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[7]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[8]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[9]                   ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[10]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[11]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[12]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[13]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[14]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[15]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[16]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[17]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[18]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[19]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[20]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[21]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[22]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[23]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[24]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[25]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[26]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[27]                  ; fifo:inst30|buffer_rtl_0                  ;
; fifo:inst30|buffer_rtl_0_bypass[28]                  ; fifo:inst30|buffer_rtl_0                  ;
+------------------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                 ;
+--------------------------+----------------------------+------+
; Register Name            ; Megafunction               ; Type ;
+--------------------------+----------------------------+------+
; cmdfifo:inst6|dout[0..7] ; cmdfifo:inst6|buffer_rtl_0 ; RAM  ;
+--------------------------+----------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|wr_ptr_length[7]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|rd_ptr_length[3]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CMDSCI|strxctrl:inst14|counter:wrsthead_cnt|cnt[0]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CMDSCI|reply:inst16|counter:eng_cnt|cnt[0]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CMDSCI|UART:inst10|Uart_Tx:m_tx|num[0]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CMDSCI|UART:inst10|Uart_Tx:s_tx|num[0]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[0][3]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[1][0]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[2][6]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[3][6]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[4][4]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[5][2]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[6][6]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[7][7]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[8][2]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[9][2]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[10][4]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[11][1]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[12][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[13][5]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[14][5]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[15][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[16][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[17][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[18][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[19][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[20][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[21][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[22][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[23][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[24][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[25][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[26][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[27][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[28][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[29][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[30][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[31][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[32][1]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[33][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[34][4]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[35][4]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[36][6]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[37][1]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[38][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[39][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[40][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[41][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[42][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[43][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[44][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[45][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[46][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[47][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[48][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[49][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[50][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[51][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[52][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[53][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[54][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[55][6]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[56][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[57][7]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[58][6]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[59][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[60][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[61][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[62][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[63][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[64][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[65][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[66][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[67][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[68][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[69][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[70][6]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[71][4]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[72][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[73][6]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[74][1]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[75][1]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[76][6]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[77][4]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[78][1]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[79][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[80][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[81][6]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[82][5]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[83][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[84][5]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[85][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[86][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[87][1]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[88][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[89][2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[90][6]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[91][0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[92][6]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[93][1]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[94][7]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[95][4]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[96][3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[97][4]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[98][7]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[99][5]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[100][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[101][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[102][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[103][2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[104][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[105][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[106][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[107][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[108][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[109][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[110][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[111][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[112][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[113][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[114][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[115][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[116][2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[117][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[118][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[119][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[120][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[121][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[122][2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[123][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[124][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[125][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[126][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[127][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[128][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[129][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[130][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[131][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[132][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[133][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[134][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[135][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[136][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[137][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[138][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[139][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[140][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[141][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[142][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[143][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[144][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[145][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[146][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[147][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[148][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[149][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[150][2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[151][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[152][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[153][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[154][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[155][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[156][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[157][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[158][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[159][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[160][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[161][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[162][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[163][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[164][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[165][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[166][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[167][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[168][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[169][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[170][2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[171][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[172][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[173][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[174][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[175][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[176][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[177][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[178][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[179][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[180][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[181][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[182][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[183][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[184][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[185][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[186][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[187][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[188][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[189][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[190][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[191][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[192][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[193][2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[194][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[195][2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[196][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[197][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[198][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[199][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[200][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[201][2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[202][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[203][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[204][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[205][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[206][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[207][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[208][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[209][2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[210][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[211][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[212][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[213][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[214][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[215][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[216][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[217][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[218][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[219][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[220][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[221][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[222][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[223][7]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[224][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[225][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[226][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[227][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[228][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[229][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[230][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[231][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[232][1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[233][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[234][2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[235][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[236][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[237][2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[238][2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[239][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[240][6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[241][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[242][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[243][5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[244][0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[245][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[246][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[247][3]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[248][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[249][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[250][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[251][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[252][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[253][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[254][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CMDSCI|cmdfifo:inst6|temp[255][4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CMDSCI|cmdstatus:inst11|fifo:f1|dout[0]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |CMDSCI|timingctrl:inst9|counter:c1|cnt[10]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |CMDSCI|timingctrl:inst9|counter:c2|cnt[0]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |CMDSCI|cmdstatus:inst11|counter:c1|cnt[2]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CMDSCI|fifo:inst30|dout[0]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CMDSCI|FIFO2Usb_Asyn:inst25|fifo:wr|dout[0]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CMDSCI|FIFO2Usb_Asyn:inst25|STATE                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CMDSCI|cmdstatus:inst11|dout[4]                                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CMDSCI|cmdstatus:inst11|STATE                                                                                                                                                                                                                                                                                                                                   ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |CMDSCI|cmdfifo:inst6|Mux1                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[14]                                                                                                                                                                                       ;
; 5:1                ; 163 bits  ; 489 LEs       ; 326 LEs              ; 163 LEs                ; Yes        ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[76]                                                                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CMDSCI|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |CMDSCI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------+
; Assignment                      ; Value ; From ; To       ;
+---------------------------------+-------+------+----------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -        ;
+---------------------------------+-------+------+----------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated               ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_7g6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_3ub:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|altsyncram_8fa1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0|altsyncram_3vo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0|altsyncram_1jo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for cmdfifo:inst6|altsyncram:buffer_rtl_0|altsyncram_6ak1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst30|altsyncram:buffer_rtl_0|altsyncram_7oo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst10 ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; MASTER_BAUD    ; 921600   ; Signed Integer               ;
; SLAVE_BAUD     ; 115200   ; Signed Integer               ;
; CLKFREQ        ; 12000000 ; Signed Integer               ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst10|Baud_rx:m_baud_rx ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BPS_PARA       ; 13    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst10|Baud_tx:m_baud_tx ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BPS_PARA       ; 13    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst10|Baud_rx:s_baud_rx ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BPS_PARA       ; 104   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst10|Baud_tx:s_baud_tx ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BPS_PARA       ; 104   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                   ;
+--------------------------------------+------------------------+----------------------------------------+
; reference_clock_frequency            ; 12.0 MHz               ; String                                 ;
; fractional_vco_multiplier            ; false                  ; String                                 ;
; pll_type                             ; General                ; String                                 ;
; pll_subtype                          ; General                ; String                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                         ;
; operation_mode                       ; normal                 ; String                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                         ;
; data_rate                            ; 0                      ; Signed Integer                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                         ;
; output_clock_frequency0              ; 12.000000 MHz          ; String                                 ;
; phase_shift0                         ; 0 ps                   ; String                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                 ;
; phase_shift1                         ; 0 ps                   ; String                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                 ;
; phase_shift2                         ; 0 ps                   ; String                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                 ;
; phase_shift3                         ; 0 ps                   ; String                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                 ;
; phase_shift4                         ; 0 ps                   ; String                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                 ;
; phase_shift5                         ; 0 ps                   ; String                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                 ;
; phase_shift6                         ; 0 ps                   ; String                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                 ;
; phase_shift7                         ; 0 ps                   ; String                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                 ;
; phase_shift8                         ; 0 ps                   ; String                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                 ;
; phase_shift9                         ; 0 ps                   ; String                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                 ;
; phase_shift10                        ; 0 ps                   ; String                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                 ;
; phase_shift11                        ; 0 ps                   ; String                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                 ;
; phase_shift12                        ; 0 ps                   ; String                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                 ;
; phase_shift13                        ; 0 ps                   ; String                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                 ;
; phase_shift14                        ; 0 ps                   ; String                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                 ;
; phase_shift15                        ; 0 ps                   ; String                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                 ;
; phase_shift16                        ; 0 ps                   ; String                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                 ;
; phase_shift17                        ; 0 ps                   ; String                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                         ;
; clock_name_0                         ;                        ; String                                 ;
; clock_name_1                         ;                        ; String                                 ;
; clock_name_2                         ;                        ; String                                 ;
; clock_name_3                         ;                        ; String                                 ;
; clock_name_4                         ;                        ; String                                 ;
; clock_name_5                         ;                        ; String                                 ;
; clock_name_6                         ;                        ; String                                 ;
; clock_name_7                         ;                        ; String                                 ;
; clock_name_8                         ;                        ; String                                 ;
; clock_name_global_0                  ; false                  ; String                                 ;
; clock_name_global_1                  ; false                  ; String                                 ;
; clock_name_global_2                  ; false                  ; String                                 ;
; clock_name_global_3                  ; false                  ; String                                 ;
; clock_name_global_4                  ; false                  ; String                                 ;
; clock_name_global_5                  ; false                  ; String                                 ;
; clock_name_global_6                  ; false                  ; String                                 ;
; clock_name_global_7                  ; false                  ; String                                 ;
; clock_name_global_8                  ; false                  ; String                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_bypass_en                      ; false                  ; String                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_bypass_en                      ; false                  ; String                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                         ;
; pll_slf_rst                          ; false                  ; String                                 ;
; pll_bw_sel                           ; low                    ; String                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
+--------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Uart_rst_n:inst|pulsed_reg:p1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:inst30 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 8     ; Unsigned Integer                ;
; PTRWIDTH       ; 10    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: strxctrl:inst14 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; PTRWIDTH       ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: strxctrl:inst14|pulsed_reg:p1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: strxctrl:inst14|counter:wrsthead_cnt ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; RST            ; 3     ; Signed Integer                                           ;
; START          ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reply:inst16|counter:eng_cnt ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; RST            ; 268   ; Signed Integer                                   ;
; START          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reply:inst16|counter:waitreply_cnt ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; RST            ; 2400  ; Signed Integer                                         ;
; START          ; 0     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reply:inst16|counter:overtime_cnt ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; RST            ; 12000 ; Signed Integer                                        ;
; START          ; 0     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sttype:inst3|pulsed_reg:p1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdfifo:inst6 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; LPTRWIDTH      ; 8     ; Unsigned Integer                  ;
; DPTRWIDTH      ; 8     ; Unsigned Integer                  ;
; WIDTH          ; 8     ; Unsigned Integer                  ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdstatus:inst11|fifo:f1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                               ;
; PTRWIDTH       ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdstatus:inst11|counter:c1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; RST            ; 12000 ; Signed Integer                                  ;
; START          ; 0     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdstatus:inst11|sync:s1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                               ;
; CYCLE          ; 2     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdstatus:inst11|sync:s2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                               ;
; CYCLE          ; 2     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdstatus:inst11|sync:s3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                               ;
; CYCLE          ; 2     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmdtxctrl:inst5|pulsed_reg:p1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Send_interval:inst12|counter_32b:c1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; START          ; 0     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timingctrl:inst9|pulsed_reg:p1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timingctrl:inst9|counter:c1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; RST            ; 12000 ; Signed Integer                                  ;
; START          ; 0     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timingctrl:inst9|counter:c2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; RST            ; 2500  ; Signed Integer                                  ;
; START          ; 0     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL80_30:inst18|PLL80_30_0002:pll80_30_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                             ;
+--------------------------------------+------------------------+--------------------------------------------------+
; reference_clock_frequency            ; 12.0 MHz               ; String                                           ;
; fractional_vco_multiplier            ; false                  ; String                                           ;
; pll_type                             ; General                ; String                                           ;
; pll_subtype                          ; General                ; String                                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                                   ;
; operation_mode                       ; normal                 ; String                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                   ;
; data_rate                            ; 0                      ; Signed Integer                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                   ;
; output_clock_frequency0              ; 80.000000 MHz          ; String                                           ;
; phase_shift0                         ; 0 ps                   ; String                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency1              ; 30.000000 MHz          ; String                                           ;
; phase_shift1                         ; 0 ps                   ; String                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                           ;
; phase_shift2                         ; 0 ps                   ; String                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                           ;
; phase_shift3                         ; 0 ps                   ; String                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                           ;
; phase_shift4                         ; 0 ps                   ; String                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                           ;
; phase_shift5                         ; 0 ps                   ; String                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                           ;
; phase_shift6                         ; 0 ps                   ; String                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                           ;
; phase_shift7                         ; 0 ps                   ; String                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                           ;
; phase_shift8                         ; 0 ps                   ; String                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                           ;
; phase_shift9                         ; 0 ps                   ; String                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                           ;
; phase_shift10                        ; 0 ps                   ; String                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                           ;
; phase_shift11                        ; 0 ps                   ; String                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                           ;
; phase_shift12                        ; 0 ps                   ; String                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                           ;
; phase_shift13                        ; 0 ps                   ; String                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                           ;
; phase_shift14                        ; 0 ps                   ; String                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                           ;
; phase_shift15                        ; 0 ps                   ; String                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                           ;
; phase_shift16                        ; 0 ps                   ; String                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                           ;
; phase_shift17                        ; 0 ps                   ; String                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                   ;
; clock_name_0                         ;                        ; String                                           ;
; clock_name_1                         ;                        ; String                                           ;
; clock_name_2                         ;                        ; String                                           ;
; clock_name_3                         ;                        ; String                                           ;
; clock_name_4                         ;                        ; String                                           ;
; clock_name_5                         ;                        ; String                                           ;
; clock_name_6                         ;                        ; String                                           ;
; clock_name_7                         ;                        ; String                                           ;
; clock_name_8                         ;                        ; String                                           ;
; clock_name_global_0                  ; false                  ; String                                           ;
; clock_name_global_1                  ; false                  ; String                                           ;
; clock_name_global_2                  ; false                  ; String                                           ;
; clock_name_global_3                  ; false                  ; String                                           ;
; clock_name_global_4                  ; false                  ; String                                           ;
; clock_name_global_5                  ; false                  ; String                                           ;
; clock_name_global_6                  ; false                  ; String                                           ;
; clock_name_global_7                  ; false                  ; String                                           ;
; clock_name_global_8                  ; false                  ; String                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                   ;
; pll_slf_rst                          ; false                  ; String                                           ;
; pll_bw_sel                           ; low                    ; String                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
+--------------------------------------+------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                           ;
; SENDTHRESHOUD  ; 2064  ; Signed Integer                           ;
; WUSEDW         ; 17    ; Signed Integer                           ;
; RUSEDW         ; 9     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|fifo:wr ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                   ;
; PTRWIDTH       ; 17    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|fifo:rd ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                   ;
; PTRWIDTH       ; 9     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|counter:sendcnt ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; RST            ; 2064  ; Signed Integer                                           ;
; START          ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO2Usb_Asyn:inst25|counter:c1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; RST            ; 12000 ; Signed Integer                                      ;
; START          ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CDC:inst24|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------+
; Parameter Name          ; Value       ; Type                                    ;
+-------------------------+-------------+-----------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                          ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                          ;
; LPM_WIDTHU              ; 2           ; Signed Integer                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                 ;
; USE_EAB                 ; ON          ; Untyped                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                 ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                          ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                 ;
; CBXI_PARAMETER          ; dcfifo_5ok1 ; Untyped                                 ;
+-------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_stop:inst21|counter:c3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; RST            ; 3     ; Signed Integer                                ;
; START          ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_stop:inst21|counter:c10 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; RST            ; 10    ; Signed Integer                                 ;
; START          ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 164                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 164                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 32768                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 32768                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 521                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 164                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                   ;
; WIDTHAD_A                          ; 17                   ; Untyped                                   ;
; NUMWORDS_A                         ; 131072               ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                   ;
; WIDTHAD_B                          ; 17                   ; Untyped                                   ;
; NUMWORDS_B                         ; 131072               ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_3vo1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Untyped                               ;
; WIDTHAD_A                          ; 8                    ; Untyped                               ;
; NUMWORDS_A                         ; 256                  ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 8                    ; Untyped                               ;
; WIDTHAD_B                          ; 8                    ; Untyped                               ;
; NUMWORDS_B                         ; 256                  ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_1jo1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmdfifo:inst6|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Untyped                    ;
; WIDTHAD_A                          ; 16                   ; Untyped                    ;
; NUMWORDS_A                         ; 65536                ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 8                    ; Untyped                    ;
; WIDTHAD_B                          ; 16                   ; Untyped                    ;
; NUMWORDS_B                         ; 65536                ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_6ak1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:inst30|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_7oo1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                    ;
+----------------------------+------------------------------------+
; Name                       ; Value                              ;
+----------------------------+------------------------------------+
; Number of entity instances ; 1                                  ;
; Entity Instance            ; CDC:inst24|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                         ;
;     -- LPM_WIDTH           ; 8                                  ;
;     -- LPM_NUMWORDS        ; 4                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                ;
;     -- USE_EAB             ; ON                                 ;
+----------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 4                                                    ;
; Entity Instance                           ; FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 131072                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 131072                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
; Entity Instance                           ; cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 256                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
; Entity Instance                           ; cmdfifo:inst6|altsyncram:buffer_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; fifo:inst30|altsyncram:buffer_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
+-------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_stop:inst21|counter:c10"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_stop:inst21|counter:c3"                                                                                                                                             ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; cnt   ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO2Usb_Asyn:inst25|counter:c1"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO2Usb_Asyn:inst25|counter:sendcnt"                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; asyn ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO2Usb_Asyn:inst25|fifo:rd"                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "din[7..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timingctrl:inst9|counter:c2"                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timingctrl:inst9|counter:c1"                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timingctrl:inst9|pulsed_reg:p1"                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Send_interval:inst12|counter_32b:c1"                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmdtxctrl:inst5|pulsed_reg:p1"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; neg  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmdstatus:inst11|counter:c1"                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmdstatus:inst11|fifo:f1"                                                                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sttype:inst3|pulsed_reg:p1"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; neg  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reply:inst16|counter:overtime_cnt"                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reply:inst16|counter:waitreply_cnt"                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reply:inst16|counter:eng_cnt"                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cnt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "strxctrl:inst14|counter:wrsthead_cnt"                                                                     ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulse ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "strxctrl:inst14|pulsed_reg:p1"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; neg  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Uart_rst_n:inst|pulsed_reg:p1"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:inst10|Uart_Tx:m_tx"                                                                                                                                                               ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; parity     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; parity[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; stopbit    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 164                 ; 164              ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2990                        ;
;     CLR               ; 166                         ;
;     CLR SCLR          ; 140                         ;
;     ENA               ; 98                          ;
;     ENA CLR           ; 376                         ;
;     ENA CLR SCLR      ; 2117                        ;
;     plain             ; 93                          ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 2148                        ;
;     arith             ; 321                         ;
;         1 data inputs ; 312                         ;
;         2 data inputs ; 9                           ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 1793                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 45                          ;
;         3 data inputs ; 45                          ;
;         4 data inputs ; 349                         ;
;         5 data inputs ; 162                         ;
;         6 data inputs ; 1175                        ;
;     shared            ; 29                          ;
;         2 data inputs ; 29                          ;
; boundary_port         ; 189                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 216                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 5.56                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 2794                                                   ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 224                                                    ;
;     ENA               ; 93                                                     ;
;     ENA CLR           ; 543                                                    ;
;     ENA CLR SCLR      ; 46                                                     ;
;     ENA SCLR          ; 43                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 44                                                     ;
;     SCLR SLD          ; 13                                                     ;
;     plain             ; 1749                                                   ;
; arriav_lcell_comb     ; 631                                                    ;
;     arith             ; 110                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 105                                                    ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 521                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 16                                                     ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 16                                                     ;
;         4 data inputs ; 21                                                     ;
;         5 data inputs ; 211                                                    ;
;         6 data inputs ; 246                                                    ;
; boundary_port         ; 904                                                    ;
; stratixv_ram_block    ; 656                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 0.87                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 90                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 89                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:07     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                    ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+
; Name                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                        ; Details ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+
; CLK12                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; M_RX                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M_RX                                                                     ; N/A     ;
; M_RX                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M_RX                                                                     ; N/A     ;
; M_TX                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Tx:m_tx|rs422_tx~_wirecell                              ; N/A     ;
; M_TX                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Tx:m_tx|rs422_tx~_wirecell                              ; N/A     ;
; RESET_N                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst31~_wirecell                                                         ; N/A     ;
; RESET_N                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst31~_wirecell                                                         ; N/A     ;
; S_RX                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_RX                                                                     ; N/A     ;
; S_RX                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_RX                                                                     ; N/A     ;
; S_TX                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Tx:s_tx|rs422_tx~_wirecell                              ; N/A     ;
; S_TX                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Tx:s_tx|rs422_tx~_wirecell                              ; N/A     ;
; Send_interval:inst12|CURRENT_STATE.ST0      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|CURRENT_STATE.ST0~_wirecell                         ; N/A     ;
; Send_interval:inst12|CURRENT_STATE.ST0      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|CURRENT_STATE.ST0~_wirecell                         ; N/A     ;
; Send_interval:inst12|CURRENT_STATE.ST1      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|CURRENT_STATE.ST1                                   ; N/A     ;
; Send_interval:inst12|CURRENT_STATE.ST1      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|CURRENT_STATE.ST1                                   ; N/A     ;
; Send_interval:inst12|CURRENT_STATE.ST2      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|CURRENT_STATE.ST2                                   ; N/A     ;
; Send_interval:inst12|CURRENT_STATE.ST2      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|CURRENT_STATE.ST2                                   ; N/A     ;
; Send_interval:inst12|FLAG                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|CURRENT_STATE.ST2                                   ; N/A     ;
; Send_interval:inst12|FLAG                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|CURRENT_STATE.ST2                                   ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[0]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[0]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[10]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[10]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[11]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[11]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[12]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[12]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[13]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[13]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[14]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[14]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[15]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[15]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[16]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[16]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[17]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[17]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[18]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[18]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[19]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[19]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[1]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[1]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[20]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[20]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[21]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[21]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[22]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[22]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[23]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[23]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[24]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[24]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[25]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[25]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[26]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[26]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[27]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[27]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[28]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[28]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[29]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[29]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[2]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[2]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[30]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[30]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[31]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[31]                              ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[3]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[3]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[4]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[4]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[5]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[5]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[6]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[6]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[7]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[7]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[8]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[8]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[9]                               ; N/A     ;
; Send_interval:inst12|counter_32b:c1|cnt[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Send_interval:inst12|counter_32b:c1|cnt[9]                               ; N/A     ;
; UART:inst10|Uart_Rx:s_rx|num[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Rx:s_rx|num[0]                                          ; N/A     ;
; UART:inst10|Uart_Rx:s_rx|num[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Rx:s_rx|num[0]                                          ; N/A     ;
; UART:inst10|Uart_Rx:s_rx|num[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Rx:s_rx|num[1]                                          ; N/A     ;
; UART:inst10|Uart_Rx:s_rx|num[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Rx:s_rx|num[1]                                          ; N/A     ;
; UART:inst10|Uart_Rx:s_rx|num[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Rx:s_rx|num[2]                                          ; N/A     ;
; UART:inst10|Uart_Rx:s_rx|num[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Rx:s_rx|num[2]                                          ; N/A     ;
; UART:inst10|Uart_Rx:s_rx|num[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Rx:s_rx|num[3]                                          ; N/A     ;
; UART:inst10|Uart_Rx:s_rx|num[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Rx:s_rx|num[3]                                          ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|num[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Tx:s_tx|num[0]                                          ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|num[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Tx:s_tx|num[0]                                          ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|num[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Tx:s_tx|num[1]                                          ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|num[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Tx:s_tx|num[1]                                          ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|num[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Tx:s_tx|num[2]                                          ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|num[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Tx:s_tx|num[2]                                          ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|num[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Tx:s_tx|num[3]                                          ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|num[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:inst10|Uart_Tx:s_tx|num[3]                                          ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~1                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~1                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~2                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~2                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~3                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~3                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~4                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~4                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~5                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~5                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~6                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~6                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~7                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~7                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~8                                                   ; N/A     ;
; UART:inst10|Uart_Tx:s_tx|tx_data[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmdfifo:inst6|buffer~8                                                   ; N/A     ;
; Uart_config:inst4|INTERVAL[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[0]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[0]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[10]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[10]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[11]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[11]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[12]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[12]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[13]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[13]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[14]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[14]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[15]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[15]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[16]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[16]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[17]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[17]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[18]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[18]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[19]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[19]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[1]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[1]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[20]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[20]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[21]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[21]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[22]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[22]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[23]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[23]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[24]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[24]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[25]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[25]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[26]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[26]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[27]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[27]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[28]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[28]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[29]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[29]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[2]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[2]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[30]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[30]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[31]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[31]                                           ; N/A     ;
; Uart_config:inst4|INTERVAL[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[3]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[3]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[4]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[4]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[5]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[5]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[6]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[6]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[7]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[7]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[8]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[8]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[9]                                            ; N/A     ;
; Uart_config:inst4|INTERVAL[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|INTERVAL[9]                                            ; N/A     ;
; Uart_config:inst4|parity                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|parity                                                 ; N/A     ;
; Uart_config:inst4|parity                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|parity                                                 ; N/A     ;
; Uart_config:inst4|shift[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[0]                                               ; N/A     ;
; Uart_config:inst4|shift[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[0]                                               ; N/A     ;
; Uart_config:inst4|shift[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[10]                                              ; N/A     ;
; Uart_config:inst4|shift[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[10]                                              ; N/A     ;
; Uart_config:inst4|shift[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[11]                                              ; N/A     ;
; Uart_config:inst4|shift[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[11]                                              ; N/A     ;
; Uart_config:inst4|shift[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[12]                                              ; N/A     ;
; Uart_config:inst4|shift[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[12]                                              ; N/A     ;
; Uart_config:inst4|shift[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[13]                                              ; N/A     ;
; Uart_config:inst4|shift[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[13]                                              ; N/A     ;
; Uart_config:inst4|shift[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[14]                                              ; N/A     ;
; Uart_config:inst4|shift[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[14]                                              ; N/A     ;
; Uart_config:inst4|shift[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[15]                                              ; N/A     ;
; Uart_config:inst4|shift[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[15]                                              ; N/A     ;
; Uart_config:inst4|shift[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[16]                                              ; N/A     ;
; Uart_config:inst4|shift[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[16]                                              ; N/A     ;
; Uart_config:inst4|shift[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[17]                                              ; N/A     ;
; Uart_config:inst4|shift[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[17]                                              ; N/A     ;
; Uart_config:inst4|shift[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[18]                                              ; N/A     ;
; Uart_config:inst4|shift[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[18]                                              ; N/A     ;
; Uart_config:inst4|shift[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[19]                                              ; N/A     ;
; Uart_config:inst4|shift[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[19]                                              ; N/A     ;
; Uart_config:inst4|shift[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[1]                                               ; N/A     ;
; Uart_config:inst4|shift[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[1]                                               ; N/A     ;
; Uart_config:inst4|shift[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[20]                                              ; N/A     ;
; Uart_config:inst4|shift[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[20]                                              ; N/A     ;
; Uart_config:inst4|shift[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[21]                                              ; N/A     ;
; Uart_config:inst4|shift[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[21]                                              ; N/A     ;
; Uart_config:inst4|shift[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[22]                                              ; N/A     ;
; Uart_config:inst4|shift[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[22]                                              ; N/A     ;
; Uart_config:inst4|shift[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[23]                                              ; N/A     ;
; Uart_config:inst4|shift[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[23]                                              ; N/A     ;
; Uart_config:inst4|shift[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[24]                                              ; N/A     ;
; Uart_config:inst4|shift[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[24]                                              ; N/A     ;
; Uart_config:inst4|shift[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[25]                                              ; N/A     ;
; Uart_config:inst4|shift[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[25]                                              ; N/A     ;
; Uart_config:inst4|shift[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[26]                                              ; N/A     ;
; Uart_config:inst4|shift[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[26]                                              ; N/A     ;
; Uart_config:inst4|shift[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[27]                                              ; N/A     ;
; Uart_config:inst4|shift[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[27]                                              ; N/A     ;
; Uart_config:inst4|shift[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[28]                                              ; N/A     ;
; Uart_config:inst4|shift[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[28]                                              ; N/A     ;
; Uart_config:inst4|shift[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[29]                                              ; N/A     ;
; Uart_config:inst4|shift[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[29]                                              ; N/A     ;
; Uart_config:inst4|shift[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[2]                                               ; N/A     ;
; Uart_config:inst4|shift[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[2]                                               ; N/A     ;
; Uart_config:inst4|shift[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[30]                                              ; N/A     ;
; Uart_config:inst4|shift[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[30]                                              ; N/A     ;
; Uart_config:inst4|shift[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[31]                                              ; N/A     ;
; Uart_config:inst4|shift[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[31]                                              ; N/A     ;
; Uart_config:inst4|shift[32]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[32]                                              ; N/A     ;
; Uart_config:inst4|shift[32]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[32]                                              ; N/A     ;
; Uart_config:inst4|shift[33]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[33]                                              ; N/A     ;
; Uart_config:inst4|shift[33]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[33]                                              ; N/A     ;
; Uart_config:inst4|shift[34]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[34]                                              ; N/A     ;
; Uart_config:inst4|shift[34]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[34]                                              ; N/A     ;
; Uart_config:inst4|shift[35]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[35]                                              ; N/A     ;
; Uart_config:inst4|shift[35]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[35]                                              ; N/A     ;
; Uart_config:inst4|shift[36]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[36]                                              ; N/A     ;
; Uart_config:inst4|shift[36]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[36]                                              ; N/A     ;
; Uart_config:inst4|shift[37]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[37]                                              ; N/A     ;
; Uart_config:inst4|shift[37]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[37]                                              ; N/A     ;
; Uart_config:inst4|shift[38]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[38]                                              ; N/A     ;
; Uart_config:inst4|shift[38]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[38]                                              ; N/A     ;
; Uart_config:inst4|shift[39]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[39]                                              ; N/A     ;
; Uart_config:inst4|shift[39]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[39]                                              ; N/A     ;
; Uart_config:inst4|shift[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[3]                                               ; N/A     ;
; Uart_config:inst4|shift[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[3]                                               ; N/A     ;
; Uart_config:inst4|shift[40]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[40]                                              ; N/A     ;
; Uart_config:inst4|shift[40]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[40]                                              ; N/A     ;
; Uart_config:inst4|shift[41]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[41]                                              ; N/A     ;
; Uart_config:inst4|shift[41]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[41]                                              ; N/A     ;
; Uart_config:inst4|shift[42]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[42]                                              ; N/A     ;
; Uart_config:inst4|shift[42]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[42]                                              ; N/A     ;
; Uart_config:inst4|shift[43]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[43]                                              ; N/A     ;
; Uart_config:inst4|shift[43]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[43]                                              ; N/A     ;
; Uart_config:inst4|shift[44]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[44]                                              ; N/A     ;
; Uart_config:inst4|shift[44]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[44]                                              ; N/A     ;
; Uart_config:inst4|shift[45]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[45]                                              ; N/A     ;
; Uart_config:inst4|shift[45]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[45]                                              ; N/A     ;
; Uart_config:inst4|shift[46]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[46]                                              ; N/A     ;
; Uart_config:inst4|shift[46]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[46]                                              ; N/A     ;
; Uart_config:inst4|shift[47]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[47]                                              ; N/A     ;
; Uart_config:inst4|shift[47]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[47]                                              ; N/A     ;
; Uart_config:inst4|shift[48]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[48]                                              ; N/A     ;
; Uart_config:inst4|shift[48]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[48]                                              ; N/A     ;
; Uart_config:inst4|shift[49]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[49]                                              ; N/A     ;
; Uart_config:inst4|shift[49]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[49]                                              ; N/A     ;
; Uart_config:inst4|shift[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[4]                                               ; N/A     ;
; Uart_config:inst4|shift[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[4]                                               ; N/A     ;
; Uart_config:inst4|shift[50]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[50]                                              ; N/A     ;
; Uart_config:inst4|shift[50]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[50]                                              ; N/A     ;
; Uart_config:inst4|shift[51]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[51]                                              ; N/A     ;
; Uart_config:inst4|shift[51]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[51]                                              ; N/A     ;
; Uart_config:inst4|shift[52]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[52]                                              ; N/A     ;
; Uart_config:inst4|shift[52]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[52]                                              ; N/A     ;
; Uart_config:inst4|shift[53]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[53]                                              ; N/A     ;
; Uart_config:inst4|shift[53]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[53]                                              ; N/A     ;
; Uart_config:inst4|shift[54]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[54]                                              ; N/A     ;
; Uart_config:inst4|shift[54]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[54]                                              ; N/A     ;
; Uart_config:inst4|shift[55]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[55]                                              ; N/A     ;
; Uart_config:inst4|shift[55]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[55]                                              ; N/A     ;
; Uart_config:inst4|shift[56]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[56]                                              ; N/A     ;
; Uart_config:inst4|shift[56]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[56]                                              ; N/A     ;
; Uart_config:inst4|shift[57]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[57]                                              ; N/A     ;
; Uart_config:inst4|shift[57]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[57]                                              ; N/A     ;
; Uart_config:inst4|shift[58]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[58]                                              ; N/A     ;
; Uart_config:inst4|shift[58]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[58]                                              ; N/A     ;
; Uart_config:inst4|shift[59]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[59]                                              ; N/A     ;
; Uart_config:inst4|shift[59]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[59]                                              ; N/A     ;
; Uart_config:inst4|shift[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[5]                                               ; N/A     ;
; Uart_config:inst4|shift[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[5]                                               ; N/A     ;
; Uart_config:inst4|shift[60]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[60]                                              ; N/A     ;
; Uart_config:inst4|shift[60]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[60]                                              ; N/A     ;
; Uart_config:inst4|shift[61]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[61]                                              ; N/A     ;
; Uart_config:inst4|shift[61]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[61]                                              ; N/A     ;
; Uart_config:inst4|shift[62]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[62]                                              ; N/A     ;
; Uart_config:inst4|shift[62]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[62]                                              ; N/A     ;
; Uart_config:inst4|shift[63]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[63]                                              ; N/A     ;
; Uart_config:inst4|shift[63]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[63]                                              ; N/A     ;
; Uart_config:inst4|shift[64]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[64]                                              ; N/A     ;
; Uart_config:inst4|shift[64]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[64]                                              ; N/A     ;
; Uart_config:inst4|shift[65]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[65]                                              ; N/A     ;
; Uart_config:inst4|shift[65]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[65]                                              ; N/A     ;
; Uart_config:inst4|shift[66]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[66]                                              ; N/A     ;
; Uart_config:inst4|shift[66]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[66]                                              ; N/A     ;
; Uart_config:inst4|shift[67]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[67]                                              ; N/A     ;
; Uart_config:inst4|shift[67]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[67]                                              ; N/A     ;
; Uart_config:inst4|shift[68]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[68]                                              ; N/A     ;
; Uart_config:inst4|shift[68]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[68]                                              ; N/A     ;
; Uart_config:inst4|shift[69]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[69]                                              ; N/A     ;
; Uart_config:inst4|shift[69]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[69]                                              ; N/A     ;
; Uart_config:inst4|shift[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[6]                                               ; N/A     ;
; Uart_config:inst4|shift[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[6]                                               ; N/A     ;
; Uart_config:inst4|shift[70]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[70]                                              ; N/A     ;
; Uart_config:inst4|shift[70]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[70]                                              ; N/A     ;
; Uart_config:inst4|shift[71]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[71]                                              ; N/A     ;
; Uart_config:inst4|shift[71]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[71]                                              ; N/A     ;
; Uart_config:inst4|shift[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[7]                                               ; N/A     ;
; Uart_config:inst4|shift[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[7]                                               ; N/A     ;
; Uart_config:inst4|shift[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[8]                                               ; N/A     ;
; Uart_config:inst4|shift[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[8]                                               ; N/A     ;
; Uart_config:inst4|shift[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[9]                                               ; N/A     ;
; Uart_config:inst4|shift[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|shift[9]                                               ; N/A     ;
; Uart_config:inst4|stopbit[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|stopbit[0]~_wirecell                                   ; N/A     ;
; Uart_config:inst4|stopbit[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|stopbit[0]~_wirecell                                   ; N/A     ;
; Uart_config:inst4|stopbit[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|stopbit[1]~_wirecell                                   ; N/A     ;
; Uart_config:inst4|stopbit[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Uart_config:inst4|stopbit[1]~_wirecell                                   ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Feb 25 20:56:07 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CMDSCI -c CMDSCI
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart/uart_tx.v
    Info (12023): Found entity 1: Uart_Tx File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART_TX.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart/uart_tb.v
    Info (12023): Found entity 1: UART_TB File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART_TB.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart/uart_rx.v
    Info (12023): Found entity 1: Uart_Rx File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART_RX.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart/uart.v
    Info (12023): Found entity 1: UART File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart/baud_tx.v
    Info (12023): Found entity 1: Baud_tx File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/Baud_tx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart/baud_rx.v
    Info (12023): Found entity 1: Baud_rx File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/Baud_rx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/uart_rst_n.v
    Info (12023): Found entity 1: Uart_rst_n File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/Uart_rst_n.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/timingctrl.v
    Info (12023): Found entity 1: timingctrl File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/timingctrl.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/sttxctrl.v
    Info (12023): Found entity 1: sttxctrl File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/sttxctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/reply.v
    Info (12023): Found entity 1: reply File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/reply.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/pulsed.v
    Info (12023): Found entity 1: pulsed File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/pulsed.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/mux5to1.v
    Info (12023): Found entity 1: mux5to1 File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/mux5to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/mux1to5.v
    Info (12023): Found entity 1: mux1to5 File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/mux1to5.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/fifo.v
    Info (12023): Found entity 1: fifo File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/fifo.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/counter_32b.v
    Info (12023): Found entity 1: counter_32b File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter_32b.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/counter.v
    Info (12023): Found entity 1: counter File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/cmdtype.v
    Info (12023): Found entity 1: cmdtype File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/cmdtype.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/cmdtxctrl.v
    Info (12023): Found entity 1: cmdtxctrl File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/cmdtxctrl.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/cmdrxctrl.v
    Info (12023): Found entity 1: cmdrxctrl File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/cmdrxctrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/cmdlength.v
    Info (12023): Found entity 1: cmdlength File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/cmdlength.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs422_20240114/cmdfifo.v
    Info (12023): Found entity 1: cmdfifo File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/cmdfifo.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sci/valid_data.v
    Info (12023): Found entity 1: valid_data File: E:/KY_quartus/CMD_SCI_20240114/SCI/valid_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sci/upload.v
    Info (12023): Found entity 1: upload File: E:/KY_quartus/CMD_SCI_20240114/SCI/upload.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sci/rx_stop.v
    Info (12023): Found entity 1: rx_stop File: E:/KY_quartus/CMD_SCI_20240114/SCI/rx_stop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sci/decoder.v
    Info (12023): Found entity 1: decoder_8b10b File: E:/KY_quartus/CMD_SCI_20240114/SCI/decoder.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file async/fifo2usb_asyn.v
    Info (12023): Found entity 1: FIFO2Usb_Asyn File: E:/KY_quartus/CMD_SCI_20240114/ASYNC/FIFO2Usb_Asyn.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file pll12.v
    Info (12023): Found entity 1: PLL12 File: E:/KY_quartus/CMD_SCI_20240114/PLL12.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll12/pll12_0002.v
    Info (12023): Found entity 1: PLL12_0002 File: E:/KY_quartus/CMD_SCI_20240114/PLL12/PLL12_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cmdsci.bdf
    Info (12023): Found entity 1: CMDSCI
Info (12021): Found 1 design units, including 1 entities, in source file sttype.v
    Info (12023): Found entity 1: sttype File: E:/KY_quartus/CMD_SCI_20240114/sttype.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file strxctrl.v
    Info (12023): Found entity 1: strxctrl File: E:/KY_quartus/CMD_SCI_20240114/strxctrl.v Line: 18
Warning (12018): Entity "or5" will be ignored because it conflicts with Quartus Prime primitive name File: E:/KY_quartus/CMD_SCI_20240114/or5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or5.v
Info (12021): Found 1 design units, including 1 entities, in source file fifoarray.v
    Info (12023): Found entity 1: fifiarray File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll80_30.v
    Info (12023): Found entity 1: PLL80_30 File: E:/KY_quartus/CMD_SCI_20240114/PLL80_30.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll80_30/pll80_30_0002.v
    Info (12023): Found entity 1: PLL80_30_0002 File: E:/KY_quartus/CMD_SCI_20240114/PLL80_30/PLL80_30_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cdc.v
    Info (12023): Found entity 1: CDC File: E:/KY_quartus/CMD_SCI_20240114/CDC.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cmdstatus.v
    Info (12023): Found entity 1: cmdstatus File: E:/KY_quartus/CMD_SCI_20240114/cmdstatus.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file pulsed_reg.v
    Info (12023): Found entity 1: pulsed_reg File: E:/KY_quartus/CMD_SCI_20240114/pulsed_reg.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file uart_config.v
    Info (12023): Found entity 1: Uart_config File: E:/KY_quartus/CMD_SCI_20240114/Uart_config.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file sync1.v
    Info (12023): Found entity 1: sync1 File: E:/KY_quartus/CMD_SCI_20240114/sync1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/cmdsci.v
    Info (12023): Found entity 1: Uart_interval File: E:/KY_quartus/CMD_SCI_20240114/output_files/CMDSCI.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file send_interval.v
    Info (12023): Found entity 1: Send_interval File: E:/KY_quartus/CMD_SCI_20240114/Send_interval.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file sync.v
    Info (12023): Found entity 1: sync File: E:/KY_quartus/CMD_SCI_20240114/sync.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at UART_TB.v(29): created implicit net for "bps_en_tx" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART_TB.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at UART_TB.v(30): created implicit net for "bps_clk_tx" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART_TB.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at UART_TB.v(39): created implicit net for "rs422_rx" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART_TB.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at UART_TB.v(50): created implicit net for "bps_en_rx" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART_TB.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at UART_TB.v(51): created implicit net for "bps_clk_rx" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART_TB.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at timingctrl.v(26): created implicit net for "send_done" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/timingctrl.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at timingctrl.v(140): created implicit net for "overtime" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/timingctrl.v Line: 140
Warning (10236): Verilog HDL Implicit Net warning at timingctrl.v(151): created implicit net for "waittime" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/timingctrl.v Line: 151
Warning (10236): Verilog HDL Implicit Net warning at FIFO2Usb_Asyn.v(164): created implicit net for "OVERTIME" File: E:/KY_quartus/CMD_SCI_20240114/ASYNC/FIFO2Usb_Asyn.v Line: 164
Warning (10236): Verilog HDL Implicit Net warning at strxctrl.v(36): created implicit net for "reply_pos" File: E:/KY_quartus/CMD_SCI_20240114/strxctrl.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(22): created implicit net for "full_tc" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(23): created implicit net for "rx_done_tc" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(24): created implicit net for "wen_tc" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(25): created implicit net for "din_tc" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(26): created implicit net for "full_hk" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(27): created implicit net for "rx_done_hk" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(28): created implicit net for "wen_hk" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(29): created implicit net for "din_hk" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(30): created implicit net for "full_sd" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(31): created implicit net for "rx_done_sd" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(32): created implicit net for "wen_sd" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(33): created implicit net for "din_sd" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(34): created implicit net for "full_di" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(35): created implicit net for "rx_done_di" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(36): created implicit net for "wen_di" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(37): created implicit net for "din_di" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(38): created implicit net for "full_pf" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(39): created implicit net for "rx_done_pf" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(40): created implicit net for "wen_pf" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(41): created implicit net for "din_pf" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(55): created implicit net for "ren_tc" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(56): created implicit net for "valid_tc" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(57): created implicit net for "dout_tc" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(58): created implicit net for "empty_tc" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(60): created implicit net for "tx_done_tc" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(75): created implicit net for "ren_hk" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 75
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(76): created implicit net for "valid_hk" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 76
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(77): created implicit net for "dout_hk" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 77
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(78): created implicit net for "empty_hk" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 78
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(80): created implicit net for "tx_done_hk" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(95): created implicit net for "ren_sd" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 95
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(96): created implicit net for "valid_sd" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 96
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(97): created implicit net for "dout_sd" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 97
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(98): created implicit net for "empty_sd" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 98
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(100): created implicit net for "tx_done_sd" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(115): created implicit net for "ren_di" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 115
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(116): created implicit net for "valid_di" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 116
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(117): created implicit net for "dout_di" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 117
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(118): created implicit net for "empty_di" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 118
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(120): created implicit net for "tx_done_di" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 120
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(135): created implicit net for "ren_pf" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 135
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(136): created implicit net for "valid_pf" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 136
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(137): created implicit net for "dout_pf" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 137
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(138): created implicit net for "empty_pf" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 138
Warning (10236): Verilog HDL Implicit Net warning at fifoarray.v(140): created implicit net for "tx_done_pf" File: E:/KY_quartus/CMD_SCI_20240114/fifoarray.v Line: 140
Warning (10236): Verilog HDL Implicit Net warning at cmdstatus.v(228): created implicit net for "overtime" File: E:/KY_quartus/CMD_SCI_20240114/cmdstatus.v Line: 228
Warning (10236): Verilog HDL Implicit Net warning at cmdstatus.v(238): created implicit net for "ovetime_r" File: E:/KY_quartus/CMD_SCI_20240114/cmdstatus.v Line: 238
Info (12127): Elaborating entity "CMDSCI" for the top level hierarchy
Warning (275011): Block or symbol "fifo" of instance "inst30" overlaps another block or symbol
Info (12128): Elaborating entity "UART" for hierarchy "UART:inst10"
Info (12128): Elaborating entity "Baud_rx" for hierarchy "UART:inst10|Baud_rx:m_baud_rx" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART.v Line: 86
Info (12128): Elaborating entity "Uart_Rx" for hierarchy "UART:inst10|Uart_Rx:m_rx" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART.v Line: 101
Info (12128): Elaborating entity "Baud_tx" for hierarchy "UART:inst10|Baud_tx:m_baud_tx" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART.v Line: 111
Info (12128): Elaborating entity "Uart_Tx" for hierarchy "UART:inst10|Uart_Tx:m_tx" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART.v Line: 126
Warning (10240): Verilog HDL Always Construct warning at UART_TX.v(46): inferring latch(es) for variable "ready", which holds its previous value in one or more paths through the always construct File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART_TX.v Line: 46
Info (10041): Inferred latch for "ready" at UART_TX.v(49) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART_TX.v Line: 49
Info (12128): Elaborating entity "Baud_rx" for hierarchy "UART:inst10|Baud_rx:s_baud_rx" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART.v Line: 139
Info (12128): Elaborating entity "Baud_tx" for hierarchy "UART:inst10|Baud_tx:s_baud_tx" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/UART/UART.v Line: 164
Info (12128): Elaborating entity "PLL12" for hierarchy "PLL12:inst1"
Info (12128): Elaborating entity "PLL12_0002" for hierarchy "PLL12:inst1|PLL12_0002:pll12_inst" File: E:/KY_quartus/CMD_SCI_20240114/PLL12.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i" File: E:/KY_quartus/CMD_SCI_20240114/PLL12/PLL12_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i" File: E:/KY_quartus/CMD_SCI_20240114/PLL12/PLL12_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/KY_quartus/CMD_SCI_20240114/PLL12/PLL12_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "12.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Uart_rst_n" for hierarchy "Uart_rst_n:inst"
Warning (10762): Verilog HDL Case Statement warning at Uart_rst_n.v(40): can't check case statement for completeness because the case expression has too many possible states File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/Uart_rst_n.v Line: 40
Info (12128): Elaborating entity "pulsed_reg" for hierarchy "Uart_rst_n:inst|pulsed_reg:p1" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/Uart_rst_n.v Line: 56
Info (12128): Elaborating entity "Uart_config" for hierarchy "Uart_config:inst4"
Warning (10762): Verilog HDL Case Statement warning at Uart_config.v(44): can't check case statement for completeness because the case expression has too many possible states File: E:/KY_quartus/CMD_SCI_20240114/Uart_config.v Line: 44
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:inst30"
Warning (10230): Verilog HDL assignment warning at fifo.v(81): truncated value with size 32 to match size of target (5) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/fifo.v Line: 81
Info (12128): Elaborating entity "strxctrl" for hierarchy "strxctrl:inst14"
Warning (10230): Verilog HDL assignment warning at strxctrl.v(164): truncated value with size 32 to match size of target (5) File: E:/KY_quartus/CMD_SCI_20240114/strxctrl.v Line: 164
Info (12128): Elaborating entity "counter" for hierarchy "strxctrl:inst14|counter:wrsthead_cnt" File: E:/KY_quartus/CMD_SCI_20240114/strxctrl.v Line: 158
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (3) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (3) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (3) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 36
Info (12128): Elaborating entity "reply" for hierarchy "reply:inst16"
Info (12128): Elaborating entity "counter" for hierarchy "reply:inst16|counter:eng_cnt" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/reply.v Line: 137
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (10) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (10) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (10) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 36
Info (12128): Elaborating entity "counter" for hierarchy "reply:inst16|counter:waitreply_cnt" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/reply.v Line: 148
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (13) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (13) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (13) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 36
Info (12128): Elaborating entity "counter" for hierarchy "reply:inst16|counter:overtime_cnt" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/reply.v Line: 159
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (15) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (15) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (15) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 36
Info (12128): Elaborating entity "sttype" for hierarchy "sttype:inst3"
Warning (10762): Verilog HDL Case Statement warning at sttype.v(40): can't check case statement for completeness because the case expression has too many possible states File: E:/KY_quartus/CMD_SCI_20240114/sttype.v Line: 40
Info (12128): Elaborating entity "sttxctrl" for hierarchy "sttxctrl:inst8"
Info (12128): Elaborating entity "cmdfifo" for hierarchy "cmdfifo:inst6"
Warning (10230): Verilog HDL assignment warning at cmdfifo.v(219): truncated value with size 32 to match size of target (5) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/cmdfifo.v Line: 219
Warning (10230): Verilog HDL assignment warning at cmdfifo.v(70): truncated value with size 32 to match size of target (9) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/cmdfifo.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at cmdfifo.v(68): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/cmdfifo.v Line: 68
Info (12128): Elaborating entity "cmdstatus" for hierarchy "cmdstatus:inst11"
Info (12128): Elaborating entity "fifo" for hierarchy "cmdstatus:inst11|fifo:f1" File: E:/KY_quartus/CMD_SCI_20240114/cmdstatus.v Line: 201
Warning (10230): Verilog HDL assignment warning at fifo.v(81): truncated value with size 32 to match size of target (5) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/fifo.v Line: 81
Info (12128): Elaborating entity "sync" for hierarchy "cmdstatus:inst11|sync:s1" File: E:/KY_quartus/CMD_SCI_20240114/cmdstatus.v Line: 239
Warning (10230): Verilog HDL assignment warning at sync.v(30): truncated value with size 3 to match size of target (2) File: E:/KY_quartus/CMD_SCI_20240114/sync.v Line: 30
Info (12128): Elaborating entity "sync" for hierarchy "cmdstatus:inst11|sync:s3" File: E:/KY_quartus/CMD_SCI_20240114/cmdstatus.v Line: 259
Warning (10230): Verilog HDL assignment warning at sync.v(30): truncated value with size 24 to match size of target (16) File: E:/KY_quartus/CMD_SCI_20240114/sync.v Line: 30
Info (12128): Elaborating entity "cmdtxctrl" for hierarchy "cmdtxctrl:inst5"
Info (12128): Elaborating entity "Send_interval" for hierarchy "Send_interval:inst12"
Info (12128): Elaborating entity "counter_32b" for hierarchy "Send_interval:inst12|counter_32b:c1" File: E:/KY_quartus/CMD_SCI_20240114/Send_interval.v Line: 32
Info (12128): Elaborating entity "timingctrl" for hierarchy "timingctrl:inst9"
Info (12128): Elaborating entity "counter" for hierarchy "timingctrl:inst9|counter:c2" File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/timingctrl.v Line: 152
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (13) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (13) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (13) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 36
Info (12128): Elaborating entity "PLL80_30" for hierarchy "PLL80_30:inst18"
Info (12128): Elaborating entity "PLL80_30_0002" for hierarchy "PLL80_30:inst18|PLL80_30_0002:pll80_30_inst" File: E:/KY_quartus/CMD_SCI_20240114/PLL80_30.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL80_30:inst18|PLL80_30_0002:pll80_30_inst|altera_pll:altera_pll_i" File: E:/KY_quartus/CMD_SCI_20240114/PLL80_30/PLL80_30_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL80_30:inst18|PLL80_30_0002:pll80_30_inst|altera_pll:altera_pll_i" File: E:/KY_quartus/CMD_SCI_20240114/PLL80_30/PLL80_30_0002.v Line: 88
Info (12133): Instantiated megafunction "PLL80_30:inst18|PLL80_30_0002:pll80_30_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/KY_quartus/CMD_SCI_20240114/PLL80_30/PLL80_30_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "12.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "80.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "30.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "FIFO2Usb_Asyn" for hierarchy "FIFO2Usb_Asyn:inst25"
Warning (10230): Verilog HDL assignment warning at FIFO2Usb_Asyn.v(174): truncated value with size 8 to match size of target (1) File: E:/KY_quartus/CMD_SCI_20240114/ASYNC/FIFO2Usb_Asyn.v Line: 174
Warning (10230): Verilog HDL assignment warning at FIFO2Usb_Asyn.v(208): truncated value with size 8 to match size of target (1) File: E:/KY_quartus/CMD_SCI_20240114/ASYNC/FIFO2Usb_Asyn.v Line: 208
Info (12128): Elaborating entity "fifo" for hierarchy "FIFO2Usb_Asyn:inst25|fifo:wr" File: E:/KY_quartus/CMD_SCI_20240114/ASYNC/FIFO2Usb_Asyn.v Line: 91
Warning (10230): Verilog HDL assignment warning at fifo.v(81): truncated value with size 32 to match size of target (5) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/fifo.v Line: 81
Info (12128): Elaborating entity "fifo" for hierarchy "FIFO2Usb_Asyn:inst25|fifo:rd" File: E:/KY_quartus/CMD_SCI_20240114/ASYNC/FIFO2Usb_Asyn.v Line: 111
Warning (10230): Verilog HDL assignment warning at fifo.v(81): truncated value with size 32 to match size of target (5) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/fifo.v Line: 81
Info (12128): Elaborating entity "counter" for hierarchy "FIFO2Usb_Asyn:inst25|counter:sendcnt" File: E:/KY_quartus/CMD_SCI_20240114/ASYNC/FIFO2Usb_Asyn.v Line: 122
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (13) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (13) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (13) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 36
Info (12128): Elaborating entity "sync1" for hierarchy "sync1:inst26"
Info (12128): Elaborating entity "CDC" for hierarchy "CDC:inst24"
Info (12128): Elaborating entity "dcfifo" for hierarchy "CDC:inst24|dcfifo:dcfifo_component" File: E:/KY_quartus/CMD_SCI_20240114/CDC.v Line: 76
Info (12130): Elaborated megafunction instantiation "CDC:inst24|dcfifo:dcfifo_component" File: E:/KY_quartus/CMD_SCI_20240114/CDC.v Line: 76
Info (12133): Instantiated megafunction "CDC:inst24|dcfifo:dcfifo_component" with the following parameter: File: E:/KY_quartus/CMD_SCI_20240114/CDC.v Line: 76
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_5ok1.tdf
    Info (12023): Found entity 1: dcfifo_5ok1 File: E:/KY_quartus/CMD_SCI_20240114/db/dcfifo_5ok1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_5ok1" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7g6.tdf
    Info (12023): Found entity 1: a_graycounter_7g6 File: E:/KY_quartus/CMD_SCI_20240114/db/a_graycounter_7g6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7g6" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_7g6:rdptr_g1p" File: E:/KY_quartus/CMD_SCI_20240114/db/dcfifo_5ok1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3ub.tdf
    Info (12023): Found entity 1: a_graycounter_3ub File: E:/KY_quartus/CMD_SCI_20240114/db/a_graycounter_3ub.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_3ub" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|a_graycounter_3ub:wrptr_g1p" File: E:/KY_quartus/CMD_SCI_20240114/db/dcfifo_5ok1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8fa1.tdf
    Info (12023): Found entity 1: altsyncram_8fa1 File: E:/KY_quartus/CMD_SCI_20240114/db/altsyncram_8fa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8fa1" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|altsyncram_8fa1:fifo_ram" File: E:/KY_quartus/CMD_SCI_20240114/db/dcfifo_5ok1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_b9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_b9l File: E:/KY_quartus/CMD_SCI_20240114/db/alt_synch_pipe_b9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_b9l" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp" File: E:/KY_quartus/CMD_SCI_20240114/db/dcfifo_5ok1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_su8.tdf
    Info (12023): Found entity 1: dffpipe_su8 File: E:/KY_quartus/CMD_SCI_20240114/db/dffpipe_su8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_su8" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10" File: E:/KY_quartus/CMD_SCI_20240114/db/alt_synch_pipe_b9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_c9l File: E:/KY_quartus/CMD_SCI_20240114/db/alt_synch_pipe_c9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_c9l" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp" File: E:/KY_quartus/CMD_SCI_20240114/db/dcfifo_5ok1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8 File: E:/KY_quartus/CMD_SCI_20240114/db/dffpipe_tu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13" File: E:/KY_quartus/CMD_SCI_20240114/db/alt_synch_pipe_c9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5 File: E:/KY_quartus/CMD_SCI_20240114/db/cmpr_qu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|cmpr_qu5:rdempty_eq_comp1_lsb" File: E:/KY_quartus/CMD_SCI_20240114/db/dcfifo_5ok1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pu5.tdf
    Info (12023): Found entity 1: cmpr_pu5 File: E:/KY_quartus/CMD_SCI_20240114/db/cmpr_pu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_pu5" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|cmpr_pu5:rdempty_eq_comp1_msb" File: E:/KY_quartus/CMD_SCI_20240114/db/dcfifo_5ok1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: E:/KY_quartus/CMD_SCI_20240114/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "CDC:inst24|dcfifo:dcfifo_component|dcfifo_5ok1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: E:/KY_quartus/CMD_SCI_20240114/db/dcfifo_5ok1.tdf Line: 83
Info (12128): Elaborating entity "valid_data" for hierarchy "valid_data:inst23"
Info (12128): Elaborating entity "decoder_8b10b" for hierarchy "decoder_8b10b:inst22"
Warning (10036): Verilog HDL or VHDL warning at decoder.v(77): object "P04" assigned a value but never read File: E:/KY_quartus/CMD_SCI_20240114/SCI/decoder.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at decoder.v(81): object "P40" assigned a value but never read File: E:/KY_quartus/CMD_SCI_20240114/SCI/decoder.v Line: 81
Info (12128): Elaborating entity "rx_stop" for hierarchy "rx_stop:inst21"
Info (12128): Elaborating entity "counter" for hierarchy "rx_stop:inst21|counter:c10" File: E:/KY_quartus/CMD_SCI_20240114/SCI/rx_stop.v Line: 55
Warning (10230): Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (5) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at counter.v(34): truncated value with size 32 to match size of target (5) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 34
Warning (10230): Verilog HDL assignment warning at counter.v(36): truncated value with size 32 to match size of target (5) File: E:/KY_quartus/CMD_SCI_20240114/RS422_20240114/counter.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oo84.tdf
    Info (12023): Found entity 1: altsyncram_oo84 File: E:/KY_quartus/CMD_SCI_20240114/db/altsyncram_oo84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: E:/KY_quartus/CMD_SCI_20240114/db/decode_8la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rib.tdf
    Info (12023): Found entity 1: mux_rib File: E:/KY_quartus/CMD_SCI_20240114/db/mux_rib.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: E:/KY_quartus/CMD_SCI_20240114/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: E:/KY_quartus/CMD_SCI_20240114/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pai.tdf
    Info (12023): Found entity 1: cntr_pai File: E:/KY_quartus/CMD_SCI_20240114/db/cntr_pai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: E:/KY_quartus/CMD_SCI_20240114/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_34j.tdf
    Info (12023): Found entity 1: cntr_34j File: E:/KY_quartus/CMD_SCI_20240114/db/cntr_34j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf
    Info (12023): Found entity 1: cntr_v8i File: E:/KY_quartus/CMD_SCI_20240114/db/cntr_v8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: E:/KY_quartus/CMD_SCI_20240114/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: E:/KY_quartus/CMD_SCI_20240114/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: E:/KY_quartus/CMD_SCI_20240114/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.02.25.20:56:23 Progress: Loading sld915c9909/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld915c9909/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/KY_quartus/CMD_SCI_20240114/db/ip/sld915c9909/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cmdstatus:inst11|fifo:f1|buffer_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "cmdfifo:inst6|buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "fifo:inst30|buffer_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO2Usb_Asyn:inst25|fifo:wr|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 131072
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 17
        Info (286033): Parameter NUMWORDS_B set to 131072
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmdstatus:inst11|fifo:f1|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmdfifo:inst6|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo:inst30|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "FIFO2Usb_Asyn:inst25|fifo:wr|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "131072"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "131072"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3vo1.tdf
    Info (12023): Found entity 1: altsyncram_3vo1 File: E:/KY_quartus/CMD_SCI_20240114/db/altsyncram_3vo1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: E:/KY_quartus/CMD_SCI_20240114/db/decode_tma.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb File: E:/KY_quartus/CMD_SCI_20240114/db/mux_dhb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "cmdstatus:inst11|fifo:f1|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jo1.tdf
    Info (12023): Found entity 1: altsyncram_1jo1 File: E:/KY_quartus/CMD_SCI_20240114/db/altsyncram_1jo1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cmdfifo:inst6|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "cmdfifo:inst6|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ak1.tdf
    Info (12023): Found entity 1: altsyncram_6ak1 File: E:/KY_quartus/CMD_SCI_20240114/db/altsyncram_6ak1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: E:/KY_quartus/CMD_SCI_20240114/db/decode_dla.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: E:/KY_quartus/CMD_SCI_20240114/db/mux_tfb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "fifo:inst30|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "fifo:inst30|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7oo1.tdf
    Info (12023): Found entity 1: altsyncram_7oo1 File: E:/KY_quartus/CMD_SCI_20240114/db/altsyncram_7oo1.tdf Line: 28
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SIWU_N" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/KY_quartus/CMD_SCI_20240114/output_files/CMDSCI.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 361 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 24 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance PLL12:inst1|PLL12_0002:pll12_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 8688 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 7778 logic cells
    Info (21064): Implemented 872 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 5096 megabytes
    Info: Processing ended: Sun Feb 25 20:56:45 2024
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/KY_quartus/CMD_SCI_20240114/output_files/CMDSCI.map.smsg.


