# Router 1x3 â€“ RTL Design and Verification

## ğŸ“Œ Overview
 Built an 8-bit packet router with one source and three addressable destination ports
 â€¢ EDA Tools: QuestaSim, Xilinxâ€“ Vivado 
 â€¢ Languages: Verilog, SystemVerilog
 â€¢ Designed RTL architecture including datapath, FSM, and FIFO buffering
 â€¢ Created UVM testbench with standard UVM components and assertions to verify routing logic

## ğŸ“ Folder Structure
- `rtl/` â€“ RTL modules: router_top, FSM, FIFO, register, synchronizer, interface
- `tb/` â€“ Testbench environment: top module, environment, config, scoreboard, virtual sequencer/sequence
- `src_agt_top/` â€“ Source agent: driver, monitor, sequencer, sequences, transaction, agent, config
- `dst_agt_top/` â€“ Destination agent: monitor, driver, sequencer, sequences, transaction, agent, config
- `test/` â€“ UVM testcases, test package, definitions
- `sim/` â€“ Simulation makefile and run scripts


## âœ… Features
- Full UVM environment
- Functional coverage
- Assertion-based verification
- FIFO and FSM-based routing logic

## ğŸ–¼ï¸ Waveform & Tool Snapshots

### âœ… Synthesis Report
![Synthesis](docs/synthesis_waveform.png)

### âœ… Linting Report
![Linting](docs/linting_result.png)

### âœ… Simulation Waveforms

**QuestaSim Output:**  
![QuestaSim](docs/simulation_questasim.png)

**Vivado Output:**  
![Vivado](docs/simulation_vivado.png)


## ğŸ‘¤ Author
Raj Kushwaha  
ğŸ”— [LinkedIn](https://linkedin.com/in/kushwaharaj)  
ğŸ”— [GitHub](https://github.com/Kushwaharaj)

