{"vcs1":{"timestamp_begin":1739437574.217618353, "rt":0.27, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739437574.570930862, "rt":0.26, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1739437574.885892512, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739437573.986592664}
{"VCS_COMP_START_TIME": 1739437573.986592664}
{"VCS_COMP_END_TIME": 1739437575.108553092}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150360}}
