#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560d2cd124a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560d2cdf8430 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x560d2ce18780_0 .net "bflag", 0 0, v0x560d2ce17580_0;  1 drivers
v0x560d2ce18840_0 .net "hi", 31 0, v0x560d2ce17720_0;  1 drivers
v0x560d2ce188e0_0 .var "imm", 15 0;
v0x560d2ce18980_0 .var "imm_instr", 31 0;
v0x560d2ce18a60_0 .var "instword", 31 0;
v0x560d2ce18b20_0 .net "lo", 31 0, v0x560d2ce178e0_0;  1 drivers
v0x560d2ce18bf0_0 .var "opA", 31 0;
v0x560d2ce18c90_0 .var "opB", 31 0;
v0x560d2ce18d50_0 .var "opcode", 5 0;
v0x560d2ce18e30_0 .net "result", 31 0, v0x560d2ce17e20_0;  1 drivers
v0x560d2ce18f20_0 .var "rs", 4 0;
v0x560d2ce18fe0_0 .var "rt", 4 0;
S_0x560d2cde5d80 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x560d2cdf8430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560d2cdf4a80_0 .net *"_ivl_10", 15 0, L_0x560d2ce29230;  1 drivers
L_0x7f9ef1894018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2cdf91b0_0 .net/2u *"_ivl_14", 15 0, L_0x7f9ef1894018;  1 drivers
v0x560d2cdfe740_0 .net *"_ivl_17", 15 0, L_0x560d2ce394e0;  1 drivers
v0x560d2cdfea70_0 .net *"_ivl_5", 0 0, L_0x560d2ce28e40;  1 drivers
v0x560d2cdffb80_0 .net *"_ivl_6", 15 0, L_0x560d2ce28f70;  1 drivers
v0x560d2ce01ba0_0 .net *"_ivl_9", 15 0, L_0x560d2ce29190;  1 drivers
v0x560d2ce174a0_0 .net "addr_rt", 4 0, L_0x560d2ce39810;  1 drivers
v0x560d2ce17580_0 .var "b_flag", 0 0;
v0x560d2ce17640_0 .net "funct", 5 0, L_0x560d2ce28da0;  1 drivers
v0x560d2ce17720_0 .var "hi", 31 0;
v0x560d2ce17800_0 .net "instructionword", 31 0, v0x560d2ce18a60_0;  1 drivers
v0x560d2ce178e0_0 .var "lo", 31 0;
v0x560d2ce179c0_0 .var "memaddroffset", 31 0;
v0x560d2ce17aa0_0 .var "multresult", 63 0;
v0x560d2ce17b80_0 .net "op1", 31 0, v0x560d2ce18bf0_0;  1 drivers
v0x560d2ce17c60_0 .net "op2", 31 0, v0x560d2ce18c90_0;  1 drivers
v0x560d2ce17d40_0 .net "opcode", 5 0, L_0x560d2ce28cb0;  1 drivers
v0x560d2ce17e20_0 .var "result", 31 0;
v0x560d2ce17f00_0 .net "shamt", 4 0, L_0x560d2ce39710;  1 drivers
v0x560d2ce17fe0_0 .net/s "sign_op1", 31 0, v0x560d2ce18bf0_0;  alias, 1 drivers
v0x560d2ce180a0_0 .net/s "sign_op2", 31 0, v0x560d2ce18c90_0;  alias, 1 drivers
v0x560d2ce18140_0 .net "simmediatedata", 31 0, L_0x560d2ce29340;  1 drivers
v0x560d2ce18200_0 .net "simmediatedatas", 31 0, L_0x560d2ce29340;  alias, 1 drivers
v0x560d2ce182c0_0 .net "uimmediatedata", 31 0, L_0x560d2ce395d0;  1 drivers
v0x560d2ce18380_0 .net "unsign_op1", 31 0, v0x560d2ce18bf0_0;  alias, 1 drivers
v0x560d2ce18440_0 .net "unsign_op2", 31 0, v0x560d2ce18c90_0;  alias, 1 drivers
v0x560d2ce18550_0 .var "unsigned_result", 31 0;
E_0x560d2cd5d6b0/0 .event anyedge, v0x560d2ce17d40_0, v0x560d2ce17640_0, v0x560d2ce17c60_0, v0x560d2ce17f00_0;
E_0x560d2cd5d6b0/1 .event anyedge, v0x560d2ce17b80_0, v0x560d2ce17aa0_0, v0x560d2ce174a0_0, v0x560d2ce18140_0;
E_0x560d2cd5d6b0/2 .event anyedge, v0x560d2ce182c0_0, v0x560d2ce18550_0;
E_0x560d2cd5d6b0 .event/or E_0x560d2cd5d6b0/0, E_0x560d2cd5d6b0/1, E_0x560d2cd5d6b0/2;
L_0x560d2ce28cb0 .part v0x560d2ce18a60_0, 26, 6;
L_0x560d2ce28da0 .part v0x560d2ce18a60_0, 0, 6;
L_0x560d2ce28e40 .part v0x560d2ce18a60_0, 15, 1;
LS_0x560d2ce28f70_0_0 .concat [ 1 1 1 1], L_0x560d2ce28e40, L_0x560d2ce28e40, L_0x560d2ce28e40, L_0x560d2ce28e40;
LS_0x560d2ce28f70_0_4 .concat [ 1 1 1 1], L_0x560d2ce28e40, L_0x560d2ce28e40, L_0x560d2ce28e40, L_0x560d2ce28e40;
LS_0x560d2ce28f70_0_8 .concat [ 1 1 1 1], L_0x560d2ce28e40, L_0x560d2ce28e40, L_0x560d2ce28e40, L_0x560d2ce28e40;
LS_0x560d2ce28f70_0_12 .concat [ 1 1 1 1], L_0x560d2ce28e40, L_0x560d2ce28e40, L_0x560d2ce28e40, L_0x560d2ce28e40;
L_0x560d2ce28f70 .concat [ 4 4 4 4], LS_0x560d2ce28f70_0_0, LS_0x560d2ce28f70_0_4, LS_0x560d2ce28f70_0_8, LS_0x560d2ce28f70_0_12;
L_0x560d2ce29190 .part v0x560d2ce18a60_0, 0, 16;
L_0x560d2ce29230 .concat [ 16 0 0 0], L_0x560d2ce29190;
L_0x560d2ce29340 .concat [ 16 16 0 0], L_0x560d2ce29230, L_0x560d2ce28f70;
L_0x560d2ce394e0 .part v0x560d2ce18a60_0, 0, 16;
L_0x560d2ce395d0 .concat [ 16 16 0 0], L_0x560d2ce394e0, L_0x7f9ef1894018;
L_0x560d2ce39710 .part v0x560d2ce18a60_0, 6, 5;
L_0x560d2ce39810 .part v0x560d2ce18a60_0, 16, 5;
S_0x560d2cdd2c30 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f9ef18dd6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d2ce190c0_0 .net "clk", 0 0, o0x7f9ef18dd6a8;  0 drivers
o0x7f9ef18dd6d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560d2ce191a0_0 .net "data_address", 31 0, o0x7f9ef18dd6d8;  0 drivers
o0x7f9ef18dd708 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d2ce19280_0 .net "data_read", 0 0, o0x7f9ef18dd708;  0 drivers
v0x560d2ce19350_0 .var "data_readdata", 31 0;
o0x7f9ef18dd768 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d2ce19430_0 .net "data_write", 0 0, o0x7f9ef18dd768;  0 drivers
o0x7f9ef18dd798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560d2ce194f0_0 .net "data_writedata", 31 0, o0x7f9ef18dd798;  0 drivers
S_0x560d2cde5580 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f9ef18dd8e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560d2ce19690_0 .net "instr_address", 31 0, o0x7f9ef18dd8e8;  0 drivers
v0x560d2ce19790_0 .var "instr_readdata", 31 0;
S_0x560d2cde5950 .scope module, "slt_tb" "slt_tb" 7 1;
 .timescale 0 0;
v0x560d2ce282d0_0 .net "active", 0 0, L_0x560d2ce433d0;  1 drivers
v0x560d2ce28390_0 .var "clk", 0 0;
v0x560d2ce28430_0 .var "clk_enable", 0 0;
v0x560d2ce28520_0 .net "data_address", 31 0, L_0x560d2ce40fa0;  1 drivers
v0x560d2ce285c0_0 .net "data_read", 0 0, L_0x560d2ce3eb20;  1 drivers
v0x560d2ce286b0_0 .var "data_readdata", 31 0;
v0x560d2ce28780_0 .net "data_write", 0 0, L_0x560d2ce3e940;  1 drivers
v0x560d2ce28850_0 .net "data_writedata", 31 0, L_0x560d2ce40c90;  1 drivers
v0x560d2ce28920_0 .net "instr_address", 31 0, L_0x560d2ce42300;  1 drivers
v0x560d2ce28a80_0 .var "instr_readdata", 31 0;
v0x560d2ce28b20_0 .net "register_v0", 31 0, L_0x560d2ce40c20;  1 drivers
v0x560d2ce28c10_0 .var "reset", 0 0;
S_0x560d2cdf8060 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x560d2cde5950;
 .timescale 0 0;
v0x560d2ce19960_0 .var "expected", 31 0;
v0x560d2ce19a60_0 .var "funct", 5 0;
v0x560d2ce19b40_0 .var "i", 4 0;
v0x560d2ce19c00_0 .var "imm", 15 0;
v0x560d2ce19ce0_0 .var "imm_instr", 31 0;
v0x560d2ce19e10_0 .var "opcode", 5 0;
v0x560d2ce19ef0_0 .var "r_instr", 31 0;
v0x560d2ce19fd0_0 .var "rd", 4 0;
v0x560d2ce1a0b0_0 .var "rs", 4 0;
v0x560d2ce1a220_0 .var "rt", 4 0;
v0x560d2ce1a300_0 .var "shamt", 4 0;
v0x560d2ce1a3e0_0 .var "test", 31 0;
E_0x560d2cd5a9c0 .event posedge, v0x560d2ce1c690_0;
S_0x560d2ce1a4c0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x560d2cde5950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x560d2cdf4960 .functor OR 1, L_0x560d2ce39fd0, L_0x560d2ce3a310, C4<0>, C4<0>;
L_0x560d2cdbb030 .functor BUFZ 1, L_0x560d2ce39b20, C4<0>, C4<0>, C4<0>;
L_0x560d2cdfe950 .functor BUFZ 1, L_0x560d2ce39cc0, C4<0>, C4<0>, C4<0>;
L_0x560d2cdff9e0 .functor BUFZ 1, L_0x560d2ce39cc0, C4<0>, C4<0>, C4<0>;
L_0x560d2ce3a7c0 .functor AND 1, L_0x560d2ce39b20, L_0x560d2ce3abd0, C4<1>, C4<1>;
L_0x560d2ce01a80 .functor OR 1, L_0x560d2ce3a7c0, L_0x560d2ce3a650, C4<0>, C4<0>;
L_0x560d2cd90a90 .functor OR 1, L_0x560d2ce01a80, L_0x560d2ce3a9e0, C4<0>, C4<0>;
L_0x560d2ce3ae70 .functor OR 1, L_0x560d2cd90a90, L_0x560d2ce3c4d0, C4<0>, C4<0>;
L_0x560d2ce3af80 .functor OR 1, L_0x560d2ce3ae70, L_0x560d2ce3bd40, C4<0>, C4<0>;
L_0x560d2ce3b040 .functor BUFZ 1, L_0x560d2ce39e00, C4<0>, C4<0>, C4<0>;
L_0x560d2ce3bc30 .functor AND 1, L_0x560d2ce3b590, L_0x560d2ce3ba00, C4<1>, C4<1>;
L_0x560d2ce3bd40 .functor OR 1, L_0x560d2ce3b290, L_0x560d2ce3bc30, C4<0>, C4<0>;
L_0x560d2ce3c4d0 .functor AND 1, L_0x560d2ce3c000, L_0x560d2ce3c2b0, C4<1>, C4<1>;
L_0x560d2ce3cc80 .functor OR 1, L_0x560d2ce3c720, L_0x560d2ce3ca40, C4<0>, C4<0>;
L_0x560d2ce3bea0 .functor OR 1, L_0x560d2ce3d1f0, L_0x560d2ce3d4f0, C4<0>, C4<0>;
L_0x560d2ce3d3d0 .functor AND 1, L_0x560d2ce3cf00, L_0x560d2ce3bea0, C4<1>, C4<1>;
L_0x560d2ce3dcf0 .functor OR 1, L_0x560d2ce3d980, L_0x560d2ce3dc00, C4<0>, C4<0>;
L_0x560d2ce3dff0 .functor OR 1, L_0x560d2ce3dcf0, L_0x560d2ce3de00, C4<0>, C4<0>;
L_0x560d2ce3e1a0 .functor AND 1, L_0x560d2ce39b20, L_0x560d2ce3dff0, C4<1>, C4<1>;
L_0x560d2ce3e350 .functor AND 1, L_0x560d2ce39b20, L_0x560d2ce3e260, C4<1>, C4<1>;
L_0x560d2ce3e880 .functor AND 1, L_0x560d2ce39b20, L_0x560d2ce3e100, C4<1>, C4<1>;
L_0x560d2ce3eb20 .functor BUFZ 1, L_0x560d2cdfe950, C4<0>, C4<0>, C4<0>;
L_0x560d2ce3f7b0 .functor AND 1, L_0x560d2ce433d0, L_0x560d2ce3af80, C4<1>, C4<1>;
L_0x560d2ce3f8c0 .functor OR 1, L_0x560d2ce3bd40, L_0x560d2ce3c4d0, C4<0>, C4<0>;
L_0x560d2ce40c90 .functor BUFZ 32, L_0x560d2ce40b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560d2ce40d50 .functor BUFZ 32, L_0x560d2ce3faa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560d2ce40ea0 .functor BUFZ 32, L_0x560d2ce40b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560d2ce40fa0 .functor BUFZ 32, v0x560d2ce1b6c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560d2ce41fa0 .functor AND 1, v0x560d2ce28430_0, L_0x560d2ce3e1a0, C4<1>, C4<1>;
L_0x560d2ce42010 .functor AND 1, L_0x560d2ce41fa0, v0x560d2ce25460_0, C4<1>, C4<1>;
L_0x560d2ce42300 .functor BUFZ 32, v0x560d2ce1c750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560d2ce433d0 .functor BUFZ 1, v0x560d2ce25460_0, C4<0>, C4<0>, C4<0>;
L_0x560d2ce43550 .functor AND 1, v0x560d2ce28430_0, v0x560d2ce25460_0, C4<1>, C4<1>;
v0x560d2ce1f550_0 .net *"_ivl_100", 31 0, L_0x560d2ce3bf10;  1 drivers
L_0x7f9ef18944e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce1f650_0 .net *"_ivl_103", 25 0, L_0x7f9ef18944e0;  1 drivers
L_0x7f9ef1894528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce1f730_0 .net/2u *"_ivl_104", 31 0, L_0x7f9ef1894528;  1 drivers
v0x560d2ce1f7f0_0 .net *"_ivl_106", 0 0, L_0x560d2ce3c000;  1 drivers
v0x560d2ce1f8b0_0 .net *"_ivl_109", 5 0, L_0x560d2ce3c210;  1 drivers
L_0x7f9ef1894570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560d2ce1f990_0 .net/2u *"_ivl_110", 5 0, L_0x7f9ef1894570;  1 drivers
v0x560d2ce1fa70_0 .net *"_ivl_112", 0 0, L_0x560d2ce3c2b0;  1 drivers
v0x560d2ce1fb30_0 .net *"_ivl_116", 31 0, L_0x560d2ce3c630;  1 drivers
L_0x7f9ef18945b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce1fc10_0 .net *"_ivl_119", 25 0, L_0x7f9ef18945b8;  1 drivers
L_0x7f9ef18940f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x560d2ce1fcf0_0 .net/2u *"_ivl_12", 5 0, L_0x7f9ef18940f0;  1 drivers
L_0x7f9ef1894600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560d2ce1fdd0_0 .net/2u *"_ivl_120", 31 0, L_0x7f9ef1894600;  1 drivers
v0x560d2ce1feb0_0 .net *"_ivl_122", 0 0, L_0x560d2ce3c720;  1 drivers
v0x560d2ce1ff70_0 .net *"_ivl_124", 31 0, L_0x560d2ce3c950;  1 drivers
L_0x7f9ef1894648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce20050_0 .net *"_ivl_127", 25 0, L_0x7f9ef1894648;  1 drivers
L_0x7f9ef1894690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560d2ce20130_0 .net/2u *"_ivl_128", 31 0, L_0x7f9ef1894690;  1 drivers
v0x560d2ce20210_0 .net *"_ivl_130", 0 0, L_0x560d2ce3ca40;  1 drivers
v0x560d2ce202d0_0 .net *"_ivl_134", 31 0, L_0x560d2ce3ce10;  1 drivers
L_0x7f9ef18946d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce204c0_0 .net *"_ivl_137", 25 0, L_0x7f9ef18946d8;  1 drivers
L_0x7f9ef1894720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce205a0_0 .net/2u *"_ivl_138", 31 0, L_0x7f9ef1894720;  1 drivers
v0x560d2ce20680_0 .net *"_ivl_140", 0 0, L_0x560d2ce3cf00;  1 drivers
v0x560d2ce20740_0 .net *"_ivl_143", 5 0, L_0x560d2ce3d150;  1 drivers
L_0x7f9ef1894768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560d2ce20820_0 .net/2u *"_ivl_144", 5 0, L_0x7f9ef1894768;  1 drivers
v0x560d2ce20900_0 .net *"_ivl_146", 0 0, L_0x560d2ce3d1f0;  1 drivers
v0x560d2ce209c0_0 .net *"_ivl_149", 5 0, L_0x560d2ce3d450;  1 drivers
L_0x7f9ef18947b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce20aa0_0 .net/2u *"_ivl_150", 5 0, L_0x7f9ef18947b0;  1 drivers
v0x560d2ce20b80_0 .net *"_ivl_152", 0 0, L_0x560d2ce3d4f0;  1 drivers
v0x560d2ce20c40_0 .net *"_ivl_155", 0 0, L_0x560d2ce3bea0;  1 drivers
v0x560d2ce20d00_0 .net *"_ivl_159", 1 0, L_0x560d2ce3d890;  1 drivers
L_0x7f9ef1894138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x560d2ce20de0_0 .net/2u *"_ivl_16", 5 0, L_0x7f9ef1894138;  1 drivers
L_0x7f9ef18947f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560d2ce20ec0_0 .net/2u *"_ivl_160", 1 0, L_0x7f9ef18947f8;  1 drivers
v0x560d2ce20fa0_0 .net *"_ivl_162", 0 0, L_0x560d2ce3d980;  1 drivers
L_0x7f9ef1894840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x560d2ce21060_0 .net/2u *"_ivl_164", 5 0, L_0x7f9ef1894840;  1 drivers
v0x560d2ce21140_0 .net *"_ivl_166", 0 0, L_0x560d2ce3dc00;  1 drivers
v0x560d2ce21410_0 .net *"_ivl_169", 0 0, L_0x560d2ce3dcf0;  1 drivers
L_0x7f9ef1894888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x560d2ce214d0_0 .net/2u *"_ivl_170", 5 0, L_0x7f9ef1894888;  1 drivers
v0x560d2ce215b0_0 .net *"_ivl_172", 0 0, L_0x560d2ce3de00;  1 drivers
v0x560d2ce21670_0 .net *"_ivl_175", 0 0, L_0x560d2ce3dff0;  1 drivers
L_0x7f9ef18948d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce21730_0 .net/2u *"_ivl_178", 5 0, L_0x7f9ef18948d0;  1 drivers
v0x560d2ce21810_0 .net *"_ivl_180", 0 0, L_0x560d2ce3e260;  1 drivers
L_0x7f9ef1894918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x560d2ce218d0_0 .net/2u *"_ivl_184", 5 0, L_0x7f9ef1894918;  1 drivers
v0x560d2ce219b0_0 .net *"_ivl_186", 0 0, L_0x560d2ce3e100;  1 drivers
L_0x7f9ef1894960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560d2ce21a70_0 .net/2u *"_ivl_190", 0 0, L_0x7f9ef1894960;  1 drivers
v0x560d2ce21b50_0 .net *"_ivl_20", 31 0, L_0x560d2ce39ee0;  1 drivers
L_0x7f9ef18949a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x560d2ce21c30_0 .net/2u *"_ivl_200", 4 0, L_0x7f9ef18949a8;  1 drivers
v0x560d2ce21d10_0 .net *"_ivl_203", 4 0, L_0x560d2ce3f040;  1 drivers
v0x560d2ce21df0_0 .net *"_ivl_205", 4 0, L_0x560d2ce3f260;  1 drivers
v0x560d2ce21ed0_0 .net *"_ivl_206", 4 0, L_0x560d2ce3f300;  1 drivers
v0x560d2ce21fb0_0 .net *"_ivl_213", 0 0, L_0x560d2ce3f8c0;  1 drivers
L_0x7f9ef18949f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560d2ce22070_0 .net/2u *"_ivl_214", 31 0, L_0x7f9ef18949f0;  1 drivers
v0x560d2ce22150_0 .net *"_ivl_216", 31 0, L_0x560d2ce3fa00;  1 drivers
v0x560d2ce22230_0 .net *"_ivl_218", 31 0, L_0x560d2ce3fcb0;  1 drivers
v0x560d2ce22310_0 .net *"_ivl_220", 31 0, L_0x560d2ce3fe40;  1 drivers
v0x560d2ce223f0_0 .net *"_ivl_222", 31 0, L_0x560d2ce40180;  1 drivers
L_0x7f9ef1894180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce224d0_0 .net *"_ivl_23", 25 0, L_0x7f9ef1894180;  1 drivers
v0x560d2ce225b0_0 .net *"_ivl_235", 0 0, L_0x560d2ce41fa0;  1 drivers
L_0x7f9ef1894b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560d2ce22670_0 .net/2u *"_ivl_238", 31 0, L_0x7f9ef1894b10;  1 drivers
L_0x7f9ef18941c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560d2ce22750_0 .net/2u *"_ivl_24", 31 0, L_0x7f9ef18941c8;  1 drivers
v0x560d2ce22830_0 .net *"_ivl_243", 15 0, L_0x560d2ce42460;  1 drivers
v0x560d2ce22910_0 .net *"_ivl_244", 17 0, L_0x560d2ce426d0;  1 drivers
L_0x7f9ef1894b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d2ce229f0_0 .net *"_ivl_247", 1 0, L_0x7f9ef1894b58;  1 drivers
v0x560d2ce22ad0_0 .net *"_ivl_250", 15 0, L_0x560d2ce42810;  1 drivers
L_0x7f9ef1894ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d2ce22bb0_0 .net *"_ivl_252", 1 0, L_0x7f9ef1894ba0;  1 drivers
v0x560d2ce22c90_0 .net *"_ivl_255", 0 0, L_0x560d2ce42c20;  1 drivers
L_0x7f9ef1894be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x560d2ce22d70_0 .net/2u *"_ivl_256", 13 0, L_0x7f9ef1894be8;  1 drivers
L_0x7f9ef1894c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce22e50_0 .net/2u *"_ivl_258", 13 0, L_0x7f9ef1894c30;  1 drivers
v0x560d2ce23340_0 .net *"_ivl_26", 0 0, L_0x560d2ce39fd0;  1 drivers
v0x560d2ce23400_0 .net *"_ivl_260", 13 0, L_0x560d2ce42f00;  1 drivers
v0x560d2ce234e0_0 .net *"_ivl_28", 31 0, L_0x560d2ce3a190;  1 drivers
L_0x7f9ef1894210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce235c0_0 .net *"_ivl_31", 25 0, L_0x7f9ef1894210;  1 drivers
L_0x7f9ef1894258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560d2ce236a0_0 .net/2u *"_ivl_32", 31 0, L_0x7f9ef1894258;  1 drivers
v0x560d2ce23780_0 .net *"_ivl_34", 0 0, L_0x560d2ce3a310;  1 drivers
v0x560d2ce23840_0 .net *"_ivl_4", 31 0, L_0x560d2ce399f0;  1 drivers
v0x560d2ce23920_0 .net *"_ivl_45", 2 0, L_0x560d2ce3a5b0;  1 drivers
L_0x7f9ef18942a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560d2ce23a00_0 .net/2u *"_ivl_46", 2 0, L_0x7f9ef18942a0;  1 drivers
v0x560d2ce23ae0_0 .net *"_ivl_51", 2 0, L_0x560d2ce3a830;  1 drivers
L_0x7f9ef18942e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560d2ce23bc0_0 .net/2u *"_ivl_52", 2 0, L_0x7f9ef18942e8;  1 drivers
v0x560d2ce23ca0_0 .net *"_ivl_57", 0 0, L_0x560d2ce3abd0;  1 drivers
v0x560d2ce23d60_0 .net *"_ivl_59", 0 0, L_0x560d2ce3a7c0;  1 drivers
v0x560d2ce23e20_0 .net *"_ivl_61", 0 0, L_0x560d2ce01a80;  1 drivers
v0x560d2ce23ee0_0 .net *"_ivl_63", 0 0, L_0x560d2cd90a90;  1 drivers
v0x560d2ce23fa0_0 .net *"_ivl_65", 0 0, L_0x560d2ce3ae70;  1 drivers
L_0x7f9ef1894060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce24060_0 .net *"_ivl_7", 25 0, L_0x7f9ef1894060;  1 drivers
v0x560d2ce24140_0 .net *"_ivl_70", 31 0, L_0x560d2ce3b160;  1 drivers
L_0x7f9ef1894330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce24220_0 .net *"_ivl_73", 25 0, L_0x7f9ef1894330;  1 drivers
L_0x7f9ef1894378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560d2ce24300_0 .net/2u *"_ivl_74", 31 0, L_0x7f9ef1894378;  1 drivers
v0x560d2ce243e0_0 .net *"_ivl_76", 0 0, L_0x560d2ce3b290;  1 drivers
v0x560d2ce244a0_0 .net *"_ivl_78", 31 0, L_0x560d2ce3b400;  1 drivers
L_0x7f9ef18940a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce24580_0 .net/2u *"_ivl_8", 31 0, L_0x7f9ef18940a8;  1 drivers
L_0x7f9ef18943c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce24660_0 .net *"_ivl_81", 25 0, L_0x7f9ef18943c0;  1 drivers
L_0x7f9ef1894408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560d2ce24740_0 .net/2u *"_ivl_82", 31 0, L_0x7f9ef1894408;  1 drivers
v0x560d2ce24820_0 .net *"_ivl_84", 0 0, L_0x560d2ce3b590;  1 drivers
v0x560d2ce248e0_0 .net *"_ivl_87", 0 0, L_0x560d2ce3b700;  1 drivers
v0x560d2ce249c0_0 .net *"_ivl_88", 31 0, L_0x560d2ce3b4a0;  1 drivers
L_0x7f9ef1894450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce24aa0_0 .net *"_ivl_91", 30 0, L_0x7f9ef1894450;  1 drivers
L_0x7f9ef1894498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560d2ce24b80_0 .net/2u *"_ivl_92", 31 0, L_0x7f9ef1894498;  1 drivers
v0x560d2ce24c60_0 .net *"_ivl_94", 0 0, L_0x560d2ce3ba00;  1 drivers
v0x560d2ce24d20_0 .net *"_ivl_97", 0 0, L_0x560d2ce3bc30;  1 drivers
v0x560d2ce24de0_0 .net "active", 0 0, L_0x560d2ce433d0;  alias, 1 drivers
v0x560d2ce24ea0_0 .net "alu_op1", 31 0, L_0x560d2ce40d50;  1 drivers
v0x560d2ce24f60_0 .net "alu_op2", 31 0, L_0x560d2ce40ea0;  1 drivers
v0x560d2ce25020_0 .net "alui_instr", 0 0, L_0x560d2ce3a650;  1 drivers
v0x560d2ce250e0_0 .net "b_flag", 0 0, v0x560d2ce1b1f0_0;  1 drivers
v0x560d2ce25180_0 .net "b_imm", 17 0, L_0x560d2ce42ae0;  1 drivers
v0x560d2ce25240_0 .net "b_offset", 31 0, L_0x560d2ce43090;  1 drivers
v0x560d2ce25320_0 .net "clk", 0 0, v0x560d2ce28390_0;  1 drivers
v0x560d2ce253c0_0 .net "clk_enable", 0 0, v0x560d2ce28430_0;  1 drivers
v0x560d2ce25460_0 .var "cpu_active", 0 0;
v0x560d2ce25500_0 .net "curr_addr", 31 0, v0x560d2ce1c750_0;  1 drivers
v0x560d2ce255f0_0 .net "curr_addr_p4", 31 0, L_0x560d2ce42260;  1 drivers
v0x560d2ce256b0_0 .net "data_address", 31 0, L_0x560d2ce40fa0;  alias, 1 drivers
v0x560d2ce25790_0 .net "data_read", 0 0, L_0x560d2ce3eb20;  alias, 1 drivers
v0x560d2ce25850_0 .net "data_readdata", 31 0, v0x560d2ce286b0_0;  1 drivers
v0x560d2ce25930_0 .net "data_write", 0 0, L_0x560d2ce3e940;  alias, 1 drivers
v0x560d2ce259f0_0 .net "data_writedata", 31 0, L_0x560d2ce40c90;  alias, 1 drivers
v0x560d2ce25ad0_0 .net "funct_code", 5 0, L_0x560d2ce39950;  1 drivers
v0x560d2ce25bb0_0 .net "hi_out", 31 0, v0x560d2ce1ce40_0;  1 drivers
v0x560d2ce25ca0_0 .net "hl_reg_enable", 0 0, L_0x560d2ce42010;  1 drivers
v0x560d2ce25d40_0 .net "instr_address", 31 0, L_0x560d2ce42300;  alias, 1 drivers
v0x560d2ce25e00_0 .net "instr_opcode", 5 0, L_0x560d2ce398b0;  1 drivers
v0x560d2ce25ee0_0 .net "instr_readdata", 31 0, v0x560d2ce28a80_0;  1 drivers
v0x560d2ce25fa0_0 .net "j_imm", 0 0, L_0x560d2ce3cc80;  1 drivers
v0x560d2ce26040_0 .net "j_reg", 0 0, L_0x560d2ce3d3d0;  1 drivers
v0x560d2ce26100_0 .net "l_type", 0 0, L_0x560d2ce3a9e0;  1 drivers
v0x560d2ce261c0_0 .net "link_const", 0 0, L_0x560d2ce3bd40;  1 drivers
v0x560d2ce26280_0 .net "link_reg", 0 0, L_0x560d2ce3c4d0;  1 drivers
v0x560d2ce26340_0 .net "lo_out", 31 0, v0x560d2ce1d690_0;  1 drivers
v0x560d2ce26430_0 .net "lw", 0 0, L_0x560d2ce39cc0;  1 drivers
v0x560d2ce264d0_0 .net "mem_read", 0 0, L_0x560d2cdfe950;  1 drivers
v0x560d2ce26590_0 .net "mem_to_reg", 0 0, L_0x560d2cdff9e0;  1 drivers
v0x560d2ce26e60_0 .net "mem_write", 0 0, L_0x560d2ce3b040;  1 drivers
v0x560d2ce26f20_0 .net "memaddroffset", 31 0, v0x560d2ce1b6c0_0;  1 drivers
v0x560d2ce27010_0 .net "mfhi", 0 0, L_0x560d2ce3e350;  1 drivers
v0x560d2ce270b0_0 .net "mflo", 0 0, L_0x560d2ce3e880;  1 drivers
v0x560d2ce27170_0 .net "movefrom", 0 0, L_0x560d2cdf4960;  1 drivers
v0x560d2ce27230_0 .net "muldiv", 0 0, L_0x560d2ce3e1a0;  1 drivers
v0x560d2ce272f0_0 .var "next_instr_addr", 31 0;
v0x560d2ce273e0_0 .net "pc_enable", 0 0, L_0x560d2ce43550;  1 drivers
v0x560d2ce274b0_0 .net "r_format", 0 0, L_0x560d2ce39b20;  1 drivers
v0x560d2ce27550_0 .net "reg_a_read_data", 31 0, L_0x560d2ce3faa0;  1 drivers
v0x560d2ce27620_0 .net "reg_a_read_index", 4 0, L_0x560d2ce3ecf0;  1 drivers
v0x560d2ce276f0_0 .net "reg_b_read_data", 31 0, L_0x560d2ce40b10;  1 drivers
v0x560d2ce277c0_0 .net "reg_b_read_index", 4 0, L_0x560d2ce3ef50;  1 drivers
v0x560d2ce27890_0 .net "reg_dst", 0 0, L_0x560d2cdbb030;  1 drivers
v0x560d2ce27930_0 .net "reg_write", 0 0, L_0x560d2ce3af80;  1 drivers
v0x560d2ce279f0_0 .net "reg_write_data", 31 0, L_0x560d2ce40310;  1 drivers
v0x560d2ce27ae0_0 .net "reg_write_enable", 0 0, L_0x560d2ce3f7b0;  1 drivers
v0x560d2ce27bb0_0 .net "reg_write_index", 4 0, L_0x560d2ce3f620;  1 drivers
v0x560d2ce27c80_0 .net "register_v0", 31 0, L_0x560d2ce40c20;  alias, 1 drivers
v0x560d2ce27d50_0 .net "reset", 0 0, v0x560d2ce28c10_0;  1 drivers
v0x560d2ce27e80_0 .net "result", 31 0, v0x560d2ce1bb20_0;  1 drivers
v0x560d2ce27f50_0 .net "result_hi", 31 0, v0x560d2ce1b420_0;  1 drivers
v0x560d2ce27ff0_0 .net "result_lo", 31 0, v0x560d2ce1b5e0_0;  1 drivers
v0x560d2ce28090_0 .net "sw", 0 0, L_0x560d2ce39e00;  1 drivers
E_0x560d2cd5c600/0 .event anyedge, v0x560d2ce1b1f0_0, v0x560d2ce255f0_0, v0x560d2ce25240_0, v0x560d2ce25fa0_0;
E_0x560d2cd5c600/1 .event anyedge, v0x560d2ce1b500_0, v0x560d2ce26040_0, v0x560d2ce1e590_0;
E_0x560d2cd5c600 .event/or E_0x560d2cd5c600/0, E_0x560d2cd5c600/1;
L_0x560d2ce398b0 .part v0x560d2ce28a80_0, 26, 6;
L_0x560d2ce39950 .part v0x560d2ce28a80_0, 0, 6;
L_0x560d2ce399f0 .concat [ 6 26 0 0], L_0x560d2ce398b0, L_0x7f9ef1894060;
L_0x560d2ce39b20 .cmp/eq 32, L_0x560d2ce399f0, L_0x7f9ef18940a8;
L_0x560d2ce39cc0 .cmp/eq 6, L_0x560d2ce398b0, L_0x7f9ef18940f0;
L_0x560d2ce39e00 .cmp/eq 6, L_0x560d2ce398b0, L_0x7f9ef1894138;
L_0x560d2ce39ee0 .concat [ 6 26 0 0], L_0x560d2ce398b0, L_0x7f9ef1894180;
L_0x560d2ce39fd0 .cmp/eq 32, L_0x560d2ce39ee0, L_0x7f9ef18941c8;
L_0x560d2ce3a190 .concat [ 6 26 0 0], L_0x560d2ce398b0, L_0x7f9ef1894210;
L_0x560d2ce3a310 .cmp/eq 32, L_0x560d2ce3a190, L_0x7f9ef1894258;
L_0x560d2ce3a5b0 .part L_0x560d2ce398b0, 3, 3;
L_0x560d2ce3a650 .cmp/eq 3, L_0x560d2ce3a5b0, L_0x7f9ef18942a0;
L_0x560d2ce3a830 .part L_0x560d2ce398b0, 3, 3;
L_0x560d2ce3a9e0 .cmp/eq 3, L_0x560d2ce3a830, L_0x7f9ef18942e8;
L_0x560d2ce3abd0 .reduce/nor L_0x560d2ce3e1a0;
L_0x560d2ce3b160 .concat [ 6 26 0 0], L_0x560d2ce398b0, L_0x7f9ef1894330;
L_0x560d2ce3b290 .cmp/eq 32, L_0x560d2ce3b160, L_0x7f9ef1894378;
L_0x560d2ce3b400 .concat [ 6 26 0 0], L_0x560d2ce398b0, L_0x7f9ef18943c0;
L_0x560d2ce3b590 .cmp/eq 32, L_0x560d2ce3b400, L_0x7f9ef1894408;
L_0x560d2ce3b700 .part v0x560d2ce28a80_0, 20, 1;
L_0x560d2ce3b4a0 .concat [ 1 31 0 0], L_0x560d2ce3b700, L_0x7f9ef1894450;
L_0x560d2ce3ba00 .cmp/eq 32, L_0x560d2ce3b4a0, L_0x7f9ef1894498;
L_0x560d2ce3bf10 .concat [ 6 26 0 0], L_0x560d2ce398b0, L_0x7f9ef18944e0;
L_0x560d2ce3c000 .cmp/eq 32, L_0x560d2ce3bf10, L_0x7f9ef1894528;
L_0x560d2ce3c210 .part v0x560d2ce28a80_0, 0, 6;
L_0x560d2ce3c2b0 .cmp/eq 6, L_0x560d2ce3c210, L_0x7f9ef1894570;
L_0x560d2ce3c630 .concat [ 6 26 0 0], L_0x560d2ce398b0, L_0x7f9ef18945b8;
L_0x560d2ce3c720 .cmp/eq 32, L_0x560d2ce3c630, L_0x7f9ef1894600;
L_0x560d2ce3c950 .concat [ 6 26 0 0], L_0x560d2ce398b0, L_0x7f9ef1894648;
L_0x560d2ce3ca40 .cmp/eq 32, L_0x560d2ce3c950, L_0x7f9ef1894690;
L_0x560d2ce3ce10 .concat [ 6 26 0 0], L_0x560d2ce398b0, L_0x7f9ef18946d8;
L_0x560d2ce3cf00 .cmp/eq 32, L_0x560d2ce3ce10, L_0x7f9ef1894720;
L_0x560d2ce3d150 .part v0x560d2ce28a80_0, 0, 6;
L_0x560d2ce3d1f0 .cmp/eq 6, L_0x560d2ce3d150, L_0x7f9ef1894768;
L_0x560d2ce3d450 .part v0x560d2ce28a80_0, 0, 6;
L_0x560d2ce3d4f0 .cmp/eq 6, L_0x560d2ce3d450, L_0x7f9ef18947b0;
L_0x560d2ce3d890 .part L_0x560d2ce39950, 3, 2;
L_0x560d2ce3d980 .cmp/eq 2, L_0x560d2ce3d890, L_0x7f9ef18947f8;
L_0x560d2ce3dc00 .cmp/eq 6, L_0x560d2ce39950, L_0x7f9ef1894840;
L_0x560d2ce3de00 .cmp/eq 6, L_0x560d2ce39950, L_0x7f9ef1894888;
L_0x560d2ce3e260 .cmp/eq 6, L_0x560d2ce39950, L_0x7f9ef18948d0;
L_0x560d2ce3e100 .cmp/eq 6, L_0x560d2ce39950, L_0x7f9ef1894918;
L_0x560d2ce3e940 .functor MUXZ 1, L_0x7f9ef1894960, L_0x560d2ce3b040, L_0x560d2ce433d0, C4<>;
L_0x560d2ce3ecf0 .part v0x560d2ce28a80_0, 21, 5;
L_0x560d2ce3ef50 .part v0x560d2ce28a80_0, 16, 5;
L_0x560d2ce3f040 .part v0x560d2ce28a80_0, 11, 5;
L_0x560d2ce3f260 .part v0x560d2ce28a80_0, 16, 5;
L_0x560d2ce3f300 .functor MUXZ 5, L_0x560d2ce3f260, L_0x560d2ce3f040, L_0x560d2cdbb030, C4<>;
L_0x560d2ce3f620 .functor MUXZ 5, L_0x560d2ce3f300, L_0x7f9ef18949a8, L_0x560d2ce3bd40, C4<>;
L_0x560d2ce3fa00 .arith/sum 32, L_0x560d2ce42260, L_0x7f9ef18949f0;
L_0x560d2ce3fcb0 .functor MUXZ 32, v0x560d2ce1bb20_0, v0x560d2ce286b0_0, L_0x560d2cdff9e0, C4<>;
L_0x560d2ce3fe40 .functor MUXZ 32, L_0x560d2ce3fcb0, v0x560d2ce1d690_0, L_0x560d2ce3e880, C4<>;
L_0x560d2ce40180 .functor MUXZ 32, L_0x560d2ce3fe40, v0x560d2ce1ce40_0, L_0x560d2ce3e350, C4<>;
L_0x560d2ce40310 .functor MUXZ 32, L_0x560d2ce40180, L_0x560d2ce3fa00, L_0x560d2ce3f8c0, C4<>;
L_0x560d2ce42260 .arith/sum 32, v0x560d2ce1c750_0, L_0x7f9ef1894b10;
L_0x560d2ce42460 .part v0x560d2ce28a80_0, 0, 16;
L_0x560d2ce426d0 .concat [ 16 2 0 0], L_0x560d2ce42460, L_0x7f9ef1894b58;
L_0x560d2ce42810 .part L_0x560d2ce426d0, 0, 16;
L_0x560d2ce42ae0 .concat [ 2 16 0 0], L_0x7f9ef1894ba0, L_0x560d2ce42810;
L_0x560d2ce42c20 .part L_0x560d2ce42ae0, 17, 1;
L_0x560d2ce42f00 .functor MUXZ 14, L_0x7f9ef1894c30, L_0x7f9ef1894be8, L_0x560d2ce42c20, C4<>;
L_0x560d2ce43090 .concat [ 18 14 0 0], L_0x560d2ce42ae0, L_0x560d2ce42f00;
S_0x560d2ce1a7e0 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x560d2ce1a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560d2ce1ab80_0 .net *"_ivl_10", 15 0, L_0x560d2ce41960;  1 drivers
L_0x7f9ef1894ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d2ce1ac80_0 .net/2u *"_ivl_14", 15 0, L_0x7f9ef1894ac8;  1 drivers
v0x560d2ce1ad60_0 .net *"_ivl_17", 15 0, L_0x560d2ce41bd0;  1 drivers
v0x560d2ce1ae20_0 .net *"_ivl_5", 0 0, L_0x560d2ce41240;  1 drivers
v0x560d2ce1af00_0 .net *"_ivl_6", 15 0, L_0x560d2ce412e0;  1 drivers
v0x560d2ce1b030_0 .net *"_ivl_9", 15 0, L_0x560d2ce416b0;  1 drivers
v0x560d2ce1b110_0 .net "addr_rt", 4 0, L_0x560d2ce41f00;  1 drivers
v0x560d2ce1b1f0_0 .var "b_flag", 0 0;
v0x560d2ce1b2b0_0 .net "funct", 5 0, L_0x560d2ce411a0;  1 drivers
v0x560d2ce1b420_0 .var "hi", 31 0;
v0x560d2ce1b500_0 .net "instructionword", 31 0, v0x560d2ce28a80_0;  alias, 1 drivers
v0x560d2ce1b5e0_0 .var "lo", 31 0;
v0x560d2ce1b6c0_0 .var "memaddroffset", 31 0;
v0x560d2ce1b7a0_0 .var "multresult", 63 0;
v0x560d2ce1b880_0 .net "op1", 31 0, L_0x560d2ce40d50;  alias, 1 drivers
v0x560d2ce1b960_0 .net "op2", 31 0, L_0x560d2ce40ea0;  alias, 1 drivers
v0x560d2ce1ba40_0 .net "opcode", 5 0, L_0x560d2ce41100;  1 drivers
v0x560d2ce1bb20_0 .var "result", 31 0;
v0x560d2ce1bc00_0 .net "shamt", 4 0, L_0x560d2ce41e00;  1 drivers
v0x560d2ce1bce0_0 .net/s "sign_op1", 31 0, L_0x560d2ce40d50;  alias, 1 drivers
v0x560d2ce1bda0_0 .net/s "sign_op2", 31 0, L_0x560d2ce40ea0;  alias, 1 drivers
v0x560d2ce1be70_0 .net "simmediatedata", 31 0, L_0x560d2ce41a40;  1 drivers
v0x560d2ce1bf30_0 .net "simmediatedatas", 31 0, L_0x560d2ce41a40;  alias, 1 drivers
v0x560d2ce1c020_0 .net "uimmediatedata", 31 0, L_0x560d2ce41cc0;  1 drivers
v0x560d2ce1c0e0_0 .net "unsign_op1", 31 0, L_0x560d2ce40d50;  alias, 1 drivers
v0x560d2ce1c1a0_0 .net "unsign_op2", 31 0, L_0x560d2ce40ea0;  alias, 1 drivers
v0x560d2ce1c2b0_0 .var "unsigned_result", 31 0;
E_0x560d2cd346f0/0 .event anyedge, v0x560d2ce1ba40_0, v0x560d2ce1b2b0_0, v0x560d2ce1b960_0, v0x560d2ce1bc00_0;
E_0x560d2cd346f0/1 .event anyedge, v0x560d2ce1b880_0, v0x560d2ce1b7a0_0, v0x560d2ce1b110_0, v0x560d2ce1be70_0;
E_0x560d2cd346f0/2 .event anyedge, v0x560d2ce1c020_0, v0x560d2ce1c2b0_0;
E_0x560d2cd346f0 .event/or E_0x560d2cd346f0/0, E_0x560d2cd346f0/1, E_0x560d2cd346f0/2;
L_0x560d2ce41100 .part v0x560d2ce28a80_0, 26, 6;
L_0x560d2ce411a0 .part v0x560d2ce28a80_0, 0, 6;
L_0x560d2ce41240 .part v0x560d2ce28a80_0, 15, 1;
LS_0x560d2ce412e0_0_0 .concat [ 1 1 1 1], L_0x560d2ce41240, L_0x560d2ce41240, L_0x560d2ce41240, L_0x560d2ce41240;
LS_0x560d2ce412e0_0_4 .concat [ 1 1 1 1], L_0x560d2ce41240, L_0x560d2ce41240, L_0x560d2ce41240, L_0x560d2ce41240;
LS_0x560d2ce412e0_0_8 .concat [ 1 1 1 1], L_0x560d2ce41240, L_0x560d2ce41240, L_0x560d2ce41240, L_0x560d2ce41240;
LS_0x560d2ce412e0_0_12 .concat [ 1 1 1 1], L_0x560d2ce41240, L_0x560d2ce41240, L_0x560d2ce41240, L_0x560d2ce41240;
L_0x560d2ce412e0 .concat [ 4 4 4 4], LS_0x560d2ce412e0_0_0, LS_0x560d2ce412e0_0_4, LS_0x560d2ce412e0_0_8, LS_0x560d2ce412e0_0_12;
L_0x560d2ce416b0 .part v0x560d2ce28a80_0, 0, 16;
L_0x560d2ce41960 .concat [ 16 0 0 0], L_0x560d2ce416b0;
L_0x560d2ce41a40 .concat [ 16 16 0 0], L_0x560d2ce41960, L_0x560d2ce412e0;
L_0x560d2ce41bd0 .part v0x560d2ce28a80_0, 0, 16;
L_0x560d2ce41cc0 .concat [ 16 16 0 0], L_0x560d2ce41bd0, L_0x7f9ef1894ac8;
L_0x560d2ce41e00 .part v0x560d2ce28a80_0, 6, 5;
L_0x560d2ce41f00 .part v0x560d2ce28a80_0, 16, 5;
S_0x560d2ce1c4e0 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x560d2ce1a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x560d2ce1c690_0 .net "clk", 0 0, v0x560d2ce28390_0;  alias, 1 drivers
v0x560d2ce1c750_0 .var "curr_addr", 31 0;
v0x560d2ce1c830_0 .net "enable", 0 0, L_0x560d2ce43550;  alias, 1 drivers
v0x560d2ce1c8d0_0 .net "next_addr", 31 0, v0x560d2ce272f0_0;  1 drivers
v0x560d2ce1c9b0_0 .net "reset", 0 0, v0x560d2ce28c10_0;  alias, 1 drivers
S_0x560d2ce1cb60 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x560d2ce1a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560d2ce1cd70_0 .net "clk", 0 0, v0x560d2ce28390_0;  alias, 1 drivers
v0x560d2ce1ce40_0 .var "data", 31 0;
v0x560d2ce1cf00_0 .net "data_in", 31 0, v0x560d2ce1b420_0;  alias, 1 drivers
v0x560d2ce1d000_0 .net "data_out", 31 0, v0x560d2ce1ce40_0;  alias, 1 drivers
v0x560d2ce1d0c0_0 .net "enable", 0 0, L_0x560d2ce42010;  alias, 1 drivers
v0x560d2ce1d1d0_0 .net "reset", 0 0, v0x560d2ce28c10_0;  alias, 1 drivers
S_0x560d2ce1d320 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x560d2ce1a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560d2ce1d580_0 .net "clk", 0 0, v0x560d2ce28390_0;  alias, 1 drivers
v0x560d2ce1d690_0 .var "data", 31 0;
v0x560d2ce1d770_0 .net "data_in", 31 0, v0x560d2ce1b5e0_0;  alias, 1 drivers
v0x560d2ce1d840_0 .net "data_out", 31 0, v0x560d2ce1d690_0;  alias, 1 drivers
v0x560d2ce1d900_0 .net "enable", 0 0, L_0x560d2ce42010;  alias, 1 drivers
v0x560d2ce1d9f0_0 .net "reset", 0 0, v0x560d2ce28c10_0;  alias, 1 drivers
S_0x560d2ce1db60 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x560d2ce1a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x560d2ce3faa0 .functor BUFZ 32, L_0x560d2ce406b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560d2ce40b10 .functor BUFZ 32, L_0x560d2ce40930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560d2ce1e9f0_2 .array/port v0x560d2ce1e9f0, 2;
L_0x560d2ce40c20 .functor BUFZ 32, v0x560d2ce1e9f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560d2ce1dea0_0 .net *"_ivl_0", 31 0, L_0x560d2ce406b0;  1 drivers
v0x560d2ce1dfa0_0 .net *"_ivl_10", 6 0, L_0x560d2ce409d0;  1 drivers
L_0x7f9ef1894a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d2ce1e080_0 .net *"_ivl_13", 1 0, L_0x7f9ef1894a80;  1 drivers
v0x560d2ce1e140_0 .net *"_ivl_2", 6 0, L_0x560d2ce40750;  1 drivers
L_0x7f9ef1894a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d2ce1e220_0 .net *"_ivl_5", 1 0, L_0x7f9ef1894a38;  1 drivers
v0x560d2ce1e350_0 .net *"_ivl_8", 31 0, L_0x560d2ce40930;  1 drivers
v0x560d2ce1e430_0 .net "r_clk", 0 0, v0x560d2ce28390_0;  alias, 1 drivers
v0x560d2ce1e4d0_0 .net "r_clk_enable", 0 0, v0x560d2ce28430_0;  alias, 1 drivers
v0x560d2ce1e590_0 .net "read_data1", 31 0, L_0x560d2ce3faa0;  alias, 1 drivers
v0x560d2ce1e670_0 .net "read_data2", 31 0, L_0x560d2ce40b10;  alias, 1 drivers
v0x560d2ce1e750_0 .net "read_reg1", 4 0, L_0x560d2ce3ecf0;  alias, 1 drivers
v0x560d2ce1e830_0 .net "read_reg2", 4 0, L_0x560d2ce3ef50;  alias, 1 drivers
v0x560d2ce1e910_0 .net "register_v0", 31 0, L_0x560d2ce40c20;  alias, 1 drivers
v0x560d2ce1e9f0 .array "registers", 0 31, 31 0;
v0x560d2ce1efc0_0 .net "reset", 0 0, v0x560d2ce28c10_0;  alias, 1 drivers
v0x560d2ce1f060_0 .net "write_control", 0 0, L_0x560d2ce3f7b0;  alias, 1 drivers
v0x560d2ce1f120_0 .net "write_data", 31 0, L_0x560d2ce40310;  alias, 1 drivers
v0x560d2ce1f310_0 .net "write_reg", 4 0, L_0x560d2ce3f620;  alias, 1 drivers
L_0x560d2ce406b0 .array/port v0x560d2ce1e9f0, L_0x560d2ce40750;
L_0x560d2ce40750 .concat [ 5 2 0 0], L_0x560d2ce3ecf0, L_0x7f9ef1894a38;
L_0x560d2ce40930 .array/port v0x560d2ce1e9f0, L_0x560d2ce409d0;
L_0x560d2ce409d0 .concat [ 5 2 0 0], L_0x560d2ce3ef50, L_0x7f9ef1894a80;
    .scope S_0x560d2cde5d80;
T_0 ;
    %wait E_0x560d2cd5d6b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
    %load/vec4 v0x560d2ce17d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x560d2ce17640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x560d2ce180a0_0;
    %ix/getv 4, v0x560d2ce17f00_0;
    %shiftl 4;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x560d2ce180a0_0;
    %ix/getv 4, v0x560d2ce17f00_0;
    %shiftr 4;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x560d2ce180a0_0;
    %ix/getv 4, v0x560d2ce17f00_0;
    %shiftr/s 4;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x560d2ce180a0_0;
    %load/vec4 v0x560d2ce18380_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x560d2ce180a0_0;
    %load/vec4 v0x560d2ce18380_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x560d2ce180a0_0;
    %load/vec4 v0x560d2ce18380_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %pad/s 64;
    %load/vec4 v0x560d2ce180a0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560d2ce17aa0_0, 0, 64;
    %load/vec4 v0x560d2ce17aa0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560d2ce17720_0, 0, 32;
    %load/vec4 v0x560d2ce17aa0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560d2ce178e0_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x560d2ce18380_0;
    %pad/u 64;
    %load/vec4 v0x560d2ce18440_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560d2ce17aa0_0, 0, 64;
    %load/vec4 v0x560d2ce17aa0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560d2ce17720_0, 0, 32;
    %load/vec4 v0x560d2ce17aa0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560d2ce178e0_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce180a0_0;
    %mod/s;
    %store/vec4 v0x560d2ce17720_0, 0, 32;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce180a0_0;
    %div/s;
    %store/vec4 v0x560d2ce178e0_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce18440_0;
    %mod;
    %store/vec4 v0x560d2ce17720_0, 0, 32;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce18440_0;
    %div;
    %store/vec4 v0x560d2ce178e0_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x560d2ce17b80_0;
    %store/vec4 v0x560d2ce17720_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x560d2ce17b80_0;
    %store/vec4 v0x560d2ce178e0_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce180a0_0;
    %add;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce18440_0;
    %add;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce18440_0;
    %sub;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce18440_0;
    %and;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce18440_0;
    %or;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce18440_0;
    %xor;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce18440_0;
    %or;
    %inv;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce180a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce18440_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x560d2ce174a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce180a0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce17c60_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce17580_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce18140_0;
    %add;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce18140_0;
    %add;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce18140_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce18200_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce182c0_0;
    %and;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce182c0_0;
    %or;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x560d2ce18380_0;
    %load/vec4 v0x560d2ce182c0_0;
    %xor;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x560d2ce182c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560d2ce18550_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce18140_0;
    %add;
    %store/vec4 v0x560d2ce179c0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce18140_0;
    %add;
    %store/vec4 v0x560d2ce179c0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce18140_0;
    %add;
    %store/vec4 v0x560d2ce179c0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce18140_0;
    %add;
    %store/vec4 v0x560d2ce179c0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce18140_0;
    %add;
    %store/vec4 v0x560d2ce179c0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce18140_0;
    %add;
    %store/vec4 v0x560d2ce179c0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce18140_0;
    %add;
    %store/vec4 v0x560d2ce179c0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x560d2ce17fe0_0;
    %load/vec4 v0x560d2ce18140_0;
    %add;
    %store/vec4 v0x560d2ce179c0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x560d2ce18550_0;
    %store/vec4 v0x560d2ce17e20_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x560d2cdf8430;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x560d2ce18d50_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560d2ce18f20_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560d2ce18fe0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560d2ce188e0_0, 0, 16;
    %load/vec4 v0x560d2ce18d50_0;
    %load/vec4 v0x560d2ce18f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d2ce18fe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d2ce188e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560d2ce18980_0, 0, 32;
    %load/vec4 v0x560d2ce18980_0;
    %store/vec4 v0x560d2ce18a60_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560d2ce18bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560d2ce18c90_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x560d2ce18780_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x560d2ce1db60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560d2ce1e9f0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x560d2ce1db60;
T_3 ;
    %wait E_0x560d2cd5a9c0;
    %load/vec4 v0x560d2ce1efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560d2ce1e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560d2ce1f060_0;
    %load/vec4 v0x560d2ce1f310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x560d2ce1f120_0;
    %load/vec4 v0x560d2ce1f310_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d2ce1e9f0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560d2ce1a7e0;
T_4 ;
    %wait E_0x560d2cd346f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
    %load/vec4 v0x560d2ce1ba40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x560d2ce1b2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x560d2ce1bda0_0;
    %ix/getv 4, v0x560d2ce1bc00_0;
    %shiftl 4;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x560d2ce1bda0_0;
    %ix/getv 4, v0x560d2ce1bc00_0;
    %shiftr 4;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x560d2ce1bda0_0;
    %ix/getv 4, v0x560d2ce1bc00_0;
    %shiftr/s 4;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x560d2ce1bda0_0;
    %load/vec4 v0x560d2ce1c0e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x560d2ce1bda0_0;
    %load/vec4 v0x560d2ce1c0e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x560d2ce1bda0_0;
    %load/vec4 v0x560d2ce1c0e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %pad/s 64;
    %load/vec4 v0x560d2ce1bda0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560d2ce1b7a0_0, 0, 64;
    %load/vec4 v0x560d2ce1b7a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560d2ce1b420_0, 0, 32;
    %load/vec4 v0x560d2ce1b7a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560d2ce1b5e0_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %pad/u 64;
    %load/vec4 v0x560d2ce1c1a0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560d2ce1b7a0_0, 0, 64;
    %load/vec4 v0x560d2ce1b7a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560d2ce1b420_0, 0, 32;
    %load/vec4 v0x560d2ce1b7a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560d2ce1b5e0_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1bda0_0;
    %mod/s;
    %store/vec4 v0x560d2ce1b420_0, 0, 32;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1bda0_0;
    %div/s;
    %store/vec4 v0x560d2ce1b5e0_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1c1a0_0;
    %mod;
    %store/vec4 v0x560d2ce1b420_0, 0, 32;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1c1a0_0;
    %div;
    %store/vec4 v0x560d2ce1b5e0_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x560d2ce1b880_0;
    %store/vec4 v0x560d2ce1b420_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x560d2ce1b880_0;
    %store/vec4 v0x560d2ce1b5e0_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1bda0_0;
    %add;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1c1a0_0;
    %add;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1c1a0_0;
    %sub;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1c1a0_0;
    %and;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1c1a0_0;
    %or;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1c1a0_0;
    %xor;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1c1a0_0;
    %or;
    %inv;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1bda0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1c1a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x560d2ce1b110_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1bda0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1b960_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce1b1f0_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1be70_0;
    %add;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1be70_0;
    %add;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1be70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1bf30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1c020_0;
    %and;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1c020_0;
    %or;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x560d2ce1c0e0_0;
    %load/vec4 v0x560d2ce1c020_0;
    %xor;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x560d2ce1c020_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560d2ce1c2b0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1be70_0;
    %add;
    %store/vec4 v0x560d2ce1b6c0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1be70_0;
    %add;
    %store/vec4 v0x560d2ce1b6c0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1be70_0;
    %add;
    %store/vec4 v0x560d2ce1b6c0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1be70_0;
    %add;
    %store/vec4 v0x560d2ce1b6c0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1be70_0;
    %add;
    %store/vec4 v0x560d2ce1b6c0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1be70_0;
    %add;
    %store/vec4 v0x560d2ce1b6c0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1be70_0;
    %add;
    %store/vec4 v0x560d2ce1b6c0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x560d2ce1bce0_0;
    %load/vec4 v0x560d2ce1be70_0;
    %add;
    %store/vec4 v0x560d2ce1b6c0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x560d2ce1c2b0_0;
    %store/vec4 v0x560d2ce1bb20_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560d2ce1d320;
T_5 ;
    %wait E_0x560d2cd5a9c0;
    %load/vec4 v0x560d2ce1d9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560d2ce1d690_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560d2ce1d900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560d2ce1d770_0;
    %assign/vec4 v0x560d2ce1d690_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560d2ce1cb60;
T_6 ;
    %wait E_0x560d2cd5a9c0;
    %load/vec4 v0x560d2ce1d1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560d2ce1ce40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560d2ce1d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x560d2ce1cf00_0;
    %assign/vec4 v0x560d2ce1ce40_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560d2ce1c4e0;
T_7 ;
    %wait E_0x560d2cd5a9c0;
    %load/vec4 v0x560d2ce1c9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560d2ce1c750_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560d2ce1c830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560d2ce1c8d0_0;
    %assign/vec4 v0x560d2ce1c750_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560d2ce1a4c0;
T_8 ;
    %wait E_0x560d2cd5a9c0;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x560d2ce27d50_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x560d2ce25ee0_0, v0x560d2ce24de0_0, v0x560d2ce27930_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x560d2ce27620_0, v0x560d2ce277c0_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x560d2ce27550_0, v0x560d2ce276f0_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x560d2ce279f0_0, v0x560d2ce27e80_0, v0x560d2ce27bb0_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x560d2ce27230_0, v0x560d2ce27ff0_0, v0x560d2ce27f50_0, v0x560d2ce26340_0, v0x560d2ce25bb0_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h, bflag=%h", v0x560d2ce25500_0, v0x560d2ce250e0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x560d2ce1a4c0;
T_9 ;
    %wait E_0x560d2cd5c600;
    %load/vec4 v0x560d2ce250e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x560d2ce255f0_0;
    %load/vec4 v0x560d2ce25240_0;
    %add;
    %store/vec4 v0x560d2ce272f0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x560d2ce25fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x560d2ce255f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560d2ce25ee0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560d2ce272f0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x560d2ce26040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x560d2ce27550_0;
    %store/vec4 v0x560d2ce272f0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x560d2ce255f0_0;
    %store/vec4 v0x560d2ce272f0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x560d2ce1a4c0;
T_10 ;
    %wait E_0x560d2cd5a9c0;
    %load/vec4 v0x560d2ce27d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce25460_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560d2ce25500_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560d2ce25460_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560d2cde5950;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce28390_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x560d2ce28390_0;
    %inv;
    %store/vec4 v0x560d2ce28390_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x560d2cde5950;
T_12 ;
    %fork t_1, S_0x560d2cdf8060;
    %jmp t_0;
    .scope S_0x560d2cdf8060;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce28c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d2ce28430_0, 0, 1;
    %wait E_0x560d2cd5a9c0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d2ce28c10_0, 0, 1;
    %wait E_0x560d2cd5a9c0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560d2ce19b40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560d2ce286b0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560d2ce19e10_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560d2ce1a0b0_0, 0, 5;
    %load/vec4 v0x560d2ce19b40_0;
    %store/vec4 v0x560d2ce1a220_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560d2ce19c00_0, 0, 16;
    %load/vec4 v0x560d2ce19e10_0;
    %load/vec4 v0x560d2ce1a0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d2ce1a220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d2ce19c00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560d2ce19ce0_0, 0, 32;
    %load/vec4 v0x560d2ce19ce0_0;
    %store/vec4 v0x560d2ce28a80_0, 0, 32;
    %load/vec4 v0x560d2ce286b0_0;
    %load/vec4 v0x560d2ce19b40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x560d2ce286b0_0, 0, 32;
    %wait E_0x560d2cd5a9c0;
    %delay 2, 0;
    %load/vec4 v0x560d2ce28780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x560d2ce285c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x560d2ce19b40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560d2ce19b40_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560d2ce19b40_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560d2ce19e10_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x560d2ce19a60_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560d2ce1a300_0, 0, 5;
    %load/vec4 v0x560d2ce19b40_0;
    %store/vec4 v0x560d2ce1a0b0_0, 0, 5;
    %load/vec4 v0x560d2ce19b40_0;
    %subi 1, 0, 5;
    %store/vec4 v0x560d2ce1a220_0, 0, 5;
    %load/vec4 v0x560d2ce19b40_0;
    %addi 15, 0, 5;
    %store/vec4 v0x560d2ce19fd0_0, 0, 5;
    %load/vec4 v0x560d2ce19e10_0;
    %load/vec4 v0x560d2ce1a0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d2ce1a220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d2ce19fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d2ce1a300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d2ce19a60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560d2ce19ef0_0, 0, 32;
    %load/vec4 v0x560d2ce19ef0_0;
    %store/vec4 v0x560d2ce28a80_0, 0, 32;
    %wait E_0x560d2cd5a9c0;
    %delay 2, 0;
    %load/vec4 v0x560d2ce19b40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560d2ce19b40_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560d2ce19b40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560d2ce1a3e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x560d2ce19e10_0, 0, 6;
    %load/vec4 v0x560d2ce19b40_0;
    %addi 15, 0, 5;
    %store/vec4 v0x560d2ce1a0b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560d2ce1a220_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560d2ce19c00_0, 0, 16;
    %load/vec4 v0x560d2ce19e10_0;
    %load/vec4 v0x560d2ce1a0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d2ce1a220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d2ce19c00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560d2ce19ce0_0, 0, 32;
    %load/vec4 v0x560d2ce19ce0_0;
    %store/vec4 v0x560d2ce28a80_0, 0, 32;
    %wait E_0x560d2cd5a9c0;
    %delay 2, 0;
    %load/vec4 v0x560d2ce1a3e0_0;
    %load/vec4 v0x560d2ce19b40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %load/vec4 v0x560d2ce19b40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x560d2ce1a3e0_0;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x560d2ce19960_0, 0, 32;
    %load/vec4 v0x560d2ce1a3e0_0;
    %load/vec4 v0x560d2ce19b40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x560d2ce1a3e0_0, 0, 32;
    %load/vec4 v0x560d2ce28b20_0;
    %load/vec4 v0x560d2ce19960_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x560d2ce19960_0, v0x560d2ce28b20_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x560d2ce19b40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560d2ce19b40_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x560d2cde5950;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/slt_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
