
STM32U585_LoRa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001be8  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08001e20  08001e20  00002e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001efc  08001efc  00002efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08001f00  08001f00  00002f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000005c  20000000  08001f04  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000170  2000005c  08001f60  0000305c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  200001cc  08001f60  000031cc  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000305c  2**0
                  CONTENTS, READONLY
  9 .debug_line   00000f30  00000000  00000000  00003092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_line_str 000000b5  00000000  00000000  00003fc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_info   00000723  00000000  00000000  00004077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000002bb  00000000  00000000  0000479a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000140  00000000  00000000  00004a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    000e2533  00000000  00000000  00004b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000006f  00000000  00000000  000e70cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026d8b  00000000  00000000  000e713a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0010dec5  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00000a4c  00000000  00000000  0010df08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000005c 	.word	0x2000005c
 8000254:	00000000 	.word	0x00000000
 8000258:	08001e08 	.word	0x08001e08

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000060 	.word	0x20000060
 8000274:	08001e08 	.word	0x08001e08

08000278 <GPIOE_MODER_Set_Alt_Function>:
#PE15-SPI1_MOSI

GPIOE_MODER_Set_Alt_Function:
	//PE11 PE12, PE13, PE14, PE15
	//MODER bits = 10: Alternate function mode
	LDR		R1, =GPIOE_BASE_ADDR
 8000278:	496d      	ldr	r1, [pc, #436]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_MODER_OFFSET
 800027a:	f04f 0200 	mov.w	r2, #0
	ADDS	R1,	R2
 800027e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000280:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000282:	2203      	movs	r2, #3
	LSLS	R3, R2, #24	//PE12
 8000284:	0613      	lsls	r3, r2, #24
	MVNS	R3,	R3
 8000286:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 8000288:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 800028a:	2202      	movs	r2, #2
	LSLS	R3, R2, #24
 800028c:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 800028e:	4318      	orrs	r0, r3
	MOVS	R2, 0x3
 8000290:	2203      	movs	r2, #3
	LSLS	R3, R2, #26	//PE13
 8000292:	0693      	lsls	r3, r2, #26
	MVNS	R3,	R3
 8000294:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 8000296:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 8000298:	2202      	movs	r2, #2
	LSLS	R3, R2, #26
 800029a:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 800029c:	4318      	orrs	r0, r3
	MOVS	R2, 0x3
 800029e:	2203      	movs	r2, #3
	LSLS	R3, R2, #28	//PE14
 80002a0:	0713      	lsls	r3, r2, #28
	MVNS	R3,	R3
 80002a2:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 80002a4:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 80002a6:	2202      	movs	r2, #2
	LSLS	R3, R2, #28
 80002a8:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 80002aa:	4318      	orrs	r0, r3
	MOVS	R2, 0x3
 80002ac:	2203      	movs	r2, #3
	LSLS	R3, R2, #30	//PE15
 80002ae:	0793      	lsls	r3, r2, #30
	MVNS	R3,	R3
 80002b0:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 80002b2:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 80002b4:	2202      	movs	r2, #2
	LSLS	R3, R2, #30
 80002b6:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 80002b8:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80002ba:	6008      	str	r0, [r1, #0]
	BX LR
 80002bc:	4770      	bx	lr

080002be <GPIOE_AFRH_Set_Alt_Function>:
#PE14-SPI1_MISO
#PE15-SPI1_MOSI

GPIOE_AFRH_Set_Alt_Function:
	//0101: AF5 16,20,24,28
	LDR		R1, =GPIOE_BASE_ADDR
 80002be:	495c      	ldr	r1, [pc, #368]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_AFRH_OFFSET
 80002c0:	f04f 0224 	mov.w	r2, #36	@ 0x24
	ADDS	R1,	R2
 80002c4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80002c6:	6808      	ldr	r0, [r1, #0]
	#16
	MOVS	R2, 0xF
 80002c8:	220f      	movs	r2, #15
	LSLS	R2, #16
 80002ca:	0412      	lsls	r2, r2, #16
	MVNS	R2,	R2
 80002cc:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002ce:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002d0:	2205      	movs	r2, #5
	LSLS	R2, #16
 80002d2:	0412      	lsls	r2, r2, #16
	ORRS	R0, R2
 80002d4:	4310      	orrs	r0, r2
	#20
	MOVS	R2, 0xF
 80002d6:	220f      	movs	r2, #15
	LSLS	R2, #20
 80002d8:	0512      	lsls	r2, r2, #20
	MVNS	R2,	R2
 80002da:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002dc:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002de:	2205      	movs	r2, #5
	LSLS	R2, #20
 80002e0:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 80002e2:	4310      	orrs	r0, r2
	#24
	MOVS	R2, 0xF
 80002e4:	220f      	movs	r2, #15
	LSLS	R2, #24
 80002e6:	0612      	lsls	r2, r2, #24
	MVNS	R2,	R2
 80002e8:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002ea:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002ec:	2205      	movs	r2, #5
	LSLS	R2, #24
 80002ee:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80002f0:	4310      	orrs	r0, r2
	#28
	MOVS	R2, 0xF
 80002f2:	220f      	movs	r2, #15
	LSLS	R2, #28
 80002f4:	0712      	lsls	r2, r2, #28
	MVNS	R2,	R2
 80002f6:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002f8:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002fa:	2205      	movs	r2, #5
	LSLS	R2, #28
 80002fc:	0712      	lsls	r2, r2, #28
	ORRS	R0, R2
 80002fe:	4310      	orrs	r0, r2
	STR		R0,	[R1]
 8000300:	6008      	str	r0, [r1, #0]
	BX LR
 8000302:	4770      	bx	lr

08000304 <GPIOE_OSPEEDR_Set>:

GPIOE_OSPEEDR_Set:
	LDR		R1, =GPIOE_BASE_ADDR
 8000304:	494a      	ldr	r1, [pc, #296]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_OSPEEDR_OFFSET
 8000306:	f04f 0208 	mov.w	r2, #8
	ADDS	R1,	R2
 800030a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800030c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3 //11 high-speed
 800030e:	2203      	movs	r2, #3
	LSLS	R3, R2, #24
 8000310:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 8000312:	4318      	orrs	r0, r3
	LSLS	R3, R2, #26
 8000314:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 8000316:	4318      	orrs	r0, r3
	LSLS	R3, R2, #28
 8000318:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 800031a:	4318      	orrs	r0, r3
	LSLS	R3, R2, #30
 800031c:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 800031e:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000320:	6008      	str	r0, [r1, #0]
	BX LR
 8000322:	4770      	bx	lr

08000324 <GPIOE_PUPDR_Set>:
#PE15-SPI1_MOSI
//00: No pull-up, pull-down
//01: Pull-up
//10: Pull-down
GPIOE_PUPDR_Set:
	LDR		R1, =GPIOE_BASE_ADDR
 8000324:	4942      	ldr	r1, [pc, #264]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000326:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800032a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800032c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2 //10: Pull-down
 800032e:	2202      	movs	r2, #2
	LSLS	R3, R2, #24 //NSS
 8000330:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 8000332:	4318      	orrs	r0, r3
	MOVS	R2, 0x3 //00: Pull-down
 8000334:	2203      	movs	r2, #3
	LSLS	R3, R2, #26 //SCK
 8000336:	0693      	lsls	r3, r2, #26
	MVNS	R3, R3
 8000338:	43db      	mvns	r3, r3
	ANDS	R0, R3
 800033a:	4018      	ands	r0, r3
	LSLS	R3, R2, #28 //MISO
 800033c:	0713      	lsls	r3, r2, #28
	MVNS	R3, R3
 800033e:	43db      	mvns	r3, r3
	ANDS	R0, R3
 8000340:	4018      	ands	r0, r3
	LSLS	R3, R2, #30 //MOSI
 8000342:	0793      	lsls	r3, r2, #30
	MVNS	R3, R3
 8000344:	43db      	mvns	r3, r3
	ANDS	R0, R3
 8000346:	4018      	ands	r0, r3
	STR		R0,	[R1]
 8000348:	6008      	str	r0, [r1, #0]
	BX LR
 800034a:	4770      	bx	lr

0800034c <GPIOE_PUPDR_NSS_DOWN>:

GPIOE_PUPDR_NSS_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 800034c:	4938      	ldr	r1, [pc, #224]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800034e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000352:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000354:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 8000356:	2202      	movs	r2, #2
	LSLS	R3, R2, #24 //NSS
 8000358:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 800035a:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 800035c:	6008      	str	r0, [r1, #0]
	BX LR
 800035e:	4770      	bx	lr

08000360 <GPIOE_PUPDR_NSS_UP>:

GPIOE_PUPDR_NSS_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 8000360:	4933      	ldr	r1, [pc, #204]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000362:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000366:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000368:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800036a:	2201      	movs	r2, #1
	LSLS	R3, R2, #24 //NSS
 800036c:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 800036e:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000370:	6008      	str	r0, [r1, #0]
	BX LR
 8000372:	4770      	bx	lr

08000374 <GPIOE_PUPDR_SCK_DOWN>:

GPIOE_PUPDR_SCK_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 8000374:	492e      	ldr	r1, [pc, #184]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000376:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800037a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800037c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 800037e:	2202      	movs	r2, #2
	LSLS	R3, R2, #26 //SCK
 8000380:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 8000382:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000384:	6008      	str	r0, [r1, #0]
	BX LR
 8000386:	4770      	bx	lr

08000388 <GPIOE_PUPDR_SCK_UP>:

GPIOE_PUPDR_SCK_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 8000388:	4929      	ldr	r1, [pc, #164]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800038a:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800038e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000390:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000392:	2201      	movs	r2, #1
	LSLS	R3, R2, #26 //SCK
 8000394:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 8000396:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000398:	6008      	str	r0, [r1, #0]
	BX LR
 800039a:	4770      	bx	lr

0800039c <GPIOE_PUPDR_MISO_DOWN>:

GPIOE_PUPDR_MISO_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 800039c:	4924      	ldr	r1, [pc, #144]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800039e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003a2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003a4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 80003a6:	2202      	movs	r2, #2
	LSLS	R3, R2, #28 //MISO
 80003a8:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 80003aa:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003ac:	6008      	str	r0, [r1, #0]
	BX LR
 80003ae:	4770      	bx	lr

080003b0 <GPIOE_PUPDR_MISO_UP>:

GPIOE_PUPDR_MISO_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 80003b0:	491f      	ldr	r1, [pc, #124]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 80003b2:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003b6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003b8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80003ba:	2201      	movs	r2, #1
	LSLS	R3, R2, #28 //MISO
 80003bc:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 80003be:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003c0:	6008      	str	r0, [r1, #0]
	BX LR
 80003c2:	4770      	bx	lr

080003c4 <GPIOE_PUPDR_MOSI_DOWN>:

GPIOE_PUPDR_MOSI_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 80003c4:	491a      	ldr	r1, [pc, #104]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 80003c6:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003ca:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003cc:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 80003ce:	2202      	movs	r2, #2
	LSLS	R3, R2, #30 //MOSI
 80003d0:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 80003d2:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003d4:	6008      	str	r0, [r1, #0]
	BX LR
 80003d6:	4770      	bx	lr

080003d8 <GPIOE_PUPDR_MOSI_UP>:

GPIOE_PUPDR_MOSI_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 80003d8:	4915      	ldr	r1, [pc, #84]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 80003da:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003de:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003e0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80003e2:	2201      	movs	r2, #1
	LSLS	R3, R2, #30 //MOSI
 80003e4:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 80003e6:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003e8:	6008      	str	r0, [r1, #0]
	BX LR
 80003ea:	4770      	bx	lr

080003ec <GPIOA_MODER_Set_Alt_Function>:
// GPIO A PORT

GPIOA_MODER_Set_Alt_Function:
	// Pin PA8 for MCO clock interrupt
	//MODER bits = 10: Alternate function mode
	LDR		R1, =GPIOA_BASE_ADDR
 80003ec:	4911      	ldr	r1, [pc, #68]	@ (8000434 <GPIOA_OSPEEDR_Set+0x18>)
	LDR		R2, =GPIOx_MODER_OFFSET
 80003ee:	f04f 0200 	mov.w	r2, #0
	ADDS	R1,	R2
 80003f2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003f4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 80003f6:	2203      	movs	r2, #3
	LSLS	R3, R2, #16 //PA8
 80003f8:	0413      	lsls	r3, r2, #16
	MVNS	R3,	R3
 80003fa:	43db      	mvns	r3, r3
	ANDS	R0, R3	//clear bits
 80003fc:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 80003fe:	2202      	movs	r2, #2
	LSLS	R3, R2, #16
 8000400:	0413      	lsls	r3, r2, #16
	ORRS	R0, R3
 8000402:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000404:	6008      	str	r0, [r1, #0]
	BX LR
 8000406:	4770      	bx	lr

08000408 <GPIOA_AFRH_Set_Alt_Function>:

***********************************************/
GPIOA_AFRH_Set_Alt_Function:
	//AF0 (MCO): PA8
	//0000: AF0
	LDR		R1, =GPIOE_BASE_ADDR
 8000408:	4909      	ldr	r1, [pc, #36]	@ (8000430 <GPIOA_OSPEEDR_Set+0x14>)
	LDR		R2, =GPIOx_AFRH_OFFSET
 800040a:	f04f 0224 	mov.w	r2, #36	@ 0x24
	ADDS	R1,	R2
 800040e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000410:	6808      	ldr	r0, [r1, #0]
	#PA8
	MOVS	R2, 0xF
 8000412:	220f      	movs	r2, #15
	MVNS	R2,	R2
 8000414:	43d2      	mvns	r2, r2
	ANDS	R0, R2  //clear bits
 8000416:	4010      	ands	r0, r2
	STR		R0,	[R1]
 8000418:	6008      	str	r0, [r1, #0]
	BX LR
 800041a:	4770      	bx	lr

0800041c <GPIOA_OSPEEDR_Set>:

GPIOA_OSPEEDR_Set:
	LDR		R1, =GPIOA_BASE_ADDR
 800041c:	4905      	ldr	r1, [pc, #20]	@ (8000434 <GPIOA_OSPEEDR_Set+0x18>)
	LDR		R2, =GPIOx_OSPEEDR_OFFSET
 800041e:	f04f 0208 	mov.w	r2, #8
	ADDS	R1,	R2
 8000422:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000424:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3 //11 high-speed
 8000426:	2203      	movs	r2, #3
	LSLS	R3, R2, #16
 8000428:	0413      	lsls	r3, r2, #16
	ORRS	R0, R3
 800042a:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 800042c:	6008      	str	r0, [r1, #0]
	BX LR
 800042e:	4770      	bx	lr
	LDR		R1, =GPIOE_BASE_ADDR
 8000430:	42021000 	.word	0x42021000
	LDR		R1, =GPIOA_BASE_ADDR
 8000434:	42020000 	.word	0x42020000

08000438 <NVIC_TIM8_Enable_Interupt>:



//position 52 TIM8 update  0x00000110
NVIC_TIM8_Enable_Interupt:
	LDR		R1, =NVIC_TIM8
 8000438:	4906      	ldr	r1, [pc, #24]	@ (8000454 <NVIC_SPI1_Enable_Interupt+0xe>)
	LDR		R0, [R1]
 800043a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800043c:	2201      	movs	r2, #1
	LSLS	R2, NVIC_TIM8_PIN
 800043e:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 8000440:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000442:	6008      	str	r0, [r1, #0]
	BX LR
 8000444:	4770      	bx	lr

08000446 <NVIC_SPI1_Enable_Interupt>:

NVIC_SPI1_Enable_Interupt:
	LDR		R1, =NVIC_SPI1
 8000446:	4903      	ldr	r1, [pc, #12]	@ (8000454 <NVIC_SPI1_Enable_Interupt+0xe>)
	LDR		R0, [R1]
 8000448:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800044a:	2201      	movs	r2, #1
	LSLS	R2, NVIC_SPI1_PIN
 800044c:	06d2      	lsls	r2, r2, #27
	ORRS	R0, R2
 800044e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000450:	6008      	str	r0, [r1, #0]
	BX LR
 8000452:	4770      	bx	lr
	LDR		R1, =NVIC_TIM8
 8000454:	e000e104 	.word	0xe000e104

08000458 <ASM_RCC_APB2ENR_TIM8EN_Set>:




ASM_RCC_APB2ENR_TIM8EN_Set:
	LDR		R1, =RCC_BASE_ADDR
 8000458:	49d9      	ldr	r1, [pc, #868]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_APB2ENR_OFFSET
 800045a:	f04f 02a4 	mov.w	r2, #164	@ 0xa4
	ADDS	R1, R2
 800045e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000460:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000462:	2201      	movs	r2, #1
	LSLS	R2, #13
 8000464:	0352      	lsls	r2, r2, #13
	ORRS	R0, R2
 8000466:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000468:	6008      	str	r0, [r1, #0]
	BX LR
 800046a:	4770      	bx	lr

0800046c <ASM_RCC_AHB2ENR1_GPIOEEN_Set>:

ASM_RCC_AHB2ENR1_GPIOEEN_Set:
	//enable clock on GPIOE
	LDR		R1, =RCC_BASE_ADDR
 800046c:	49d4      	ldr	r1, [pc, #848]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 800046e:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 8000472:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000474:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000476:	2201      	movs	r2, #1
	LSLS	R2, #4 //Bit 4 GPIOEEN: I/O port E clock enable
 8000478:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 800047a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800047c:	6008      	str	r0, [r1, #0]
	BX LR
 800047e:	4770      	bx	lr

08000480 <ASM_RCC_AHB2ENR1_GPIOAEN_Set>:

ASM_RCC_AHB2ENR1_GPIOAEN_Set:
	//enable clock on GPIOH
	LDR		R1, =RCC_BASE_ADDR
 8000480:	49cf      	ldr	r1, [pc, #828]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 8000482:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 8000486:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000488:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800048a:	2201      	movs	r2, #1
	//Bit 1 GPIOAEN: I/O port A clock enable
	ORRS	R0, R2
 800048c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800048e:	6008      	str	r0, [r1, #0]
	BX LR
 8000490:	4770      	bx	lr

08000492 <ASM_RCC_AHB2ENR1_GPIODEN_Set>:

ASM_RCC_AHB2ENR1_GPIODEN_Set:
	//enable clock on GPIOD
	LDR		R1, =RCC_BASE_ADDR
 8000492:	49cb      	ldr	r1, [pc, #812]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 8000494:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 8000498:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800049a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800049c:	2201      	movs	r2, #1
	LSLS	R2, #3 //Bit 3 GPIODEN: I/O port D clock enable
 800049e:	00d2      	lsls	r2, r2, #3
	ORRS	R0, R2
 80004a0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80004a2:	6008      	str	r0, [r1, #0]
	BX LR
 80004a4:	4770      	bx	lr

080004a6 <ASM_RCC_AHB2ENR1_GPIOCEN_Set>:

ASM_RCC_AHB2ENR1_GPIOCEN_Set:
	//enable clock on GPIOC
	LDR		R1, =RCC_BASE_ADDR
 80004a6:	49c6      	ldr	r1, [pc, #792]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 80004a8:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 80004ac:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004ae:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80004b0:	2201      	movs	r2, #1
	LSLS	R2, #2 //Bit 3 GPIOCEN: I/O port C clock enable
 80004b2:	0092      	lsls	r2, r2, #2
	ORRS	R0, R2
 80004b4:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80004b6:	6008      	str	r0, [r1, #0]
	BX LR
 80004b8:	4770      	bx	lr

080004ba <ASM_RCC_APB2ENR_SPI1_Set>:

ASM_RCC_APB2ENR_SPI1_Set:
	//Bit 12 SPI1EN: SPI1 clock enable
	LDR		R1, =RCC_BASE_ADDR
 80004ba:	49c1      	ldr	r1, [pc, #772]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_APB2ENR_OFFSET
 80004bc:	f04f 02a4 	mov.w	r2, #164	@ 0xa4
	ADDS	R1, R2
 80004c0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004c2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80004c4:	2201      	movs	r2, #1
	LSLS	R2, #12
 80004c6:	0312      	lsls	r2, r2, #12
	ORRS	R0, R2
 80004c8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80004ca:	6008      	str	r0, [r1, #0]
	BX LR
 80004cc:	4770      	bx	lr

080004ce <ASM_RCC_CCIPR1_SPI1SEL_HSI16>:
//10: HSI16 selected
//11: MSIK selected
//Note: The SPI1 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI16 or
//MSIK.
ASM_RCC_CCIPR1_SPI1SEL_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 80004ce:	49bc      	ldr	r1, [pc, #752]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 80004d0:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 80004d4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004d6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 80004d8:	2203      	movs	r2, #3
	LSLS	R2, #20
 80004da:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 80004dc:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80004de:	4010      	ands	r0, r2
	MOVS	R2, 0x2
 80004e0:	2202      	movs	r2, #2
	LSLS	R2, #20
 80004e2:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 80004e4:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80004e6:	6008      	str	r0, [r1, #0]
	BX LR
 80004e8:	4770      	bx	lr

080004ea <ASM_RCC_CCIPR1_SPI1SEL_PCLK2>:

ASM_RCC_CCIPR1_SPI1SEL_PCLK2:
	LDR		R1, =RCC_BASE_ADDR
 80004ea:	49b5      	ldr	r1, [pc, #724]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 80004ec:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 80004f0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004f2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 80004f4:	2203      	movs	r2, #3
	LSLS	R2, #20
 80004f6:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 80004f8:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80004fa:	4010      	ands	r0, r2
	STR		R0, [R1]
 80004fc:	6008      	str	r0, [r1, #0]
	BX LR
 80004fe:	4770      	bx	lr

08000500 <ASM_RCC_CCIPR1_SPI1SEL_SYSCLK>:

ASM_RCC_CCIPR1_SPI1SEL_SYSCLK:
	LDR		R1, =RCC_BASE_ADDR
 8000500:	49af      	ldr	r1, [pc, #700]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 8000502:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 8000506:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000508:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 800050a:	2203      	movs	r2, #3
	LSLS	R2, #20
 800050c:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 800050e:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000510:	4010      	ands	r0, r2
	MOVS	R2, 0x1
 8000512:	2201      	movs	r2, #1
	LSLS	R2, #20
 8000514:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 8000516:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000518:	6008      	str	r0, [r1, #0]
	BX LR
 800051a:	4770      	bx	lr

0800051c <ASM_RCC_CFGR2_HPRE_2>:
1101: SYSCLK divided by 128
1110: SYSCLK divided by 256
1111: SYSCLK divided by 512
*/
ASM_RCC_CFGR2_HPRE_2:
	LDR		R1, =RCC_BASE_ADDR
 800051c:	49a8      	ldr	r1, [pc, #672]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR2_OFFSET
 800051e:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000522:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000524:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000526:	220f      	movs	r2, #15
	MVNS	R2, R2
 8000528:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 800052a:	4010      	ands	r0, r2
	MOVS	R2, 0x8
 800052c:	2208      	movs	r2, #8
	ORRS	R0, R2
 800052e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000530:	6008      	str	r0, [r1, #0]
	BX LR
 8000532:	4770      	bx	lr

08000534 <ASM_RCC_CFGR2_PCLK2_2>:
101: PCLK2 divided by 4
110: PCLK2 divided by 8
111: PCLK2 divided by 16
*/
ASM_RCC_CFGR2_PCLK2_2:
	LDR		R1, =RCC_BASE_ADDR
 8000534:	49a2      	ldr	r1, [pc, #648]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR2_OFFSET
 8000536:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 800053a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800053c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 800053e:	2207      	movs	r2, #7
	LSLS 	R2, #8
 8000540:	0212      	lsls	r2, r2, #8
	MVNS	R2, R2
 8000542:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000544:	4010      	ands	r0, r2
	MOVS	R2, 0x4
 8000546:	2204      	movs	r2, #4
	LSLS 	R2, #8
 8000548:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 800054a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800054c:	6008      	str	r0, [r1, #0]
	BX LR
 800054e:	4770      	bx	lr

08000550 <ASM_RCC_CFGR1_MCOSEL_HSI16>:
1000: Internal HSI48 clock selected
1001: MSIK clock selected
Others: reserved
*/
ASM_RCC_CFGR1_MCOSEL_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 8000550:	499b      	ldr	r1, [pc, #620]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 8000552:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 8000556:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000558:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 800055a:	220f      	movs	r2, #15
	LSLS 	R2, #24
 800055c:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 800055e:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000560:	4010      	ands	r0, r2
	MOVS	R2, 0x3
 8000562:	2203      	movs	r2, #3
	LSLS 	R2, #24
 8000564:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 8000566:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000568:	6008      	str	r0, [r1, #0]
	BX LR
 800056a:	4770      	bx	lr

0800056c <ASM_RCC_CFGR1_MCOSEL_HSE>:

ASM_RCC_CFGR1_MCOSEL_HSE:
	LDR		R1, =RCC_BASE_ADDR
 800056c:	4994      	ldr	r1, [pc, #592]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 800056e:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 8000572:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000574:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000576:	220f      	movs	r2, #15
	LSLS 	R2, #24
 8000578:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 800057a:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 800057c:	4010      	ands	r0, r2
	MOVS	R2, 0x4
 800057e:	2204      	movs	r2, #4
	LSLS 	R2, #24
 8000580:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 8000582:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000584:	6008      	str	r0, [r1, #0]
	BX LR
 8000586:	4770      	bx	lr

08000588 <ASM_RCC_CFGR1_MCOSEL_MSIS>:

ASM_RCC_CFGR1_MCOSEL_MSIS:
	LDR		R1, =RCC_BASE_ADDR
 8000588:	498d      	ldr	r1, [pc, #564]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 800058a:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 800058e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000590:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000592:	220f      	movs	r2, #15
	LSLS 	R2, #24
 8000594:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 8000596:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000598:	4010      	ands	r0, r2
	MOVS	R2, 0x2
 800059a:	2202      	movs	r2, #2
	LSLS 	R2, #24
 800059c:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 800059e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005a0:	6008      	str	r0, [r1, #0]
	BX LR
 80005a2:	4770      	bx	lr

080005a4 <ASM_RCC_CFGR1_MCOSEL_MSIK>:

ASM_RCC_CFGR1_MCOSEL_MSIK:
	LDR		R1, =RCC_BASE_ADDR
 80005a4:	4986      	ldr	r1, [pc, #536]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80005a6:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80005aa:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005ac:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80005ae:	220f      	movs	r2, #15
	LSLS 	R2, #24
 80005b0:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80005b2:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80005b4:	4010      	ands	r0, r2
	MOVS	R2, 0x9
 80005b6:	2209      	movs	r2, #9
	LSLS 	R2, #24
 80005b8:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80005ba:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005bc:	6008      	str	r0, [r1, #0]
	BX LR
 80005be:	4770      	bx	lr

080005c0 <ASM_RCC_CFGR1_MCOSEL_SYSCLK>:

ASM_RCC_CFGR1_MCOSEL_SYSCLK:
	LDR		R1, =RCC_BASE_ADDR
 80005c0:	497f      	ldr	r1, [pc, #508]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80005c2:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80005c6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005c8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80005ca:	220f      	movs	r2, #15
	LSLS 	R2, #24
 80005cc:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80005ce:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80005d0:	4010      	ands	r0, r2
	MOVS	R2, 0x1
 80005d2:	2201      	movs	r2, #1
	LSLS 	R2, #24
 80005d4:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80005d6:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005d8:	6008      	str	r0, [r1, #0]
	BX LR
 80005da:	4770      	bx	lr

080005dc <ASM_RCC_CFGR1_MCOSEL_HSI48>:

ASM_RCC_CFGR1_MCOSEL_HSI48:
	LDR		R1, =RCC_BASE_ADDR
 80005dc:	4978      	ldr	r1, [pc, #480]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80005de:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80005e2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005e4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80005e6:	220f      	movs	r2, #15
	LSLS 	R2, #24
 80005e8:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80005ea:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80005ec:	4010      	ands	r0, r2
	MOVS	R2, 0x8
 80005ee:	2208      	movs	r2, #8
	LSLS 	R2, #24
 80005f0:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80005f2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005f4:	6008      	str	r0, [r1, #0]
	BX LR
 80005f6:	4770      	bx	lr

080005f8 <RCC_CFGR1_MCOSEL_PLL1>:

RCC_CFGR1_MCOSEL_PLL1:
	LDR		R1, =RCC_BASE_ADDR
 80005f8:	4971      	ldr	r1, [pc, #452]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80005fa:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80005fe:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000600:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000602:	220f      	movs	r2, #15
	LSLS 	R2, #24
 8000604:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 8000606:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000608:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 800060a:	2205      	movs	r2, #5
	LSLS 	R2, #24
 800060c:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 800060e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000610:	6008      	str	r0, [r1, #0]
	BX LR
 8000612:	4770      	bx	lr

08000614 <ASM_RCC_CR_HSI16>:
indirectly as system clock.
0: HSI16 oscillator off
1: HSI16 oscillator on
*/
ASM_RCC_CR_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 8000614:	496a      	ldr	r1, [pc, #424]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000616:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000618:	2201      	movs	r2, #1
	LSLS 	R2, #8
 800061a:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 800061c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800061e:	6008      	str	r0, [r1, #0]
	BX LR
 8000620:	4770      	bx	lr

08000622 <ASM_RCC_CR_HSI16RDY>:
0: HSI16 oscillator not ready
1: HSI16 oscillator ready
Note: Once the HSION bit is cleared, HSIRDY goes low after six HSI16 clock cycles.
*/
ASM_RCC_CR_HSI16RDY:
	LDR		R1, =RCC_BASE_ADDR
 8000622:	4967      	ldr	r1, [pc, #412]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000624:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000626:	2201      	movs	r2, #1
	LSLS 	R2, #10
 8000628:	0292      	lsls	r2, r2, #10
	ANDS	R0, R2, R0
 800062a:	4010      	ands	r0, r2
	BX LR
 800062c:	4770      	bx	lr

0800062e <ASM_RCC_CR_HSI48>:


ASM_RCC_CR_HSI48:
	LDR		R1, =RCC_BASE_ADDR
 800062e:	4964      	ldr	r1, [pc, #400]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000630:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000632:	2201      	movs	r2, #1
	LSLS 	R2, #12
 8000634:	0312      	lsls	r2, r2, #12
	ORRS	R0, R2
 8000636:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000638:	6008      	str	r0, [r1, #0]
	BX LR
 800063a:	4770      	bx	lr

0800063c <ASM_RCC_CR_HSI48RDY>:

ASM_RCC_CR_HSI48RDY:
	LDR		R1, =RCC_BASE_ADDR
 800063c:	4960      	ldr	r1, [pc, #384]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 800063e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000640:	2201      	movs	r2, #1
	LSLS 	R2, #13
 8000642:	0352      	lsls	r2, r2, #13
	ANDS	R0, R2, R0
 8000644:	4010      	ands	r0, r2
	BX LR
 8000646:	4770      	bx	lr

08000648 <ASM_RCC_CR_SYSCLK>:

ASM_RCC_CR_SYSCLK:
	LDR		R1, =RCC_BASE_ADDR
 8000648:	495d      	ldr	r1, [pc, #372]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 800064a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800064c:	2201      	movs	r2, #1
	LSLS 	R2, #8
 800064e:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 8000650:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000652:	6008      	str	r0, [r1, #0]
	BX LR
 8000654:	4770      	bx	lr

08000656 <ASM_RCC_CR_SYSCLKRDY>:

ASM_RCC_CR_SYSCLKRDY:
	LDR		R1, =RCC_BASE_ADDR
 8000656:	495a      	ldr	r1, [pc, #360]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000658:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800065a:	2201      	movs	r2, #1
	LSLS 	R2, #10
 800065c:	0292      	lsls	r2, r2, #10
	ANDS	R0, R2, R0
 800065e:	4010      	ands	r0, r2
	BX LR
 8000660:	4770      	bx	lr

08000662 <ASM_RCC_CR_MSIK>:

ASM_RCC_CR_MSIK:
	LDR		R1, =RCC_BASE_ADDR
 8000662:	4957      	ldr	r1, [pc, #348]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000664:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000666:	2201      	movs	r2, #1
	LSLS 	R2, #4
 8000668:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 800066a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800066c:	6008      	str	r0, [r1, #0]
	BX LR
 800066e:	4770      	bx	lr

08000670 <ASM_RCC_CR_MSIKRDY>:

ASM_RCC_CR_MSIKRDY:
	LDR		R1, =RCC_BASE_ADDR
 8000670:	4953      	ldr	r1, [pc, #332]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000672:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000674:	2201      	movs	r2, #1
	LSLS 	R2, #5
 8000676:	0152      	lsls	r2, r2, #5
	ANDS	R0, R2, R0
 8000678:	4010      	ands	r0, r2
	BX LR
 800067a:	4770      	bx	lr

0800067c <ASM_RCC_CR_MSIS>:

ASM_RCC_CR_MSIS:
	LDR		R1, =RCC_BASE_ADDR
 800067c:	4950      	ldr	r1, [pc, #320]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 800067e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000680:	2201      	movs	r2, #1
	LSLS 	R2, #0
 8000682:	0012      	movs	r2, r2
	ORRS	R0, R2
 8000684:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000686:	6008      	str	r0, [r1, #0]
	BX LR
 8000688:	4770      	bx	lr

0800068a <ASM_RCC_CR_MSISRDY>:

ASM_RCC_CR_MSISRDY:
	LDR		R1, =RCC_BASE_ADDR
 800068a:	494d      	ldr	r1, [pc, #308]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 800068c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800068e:	2201      	movs	r2, #1
	LSLS 	R2, #2
 8000690:	0092      	lsls	r2, r2, #2
	ANDS	R0, R2, R0
 8000692:	4010      	ands	r0, r2
	BX LR
 8000694:	4770      	bx	lr

08000696 <ASM_RCC_CR_HSE>:

ASM_RCC_CR_HSE:
	LDR		R1, =RCC_BASE_ADDR
 8000696:	494a      	ldr	r1, [pc, #296]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000698:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800069a:	2201      	movs	r2, #1
	LSLS 	R2, #16
 800069c:	0412      	lsls	r2, r2, #16
	ORRS	R0, R2
 800069e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006a0:	6008      	str	r0, [r1, #0]
	BX LR
 80006a2:	4770      	bx	lr

080006a4 <ASM_RCC_CR_HSERDY>:

ASM_RCC_CR_HSERDY:
	LDR		R1, =RCC_BASE_ADDR
 80006a4:	4946      	ldr	r1, [pc, #280]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80006a6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80006a8:	2201      	movs	r2, #1
	LSLS 	R2, #17
 80006aa:	0452      	lsls	r2, r2, #17
	ANDS	R0, R2, R0
 80006ac:	4010      	ands	r0, r2
	BX LR
 80006ae:	4770      	bx	lr

080006b0 <ASM_RCC_CR_PLL1>:

ASM_RCC_CR_PLL1:
	LDR		R1, =RCC_BASE_ADDR
 80006b0:	4943      	ldr	r1, [pc, #268]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80006b2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80006b4:	2201      	movs	r2, #1
	LSLS 	R2, #24
 80006b6:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80006b8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006ba:	6008      	str	r0, [r1, #0]
	BX LR
 80006bc:	4770      	bx	lr

080006be <ASM_RCC_CR_PLL1RDY>:

ASM_RCC_CR_PLL1RDY:
	LDR		R1, =RCC_BASE_ADDR
 80006be:	4940      	ldr	r1, [pc, #256]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80006c0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80006c2:	2201      	movs	r2, #1
	LSLS 	R2, #25
 80006c4:	0652      	lsls	r2, r2, #25
	ANDS	R0, R2, R0
 80006c6:	4010      	ands	r0, r2
	BX LR
 80006c8:	4770      	bx	lr

080006ca <ASM_RCC_PLL1CFGR_PLL1SRC_HSI16>:
01: MSIS clock selected as PLL1 clock entry
10: HSI16 clock selected as PLL1 clock entry
11: HSE clock selected as PLL1 clock entry
*/
ASM_RCC_PLL1CFGR_PLL1SRC_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 80006ca:	493d      	ldr	r1, [pc, #244]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 80006cc:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 80006d0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80006d2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 80006d4:	2203      	movs	r2, #3
	MVNS	R2, R2
 80006d6:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80006d8:	4010      	ands	r0, r2
	MOVS	R2, #0x2
 80006da:	2202      	movs	r2, #2
	ORRS	R0, R2
 80006dc:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006de:	6008      	str	r0, [r1, #0]
	BX LR
 80006e0:	4770      	bx	lr

080006e2 <ASM_RCC_PLL1CFGR_PLL1PEN>:
power, PLL1PEN and PLL1P bits must be set to 0 when pll1_p_ck is not used.
0: pll1_p_ck output disabled
1: pll1_p_ck output enabled
*/
ASM_RCC_PLL1CFGR_PLL1PEN:
	LDR		R1, =RCC_BASE_ADDR
 80006e2:	4937      	ldr	r1, [pc, #220]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 80006e4:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 80006e8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80006ea:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0x1
 80006ec:	2201      	movs	r2, #1
	LSLS 	R2, #16
 80006ee:	0412      	lsls	r2, r2, #16
	ORRS	R0, R2
 80006f0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006f2:	6008      	str	r0, [r1, #0]
	BX LR
 80006f4:	4770      	bx	lr

080006f6 <ASM_RCC_PLL1CFGR_PLL1QEN>:

ASM_RCC_PLL1CFGR_PLL1QEN:
	LDR		R1, =RCC_BASE_ADDR
 80006f6:	4932      	ldr	r1, [pc, #200]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 80006f8:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 80006fc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80006fe:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0x1
 8000700:	2201      	movs	r2, #1
	LSLS 	R2, #17
 8000702:	0452      	lsls	r2, r2, #17
	ORRS	R0, R2
 8000704:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000706:	6008      	str	r0, [r1, #0]
	BX LR
 8000708:	4770      	bx	lr

0800070a <ASM_RCC_PLL1CFGR_PLL1REN>:

ASM_RCC_PLL1CFGR_PLL1REN:
	LDR		R1, =RCC_BASE_ADDR
 800070a:	492d      	ldr	r1, [pc, #180]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 800070c:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000710:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000712:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0x1
 8000714:	2201      	movs	r2, #1
	LSLS 	R2, #18
 8000716:	0492      	lsls	r2, r2, #18
	ORRS	R0, R2
 8000718:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800071a:	6008      	str	r0, [r1, #0]
	BX LR
 800071c:	4770      	bx	lr

0800071e <ASM_RCC_PLL1CFGR_PLL1M_3>:
0010: division by 3
...
1111: division by 16
*/
ASM_RCC_PLL1CFGR_PLL1M_3:
	LDR		R1, =RCC_BASE_ADDR
 800071e:	4928      	ldr	r1, [pc, #160]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 8000720:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000724:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000726:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0xf
 8000728:	220f      	movs	r2, #15
	LSLS 	R2, #8
 800072a:	0212      	lsls	r2, r2, #8
	MVNS	R2, R2
 800072c:	43d2      	mvns	r2, r2
	ANDS 	R0, R2	//clear bits
 800072e:	4010      	ands	r0, r2
	MOVS	R2, #2
 8000730:	2202      	movs	r2, #2
	LSLS	R2, #8
 8000732:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 8000734:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000736:	6008      	str	r0, [r1, #0]
	BX LR
 8000738:	4770      	bx	lr

0800073a <ASM_RCC_PLL1DIVR_PLL1N_4>:
PLL1N between 4 and 512
â€“
input frequency Fref1_ck between 4 and 16 MHz
*/
ASM_RCC_PLL1DIVR_PLL1N_4:
	LDR		R1, =RCC_BASE_ADDR
 800073a:	4921      	ldr	r1, [pc, #132]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1DIVR_OFFSET
 800073c:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 8000740:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000742:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, #0xf	//1111
 8000744:	230f      	movs	r3, #15
	LSLS 	R2, R3, #4	//11110000
 8000746:	011a      	lsls	r2, r3, #4
	ORRS	R2, R3		//11111111
 8000748:	431a      	orrs	r2, r3
	LSLS	R2, #2		//1111111100
 800074a:	0092      	lsls	r2, r2, #2
	ORRS	R2, 0x3
 800074c:	f052 0203 	orrs.w	r2, r2, #3
	MVNS	R2, R2
 8000750:	43d2      	mvns	r2, r2
	ANDS 	R0, R2		//clear 8 bits
 8000752:	4010      	ands	r0, r2
	MOVS	R3, #0x003
 8000754:	2303      	movs	r3, #3
	ORRS	R0, R3
 8000756:	4318      	orrs	r0, r3
	STR		R0, [R1]
 8000758:	6008      	str	r0, [r1, #0]
	BX LR
 800075a:	4770      	bx	lr

0800075c <ASM_RCC_PLL1DIVR_PLL1N_5>:

ASM_RCC_PLL1DIVR_PLL1N_5:
	LDR		R1, =RCC_BASE_ADDR
 800075c:	4918      	ldr	r1, [pc, #96]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1DIVR_OFFSET
 800075e:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 8000762:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000764:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, #0xf	//1111
 8000766:	230f      	movs	r3, #15
	LSLS 	R2, R3, #4	//11110000
 8000768:	011a      	lsls	r2, r3, #4
	ORRS	R2, R3		//11111111
 800076a:	431a      	orrs	r2, r3
	LSLS	R2, #2		//1111111100
 800076c:	0092      	lsls	r2, r2, #2
	ORRS	R2, 0x3
 800076e:	f052 0203 	orrs.w	r2, r2, #3
	MVNS	R2, R2
 8000772:	43d2      	mvns	r2, r2
	ANDS 	R0, R2		//clear 8 bits
 8000774:	4010      	ands	r0, r2
	MOVS	R3, #0x004
 8000776:	2304      	movs	r3, #4
	ORRS	R0, R3
 8000778:	4318      	orrs	r0, r3
	STR		R0, [R1]
 800077a:	6008      	str	r0, [r1, #0]
	BX LR
 800077c:	4770      	bx	lr

0800077e <ASM_RCC_PLL1DIVR_PLL1N_6>:

ASM_RCC_PLL1DIVR_PLL1N_6:
	LDR		R1, =RCC_BASE_ADDR
 800077e:	4910      	ldr	r1, [pc, #64]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1DIVR_OFFSET
 8000780:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 8000784:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000786:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, #0xf	//1111
 8000788:	230f      	movs	r3, #15
	LSLS 	R2, R3, #4	//11110000
 800078a:	011a      	lsls	r2, r3, #4
	ORRS	R2, R3		//11111111
 800078c:	431a      	orrs	r2, r3
	LSLS	R2, #2		//1111111100
 800078e:	0092      	lsls	r2, r2, #2
	ORRS	R2, 0x3
 8000790:	f052 0203 	orrs.w	r2, r2, #3
	MVNS	R2, R2
 8000794:	43d2      	mvns	r2, r2
	ANDS 	R0, R2		//clear 8 bits
 8000796:	4010      	ands	r0, r2
	MOVS	R3, #0x005
 8000798:	2305      	movs	r3, #5
	ORRS	R0, R3
 800079a:	4318      	orrs	r0, r3
	STR		R0, [R1]
 800079c:	6008      	str	r0, [r1, #0]
	BX LR
 800079e:	4770      	bx	lr

080007a0 <ASM_RCC_CFGR1_SW_PLL1>:
01: HSI16 selected as system clock
10: HSE selected as system clock
11: PLL pll1_r_ck selected as system clock
*/
ASM_RCC_CFGR1_SW_PLL1:
	LDR		R1, =RCC_BASE_ADDR
 80007a0:	4907      	ldr	r1, [pc, #28]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80007a2:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80007a6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80007a8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 80007aa:	2203      	movs	r2, #3
	ORRS	R0, R2
 80007ac:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007ae:	6008      	str	r0, [r1, #0]
	BX LR
 80007b0:	4770      	bx	lr

080007b2 <ASM_RCC_CFGR1_SWS>:

ASM_RCC_CFGR1_SWS:
	LDR		R1, =RCC_BASE_ADDR
 80007b2:	4903      	ldr	r1, [pc, #12]	@ (80007c0 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80007b4:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80007b8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80007ba:	6808      	ldr	r0, [r1, #0]
	BX LR
 80007bc:	4770      	bx	lr
 80007be:	0000      	.short	0x0000
	LDR		R1, =RCC_BASE_ADDR
 80007c0:	46020c00 	.word	0x46020c00

080007c4 <ASM_SPI_IER_EOTIE_Set>:
.equ SPI_UDRDR_OFFSET,		0x4C

//SPI_CR2

ASM_SPI_IER_EOTIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 80007c4:	49c2      	ldr	r1, [pc, #776]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 80007c6:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 80007ca:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80007cc:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007ce:	2201      	movs	r2, #1
	LSLS	R2, #3
 80007d0:	00d2      	lsls	r2, r2, #3
	ORRS	R0, R2
 80007d2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007d4:	6008      	str	r0, [r1, #0]
	BX LR
 80007d6:	4770      	bx	lr

080007d8 <ASM_SPI_IER_TXPIE_Set>:

ASM_SPI_IER_TXPIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 80007d8:	49bd      	ldr	r1, [pc, #756]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 80007da:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 80007de:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80007e0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007e2:	2201      	movs	r2, #1
	LSLS	R2, #1
 80007e4:	0052      	lsls	r2, r2, #1
	ORRS	R0, R2
 80007e6:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007e8:	6008      	str	r0, [r1, #0]
	BX LR
 80007ea:	4770      	bx	lr

080007ec <ASM_SPI_IER_RXPIE_Set>:
Bit 0 RXPIE: RXP interrupt enable
0: RXP interrupt disabled
1: RXP interrupt enabled
*/
ASM_SPI_IER_RXPIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 80007ec:	49b8      	ldr	r1, [pc, #736]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 80007ee:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 80007f2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80007f4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007f6:	2201      	movs	r2, #1
	ORRS	R0, R2
 80007f8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007fa:	6008      	str	r0, [r1, #0]
	BX LR
 80007fc:	4770      	bx	lr

080007fe <ASM_SPI_IER_TXTFIE_Set>:



ASM_SPI_IER_TXTFIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 80007fe:	49b4      	ldr	r1, [pc, #720]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 8000800:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000804:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000806:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000808:	2201      	movs	r2, #1
	LSLS	R2, #4
 800080a:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 800080c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800080e:	6008      	str	r0, [r1, #0]
	BX LR
 8000810:	4770      	bx	lr

08000812 <ASM_SPI_SR_Get>:

ASM_SPI_SR_Get:
	LDR		R1, =SPI_BASE_ADDR
 8000812:	49af      	ldr	r1, [pc, #700]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_SR_OFFSET
 8000814:	f04f 0214 	mov.w	r2, #20
	ADDS	R1, R2
 8000818:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800081a:	6808      	ldr	r0, [r1, #0]
	BX LR
 800081c:	4770      	bx	lr

0800081e <ASM_SPI_IFCR_EOTC_Clear>:

ASM_SPI_IFCR_EOTC_Clear:
	LDR		R1, =SPI_BASE_ADDR
 800081e:	49ac      	ldr	r1, [pc, #688]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IFCR_OFFSET
 8000820:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000824:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000826:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000828:	2201      	movs	r2, #1
	LSLS	R2, #3
 800082a:	00d2      	lsls	r2, r2, #3
	ORRS 	R0, R2
 800082c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800082e:	6008      	str	r0, [r1, #0]
	BX LR
 8000830:	4770      	bx	lr

08000832 <ASM_SPI_IFCR_OVRC>:

ASM_SPI_IFCR_OVRC:
	LDR		R1, =SPI_BASE_ADDR
 8000832:	49a7      	ldr	r1, [pc, #668]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IFCR_OFFSET
 8000834:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000838:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800083a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800083c:	2201      	movs	r2, #1
	LSLS	R2, #6
 800083e:	0192      	lsls	r2, r2, #6
	ORRS 	R0, R2
 8000840:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000842:	6008      	str	r0, [r1, #0]
	BX LR
 8000844:	4770      	bx	lr

08000846 <ASM_SPI_IFCR_TXTFC>:

ASM_SPI_IFCR_TXTFC:
	LDR		R1, =SPI_BASE_ADDR
 8000846:	49a2      	ldr	r1, [pc, #648]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_IFCR_OFFSET
 8000848:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 800084c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800084e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000850:	2201      	movs	r2, #1
	LSLS	R2, #4
 8000852:	0112      	lsls	r2, r2, #4
	ORRS 	R0, R2
 8000854:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000856:	6008      	str	r0, [r1, #0]
	BX LR
 8000858:	4770      	bx	lr

0800085a <ASM_SPI_CR2_TSIZE>:

ASM_SPI_CR2_TSIZE:
	LDR		R1, =SPI_BASE_ADDR
 800085a:	499d      	ldr	r1, [pc, #628]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CR2_OFFSET
 800085c:	f04f 0204 	mov.w	r2, #4
	ADDS	R1, R2
 8000860:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000862:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #2 //16
 8000864:	2202      	movs	r2, #2
	ORRS 	R0, R2
 8000866:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000868:	6008      	str	r0, [r1, #0]
	BX LR
 800086a:	4770      	bx	lr

0800086c <ASM_SPI_CFG2_MASTER_Set>:


ASM_SPI_CFG2_MASTER_Set:
	LDR		R1, =SPI_BASE_ADDR
 800086c:	4998      	ldr	r1, [pc, #608]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 800086e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000872:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000874:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000876:	2201      	movs	r2, #1
	LSLS	R2, #22
 8000878:	0592      	lsls	r2, r2, #22
	ORRS	R0, R2
 800087a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800087c:	6008      	str	r0, [r1, #0]
	BX LR
 800087e:	4770      	bx	lr

08000880 <ASM_SPI_CFG2_COMM_Full_Duplex>:


ASM_SPI_CFG2_COMM_Full_Duplex:
	LDR		R1, =SPI_BASE_ADDR
 8000880:	4993      	ldr	r1, [pc, #588]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000882:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000886:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000888:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 800088a:	2203      	movs	r2, #3
	LSLS	R2, #17
 800088c:	0452      	lsls	r2, r2, #17
	MVNS	R2, R2
 800088e:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000890:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000892:	6008      	str	r0, [r1, #0]
	BX LR
 8000894:	4770      	bx	lr

08000896 <ASM_SPI_CFG2_CPOL_0>:

ASM_SPI_CFG2_CPOL_0:
	LDR		R1, =SPI_BASE_ADDR
 8000896:	498e      	ldr	r1, [pc, #568]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000898:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 800089c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800089e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80008a0:	2201      	movs	r2, #1
	LSLS	R2, #25
 80008a2:	0652      	lsls	r2, r2, #25
	MVNS	R2, R2
 80008a4:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 80008a6:	4010      	ands	r0, r2
	STR		R0, [R1]
 80008a8:	6008      	str	r0, [r1, #0]
	BX LR
 80008aa:	4770      	bx	lr

080008ac <ASM_SPI_CFG2_CPOL_1>:

ASM_SPI_CFG2_CPOL_1:
	LDR		R1, =SPI_BASE_ADDR
 80008ac:	4988      	ldr	r1, [pc, #544]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80008ae:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80008b2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008b4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80008b6:	2201      	movs	r2, #1
	LSLS	R2, #25
 80008b8:	0652      	lsls	r2, r2, #25
	ORRS 	R0, R2
 80008ba:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80008bc:	6008      	str	r0, [r1, #0]
	BX LR
 80008be:	4770      	bx	lr

080008c0 <ASM_SPI_CFG2_CPHA_0>:

ASM_SPI_CFG2_CPHA_0:
	LDR		R1, =SPI_BASE_ADDR
 80008c0:	4983      	ldr	r1, [pc, #524]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80008c2:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80008c6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008c8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80008ca:	2201      	movs	r2, #1
	LSLS	R2, #24
 80008cc:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80008ce:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 80008d0:	4010      	ands	r0, r2
	STR		R0, [R1]
 80008d2:	6008      	str	r0, [r1, #0]
	BX LR
 80008d4:	4770      	bx	lr

080008d6 <ASM_SPI_CFG2_SSM_0>:

//Hardware SS management (SSM = 0)
ASM_SPI_CFG2_SSM_0:
	LDR		R1, =SPI_BASE_ADDR
 80008d6:	497e      	ldr	r1, [pc, #504]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80008d8:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80008dc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008de:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80008e0:	2201      	movs	r2, #1
	LSLS	R2, #26
 80008e2:	0692      	lsls	r2, r2, #26
	MVNS	R2, R2
 80008e4:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 80008e6:	4010      	ands	r0, r2
	STR		R0, [R1]
 80008e8:	6008      	str	r0, [r1, #0]
	BX LR
 80008ea:	4770      	bx	lr

080008ec <ASM_SPI_CFG2_SSM_1>:

ASM_SPI_CFG2_SSM_1:
	LDR		R1, =SPI_BASE_ADDR
 80008ec:	4978      	ldr	r1, [pc, #480]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80008ee:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80008f2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008f4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80008f6:	2201      	movs	r2, #1
	LSLS	R2, #26
 80008f8:	0692      	lsls	r2, r2, #26
	ORRS 	R0, R2
 80008fa:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80008fc:	6008      	str	r0, [r1, #0]
	BX LR
 80008fe:	4770      	bx	lr

08000900 <ASM_SPI_CFG2_SSOE_1>:

//SS output enable (SSOE = 1):
ASM_SPI_CFG2_SSOE_1:
	LDR		R1, =SPI_BASE_ADDR
 8000900:	4973      	ldr	r1, [pc, #460]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000902:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000906:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000908:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800090a:	2201      	movs	r2, #1
	LSLS	R2, #29
 800090c:	0752      	lsls	r2, r2, #29
	ORRS 	R0, R2
 800090e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000910:	6008      	str	r0, [r1, #0]
	BX LR
 8000912:	4770      	bx	lr

08000914 <ASM_SPI_CFG1_DSIZE_8>:



//SPI_CFG1 Bits 4:0 DSIZE[4:0]: number of bits in at single SPI data frame
ASM_SPI_CFG1_DSIZE_8:
	BX LR
 8000914:	4770      	bx	lr

08000916 <ASM_SPI_CFG1_FTHLV_2>:
0001: 2-data
0010: 3-data
0011: 4-data
*/
ASM_SPI_CFG1_FTHLV_2:
	LDR		R1, =SPI_BASE_ADDR
 8000916:	496e      	ldr	r1, [pc, #440]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000918:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 800091c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800091e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000920:	220f      	movs	r2, #15
	LSLS	R2, #5
 8000922:	0152      	lsls	r2, r2, #5
	MVNS	R2, R2
 8000924:	43d2      	mvns	r2, r2
	ANDS 	R0, R2	//clear bits
 8000926:	4010      	ands	r0, r2
	MOVS	R2, 0x7
 8000928:	2207      	movs	r2, #7
	LSLS	R2, #5
 800092a:	0152      	lsls	r2, r2, #5
	ORRS 	R0, R2
 800092c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800092e:	6008      	str	r0, [r1, #0]
	BX LR
 8000930:	4770      	bx	lr

08000932 <ASM_SPI_CFG2_SSOM_1>:

//Bit 30 SSOM: SS output management in Master mode
//0: SS is kept at active level till data transfer is completed, it becomes inactive with EOT flag
//1: SPI data frames are interleaved with SS non active pulses when MIDI[3:0]>1
ASM_SPI_CFG2_SSOM_1:
	LDR		R1, =SPI_BASE_ADDR
 8000932:	4967      	ldr	r1, [pc, #412]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000934:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000938:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800093a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800093c:	2201      	movs	r2, #1
	LSLS	R2, #30
 800093e:	0792      	lsls	r2, r2, #30
	ORRS 	R0, R2
 8000940:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000942:	6008      	str	r0, [r1, #0]
	BX LR
 8000944:	4770      	bx	lr

08000946 <ASM_SPI_CFG2_SSOM_0>:

ASM_SPI_CFG2_SSOM_0:
	LDR		R1, =SPI_BASE_ADDR
 8000946:	4962      	ldr	r1, [pc, #392]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000948:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 800094c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800094e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000950:	2201      	movs	r2, #1
	LSLS	R2, #30
 8000952:	0792      	lsls	r2, r2, #30
	MVNS	R2, R2
 8000954:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000956:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000958:	6008      	str	r0, [r1, #0]
	BX LR
 800095a:	4770      	bx	lr

0800095c <ASM_SPI_CFG2_MIDI_Set>:
//0000: no delay
//0001: 1 clock cycle period delay
//...
//1111: 15 clock cycle periods delay
ASM_SPI_CFG2_MIDI_Set:
	BX LR
 800095c:	4770      	bx	lr

0800095e <ASM_SPI_CFG2_MSSI_Set>:
//0000: no extra delay
//0001: 1 clock cycle period delay added
//...
//1111: 15 clock cycle periods delay added
ASM_SPI_CFG2_MSSI_Set:
	BX LR
 800095e:	4770      	bx	lr

08000960 <ASM_SPI_CFG1_MBR_4>:
//110: SPI master clock/128
//111: SPI master clock/256


ASM_SPI_CFG1_MBR_4:
	LDR		R1, =SPI_BASE_ADDR
 8000960:	495b      	ldr	r1, [pc, #364]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000962:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000966:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000968:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 800096a:	2207      	movs	r2, #7
	LSLS	R2, #28
 800096c:	0712      	lsls	r2, r2, #28
	MVNS	R2, R2 //clear bits
 800096e:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000970:	4010      	ands	r0, r2
	MOVS	R2, #1
 8000972:	2201      	movs	r2, #1
	LSLS	R2, #28
 8000974:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000976:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000978:	6008      	str	r0, [r1, #0]
	BX LR
 800097a:	4770      	bx	lr

0800097c <ASM_SPI_CFG1_MBR_256>:

ASM_SPI_CFG1_MBR_256:
	LDR		R1, =SPI_BASE_ADDR
 800097c:	4954      	ldr	r1, [pc, #336]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 800097e:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000982:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000984:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000986:	2207      	movs	r2, #7
	LSLS	R2, #28
 8000988:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 800098a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800098c:	6008      	str	r0, [r1, #0]
	BX LR
 800098e:	4770      	bx	lr

08000990 <ASM_SPI_CFG1_MBR_64>:

ASM_SPI_CFG1_MBR_64:
	LDR		R1, =SPI_BASE_ADDR
 8000990:	494f      	ldr	r1, [pc, #316]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000992:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000996:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000998:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x5
 800099a:	2205      	movs	r2, #5
	LSLS	R2, #28
 800099c:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 800099e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80009a0:	6008      	str	r0, [r1, #0]
	BX LR
 80009a2:	4770      	bx	lr

080009a4 <ASM_SPI_CFG1_BPASS_0>:

//Bit 31 BPASS: bypass of the prescaler at master baud rate clock generator
//0: bypass is disabled
//1: bypass is enabled
ASM_SPI_CFG1_BPASS_0:
	LDR		R1, =SPI_BASE_ADDR
 80009a4:	494a      	ldr	r1, [pc, #296]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 80009a6:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 80009aa:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009ac:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009ae:	2201      	movs	r2, #1
	LSLS	R2, #31
 80009b0:	07d2      	lsls	r2, r2, #31
	MVNS	R2, R2
 80009b2:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 80009b4:	4010      	ands	r0, r2
	STR		R0, [R1]
 80009b6:	6008      	str	r0, [r1, #0]
	BX LR
 80009b8:	4770      	bx	lr

080009ba <ASM_SPI_CFG1_BPASS_1>:

ASM_SPI_CFG1_BPASS_1:
	LDR		R1, =SPI_BASE_ADDR
 80009ba:	4945      	ldr	r1, [pc, #276]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 80009bc:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 80009c0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009c2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009c4:	2201      	movs	r2, #1
	LSLS	R2, #31
 80009c6:	07d2      	lsls	r2, r2, #31
	ORRS 	R0, R2
 80009c8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80009ca:	6008      	str	r0, [r1, #0]
	BX LR
 80009cc:	4770      	bx	lr

080009ce <ASM_SPI_CFG2_LSBFRST_MSB>:

ASM_SPI_CFG2_LSBFRST_MSB:
	LDR		R1, =SPI_BASE_ADDR
 80009ce:	4940      	ldr	r1, [pc, #256]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80009d0:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80009d4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009d6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009d8:	2201      	movs	r2, #1
	LSLS	R2, #23
 80009da:	05d2      	lsls	r2, r2, #23
	MVNS	R2, R2
 80009dc:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 80009de:	4010      	ands	r0, r2
	STR		R0, [R1]
 80009e0:	6008      	str	r0, [r1, #0]
	BX LR
 80009e2:	4770      	bx	lr

080009e4 <ASM_SPI_CFG2_LSBFRST_LSB>:

ASM_SPI_CFG2_LSBFRST_LSB:
	LDR		R1, =SPI_BASE_ADDR
 80009e4:	493a      	ldr	r1, [pc, #232]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80009e6:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80009ea:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009ec:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009ee:	2201      	movs	r2, #1
	LSLS	R2, #23
 80009f0:	05d2      	lsls	r2, r2, #23
	ORRS 	R0, R2
 80009f2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80009f4:	6008      	str	r0, [r1, #0]
	BX LR
 80009f6:	4770      	bx	lr

080009f8 <ASM_SPI_CFG2_AFCNTR_1>:
//Bit 31 AFCNTR: alternate function GPIOs control
//This bit is taken into account when SPE = 0 only
//0: The peripheral takes no control of GPIOs while it is disabled
//1: The peripheral keeps always control of all associated GPIOs
ASM_SPI_CFG2_AFCNTR_1:
	LDR		R1, =SPI_BASE_ADDR
 80009f8:	4935      	ldr	r1, [pc, #212]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80009fa:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80009fe:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a00:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a02:	2201      	movs	r2, #1
	LSLS	R2, #31
 8000a04:	07d2      	lsls	r2, r2, #31
	ORRS 	R0, R2
 8000a06:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a08:	6008      	str	r0, [r1, #0]
	BX LR
 8000a0a:	4770      	bx	lr

08000a0c <ASM_SPI_CR1_SPE_1>:
//Bit 0 SPE: serial peripheral enable
//This bit is set by and cleared by software.
//0: Serial peripheral disabled.
//1: Serial peripheral enabled
ASM_SPI_CR1_SPE_1:
	LDR		R1, =SPI_BASE_ADDR
 8000a0c:	4930      	ldr	r1, [pc, #192]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000a0e:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000a12:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a14:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a16:	2201      	movs	r2, #1
	LSLS	R2, #0
 8000a18:	0012      	movs	r2, r2
	ORRS 	R0, R2
 8000a1a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a1c:	6008      	str	r0, [r1, #0]
	BX LR
 8000a1e:	4770      	bx	lr

08000a20 <ASM_SPI_CR1_SPE_0>:

ASM_SPI_CR1_SPE_0:
	LDR		R1, =SPI_BASE_ADDR
 8000a20:	492b      	ldr	r1, [pc, #172]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000a22:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000a26:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a28:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a2a:	2201      	movs	r2, #1
	LSLS	R2, #0
 8000a2c:	0012      	movs	r2, r2
	MVNS 	R2, R2
 8000a2e:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000a30:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000a32:	6008      	str	r0, [r1, #0]
	BX LR
 8000a34:	4770      	bx	lr

08000a36 <ASM_SPI_CR1_CSTART_1>:
//cleared by hardware when end of transfer (EOT) flag is set or when a transaction suspend
//request is accepted.
//0: master transfer is at idle
//1: master transfer is ongoing or temporary suspended by automatic suspend
ASM_SPI_CR1_CSTART_1:
	LDR		R1, =SPI_BASE_ADDR
 8000a36:	4926      	ldr	r1, [pc, #152]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000a38:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000a3c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a3e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a40:	2201      	movs	r2, #1
	LSLS	R2, #9
 8000a42:	0252      	lsls	r2, r2, #9
	ORRS 	R0, R2
 8000a44:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a46:	6008      	str	r0, [r1, #0]
	BX LR
 8000a48:	4770      	bx	lr

08000a4a <ASM_SPI_CR1_SSI_1>:

//Bit 12 SSI: internal SS signal input level
//This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the
//peripheral SS input internally and the I/O value of the SS pin is ignored.
ASM_SPI_CR1_SSI_1:
	LDR		R1, =SPI_BASE_ADDR
 8000a4a:	4921      	ldr	r1, [pc, #132]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000a4c:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000a50:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a52:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a54:	2201      	movs	r2, #1
	LSLS	R2, #12
 8000a56:	0312      	lsls	r2, r2, #12
	ORRS 	R0, R2
 8000a58:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a5a:	6008      	str	r0, [r1, #0]
	BX LR
 8000a5c:	4770      	bx	lr

08000a5e <ASM_SPI_CR1_SSI_0>:

ASM_SPI_CR1_SSI_0:
	LDR		R1, =SPI_BASE_ADDR
 8000a5e:	491c      	ldr	r1, [pc, #112]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000a60:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000a64:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a66:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a68:	2201      	movs	r2, #1
	LSLS	R2, #12
 8000a6a:	0312      	lsls	r2, r2, #12
	MVNS	R2, R2
 8000a6c:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000a6e:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000a70:	6008      	str	r0, [r1, #0]
	BX LR
 8000a72:	4770      	bx	lr

08000a74 <ASM_SPI_TXDR_Set>:



ASM_SPI_TXDR_Set:
	LDR		R1, =SPI_BASE_ADDR
 8000a74:	4916      	ldr	r1, [pc, #88]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_TXDR_OFFSET
 8000a76:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000a7a:	1889      	adds	r1, r1, r2
	LDR		R3, [R1]
 8000a7c:	680b      	ldr	r3, [r1, #0]
	ORRS 	R3, R0
 8000a7e:	4303      	orrs	r3, r0
	STR		R3, [R1]
 8000a80:	600b      	str	r3, [r1, #0]
	BX LR
 8000a82:	4770      	bx	lr

08000a84 <ASM_SPI_RXDR_Get>:

ASM_SPI_RXDR_Get:
	LDR		R1, =SPI_BASE_ADDR
 8000a84:	4912      	ldr	r1, [pc, #72]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_RXDR_OFFSET
 8000a86:	f04f 0230 	mov.w	r2, #48	@ 0x30
	ADDS	R1, R2
 8000a8a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a8c:	6808      	ldr	r0, [r1, #0]
	BX LR
 8000a8e:	4770      	bx	lr

08000a90 <ASM_SPI_CFG2_SSIOP_0>:
 * SSIOP: SS input/output polarity.
 * 0: low level is active for SS signal
 * 1: high level is active for SS signal
 */
ASM_SPI_CFG2_SSIOP_0:
	LDR		R1, =SPI_BASE_ADDR
 8000a90:	490f      	ldr	r1, [pc, #60]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a92:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a96:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a98:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a9a:	2201      	movs	r2, #1
	LSLS	R2, #28
 8000a9c:	0712      	lsls	r2, r2, #28
	MVNS	R2, R2
 8000a9e:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000aa0:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000aa2:	6008      	str	r0, [r1, #0]
	BX LR
 8000aa4:	4770      	bx	lr

08000aa6 <ASM_SPI_CFG2_SSIOP_1>:

ASM_SPI_CFG2_SSIOP_1:
	LDR		R1, =SPI_BASE_ADDR
 8000aa6:	490a      	ldr	r1, [pc, #40]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000aa8:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000aac:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000aae:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000ab0:	2201      	movs	r2, #1
	LSLS	R2, #28
 8000ab2:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000ab4:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000ab6:	6008      	str	r0, [r1, #0]
	BX LR
 8000ab8:	4770      	bx	lr

08000aba <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY>:

ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY:
	LDR		R1, =SPI_BASE_ADDR
 8000aba:	4905      	ldr	r1, [pc, #20]	@ (8000ad0 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000abc:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000ac0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ac2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000ac4:	2201      	movs	r2, #1
	LSLS	R2, #13
 8000ac6:	0352      	lsls	r2, r2, #13
	ORRS 	R0, R2
 8000ac8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000aca:	6008      	str	r0, [r1, #0]
	BX LR
 8000acc:	4770      	bx	lr
 8000ace:	0000      	.short	0x0000
	LDR		R1, =SPI_BASE_ADDR
 8000ad0:	40013000 	.word	0x40013000

08000ad4 <TIM8_Set_PSC_Value>:
//.equ	PRESCALER, 	0x32c7 	//15999
//.equ	ARRCOUNTTO, 0x3E7	//999	--0.000025
//.equ	CCRCOUNTTO, 0x3E7 // 999

TIM8_Set_PSC_Value:
	LDR		R1, =TIM8_BASE_OFFSET
 8000ad4:	495b      	ldr	r1, [pc, #364]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_PSC_OFFSET
 8000ad6:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000ada:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000adc:	6808      	ldr	r0, [r1, #0]
	LDR		R2, =PRESCALER
 8000ade:	f640 729f 	movw	r2, #3999	@ 0xf9f
	ORRS	R0, R2
 8000ae2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000ae4:	6008      	str	r0, [r1, #0]
	BX LR
 8000ae6:	4770      	bx	lr

08000ae8 <TIM8_Set_ARR_Value>:

//Auto-Reload Register (TIMx_ARR)
TIM8_Set_ARR_Value:
	LDR		R1, =TIM8_BASE_OFFSET
 8000ae8:	4956      	ldr	r1, [pc, #344]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_ARR_OFFSET
 8000aea:	f04f 022c 	mov.w	r2, #44	@ 0x2c
	ADDS	R1, R2
 8000aee:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000af0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x0
 8000af2:	2200      	movs	r2, #0
	ANDS	R0, R2
 8000af4:	4010      	ands	r0, r2
	LDR		R2, =ARRCOUNTTO
 8000af6:	f240 32e7 	movw	r2, #999	@ 0x3e7
	ORRS	R0, R2
 8000afa:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000afc:	6008      	str	r0, [r1, #0]
	BX LR
 8000afe:	4770      	bx	lr

08000b00 <TIM8_Clear_UIF_Flag>:

TIM8_Clear_UIF_Flag:
	LDR		R1, =TIM8_BASE_OFFSET
 8000b00:	4950      	ldr	r1, [pc, #320]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_SR_OFFSET
 8000b02:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000b06:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b08:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000b0a:	2201      	movs	r2, #1
	MVNS	R2, R2
 8000b0c:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000b0e:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000b10:	6008      	str	r0, [r1, #0]
	BX LR
 8000b12:	4770      	bx	lr

08000b14 <TIM8_Set_CCnS_To_Channel_Output>:

TIM8_Set_CCnS_To_Channel_Output:
	LDR		R1, =TIM8_BASE_OFFSET
 8000b14:	494b      	ldr	r1, [pc, #300]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCMR1_OFFSET
 8000b16:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000b1a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b1c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000b1e:	2203      	movs	r2, #3
	LSLS	R2, #0
 8000b20:	0012      	movs	r2, r2
	MVNS	R2, R2
 8000b22:	43d2      	mvns	r2, r2
	ANDS	R0, R2		//clear bits 0,1
 8000b24:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000b26:	6008      	str	r0, [r1, #0]
	BX LR
 8000b28:	4770      	bx	lr

08000b2a <TIM8_Set_DITHEN_False>:

TIM8_Set_DITHEN_False:
	LDR		R1, =TIM8_BASE_OFFSET
 8000b2a:	4946      	ldr	r1, [pc, #280]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR1_OFFSET
 8000b2c:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000b30:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b32:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000b34:	2201      	movs	r2, #1
	LSLS	R2, #12
 8000b36:	0312      	lsls	r2, r2, #12
	MVNS	R2, R2
 8000b38:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000b3a:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000b3c:	6008      	str	r0, [r1, #0]
	BX LR
 8000b3e:	4770      	bx	lr

08000b40 <TIM8_Set_CCRn_WaveGen_Value>:

TIM8_Set_CCRn_WaveGen_Value:
	LDR		R1, =TIM8_BASE_OFFSET
 8000b40:	4940      	ldr	r1, [pc, #256]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCR1_OFFSET
 8000b42:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 8000b46:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b48:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x0
 8000b4a:	2200      	movs	r2, #0
	ANDS	R0, R2
 8000b4c:	4010      	ands	r0, r2
	LDR		R2, =CCRCOUNTTO
 8000b4e:	f240 32e7 	movw	r2, #999	@ 0x3e7
	ORRS	R0, R2
 8000b52:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b54:	6008      	str	r0, [r1, #0]
	BX LR
 8000b56:	4770      	bx	lr

08000b58 <TIM8_Clear_CC1IF_Flag>:

TIM8_Clear_CC1IF_Flag:
	LDR		R1, =TIM8_BASE_OFFSET
 8000b58:	493a      	ldr	r1, [pc, #232]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_SR_OFFSET
 8000b5a:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000b5e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b60:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000b62:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000b64:	0052      	lsls	r2, r2, #1
	MVNS	R2, R2
 8000b66:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000b68:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000b6a:	6008      	str	r0, [r1, #0]
	BX LR
 8000b6c:	4770      	bx	lr

08000b6e <TIM8_Set_DIR_UpCounter>:


TIM8_Set_DIR_UpCounter:
	LDR		R1, =TIM8_BASE_OFFSET
 8000b6e:	4935      	ldr	r1, [pc, #212]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR1_OFFSET
 8000b70:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000b74:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b76:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000b78:	2201      	movs	r2, #1
	LSLS	R2, #4
 8000b7a:	0112      	lsls	r2, r2, #4
	MVNS	R2, R2
 8000b7c:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000b7e:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000b80:	6008      	str	r0, [r1, #0]
	BX LR
 8000b82:	4770      	bx	lr

08000b84 <TIM8_Set_OCnM_To_Toggle_Mode>:

TIM8_Set_OCnM_To_Toggle_Mode:
	LDR		R1, =TIM8_BASE_OFFSET
 8000b84:	492f      	ldr	r1, [pc, #188]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCMR1_OFFSET
 8000b86:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000b8a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b8c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b8e:	2201      	movs	r2, #1
	LSLS	R2, #16
 8000b90:	0412      	lsls	r2, r2, #16
	MVNS	R2, R2
 8000b92:	43d2      	mvns	r2, r2
	ANDS	R0, R2 //clear bit 16
 8000b94:	4010      	ands	r0, r2
	MOVS  	R2, #7
 8000b96:	2207      	movs	r2, #7
	LSLS	R2, #4
 8000b98:	0112      	lsls	r2, r2, #4
	MVNS	R2, R2
 8000b9a:	43d2      	mvns	r2, r2
	ANDS 	R0, R2 //clear bits 4-6
 8000b9c:	4010      	ands	r0, r2
	MOVS	R2, #3
 8000b9e:	2203      	movs	r2, #3
	LSLS	R2, #4
 8000ba0:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2 //set bits 4, 5
 8000ba2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000ba4:	6008      	str	r0, [r1, #0]
	BX LR
 8000ba6:	4770      	bx	lr

08000ba8 <TIM8_Set_CC1P_Polarity_ActiveHigh>:

TIM8_Set_CC1P_Polarity_ActiveHigh:
	LDR		R1, =TIM8_BASE_OFFSET
 8000ba8:	4926      	ldr	r1, [pc, #152]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCER_OFFSET
 8000baa:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000bae:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bb0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000bb2:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000bb4:	0052      	lsls	r2, r2, #1
	MVNS	R2, R2
 8000bb6:	43d2      	mvns	r2, r2
	ANDS	R0, R2 //clear bit 1
 8000bb8:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000bba:	6008      	str	r0, [r1, #0]
	BX LR
 8000bbc:	4770      	bx	lr

08000bbe <TIM8_Set_CCnE_Output_Enable_To_GPIO>:

TIM8_Set_CCnE_Output_Enable_To_GPIO:
	LDR		R1, =TIM8_BASE_OFFSET
 8000bbe:	4921      	ldr	r1, [pc, #132]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCER_OFFSET
 8000bc0:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000bc4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bc6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000bc8:	2201      	movs	r2, #1
	ORRS	R0, R2 //set bit 1
 8000bca:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000bcc:	6008      	str	r0, [r1, #0]
	BX LR
 8000bce:	4770      	bx	lr

08000bd0 <TIM8_Set_CEN_Counter_Enable>:

TIM8_Set_CEN_Counter_Enable:
	LDR		R1, =TIM8_BASE_OFFSET
 8000bd0:	491c      	ldr	r1, [pc, #112]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR1_OFFSET
 8000bd2:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000bd6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bd8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000bda:	2201      	movs	r2, #1
	ORRS	R0, R2
 8000bdc:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000bde:	6008      	str	r0, [r1, #0]
	BX LR
 8000be0:	4770      	bx	lr

08000be2 <TIM8_Set_MMS_Update_Trigger_Output>:

TIM8_Set_MMS_Update_Trigger_Output:
	LDR		R1, =TIM8_BASE_OFFSET
 8000be2:	4918      	ldr	r1, [pc, #96]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR2_OFFSET
 8000be4:	f04f 0204 	mov.w	r2, #4
	ADDS	R1, R2
 8000be8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bea:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000bec:	2207      	movs	r2, #7
	LSLS	R2, #4
 8000bee:	0112      	lsls	r2, r2, #4
	MVNS	R2, R2
 8000bf0:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000bf2:	4010      	ands	r0, r2
	MOVS	R2, 0x2
 8000bf4:	2202      	movs	r2, #2
	LSLS	R2, #4
 8000bf6:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 8000bf8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000bfa:	6008      	str	r0, [r1, #0]
	BX LR
 8000bfc:	4770      	bx	lr

08000bfe <TIM8_Set_UIF_Update_Interrupt_Enable>:

TIM8_Set_UIF_Update_Interrupt_Enable:
	LDR		R1, =TIM8_BASE_OFFSET
 8000bfe:	4911      	ldr	r1, [pc, #68]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_DIER_OFFSET
 8000c00:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000c04:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c06:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000c08:	2201      	movs	r2, #1
	ORRS	R0, R2
 8000c0a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000c0c:	6008      	str	r0, [r1, #0]
	BX LR
 8000c0e:	4770      	bx	lr

08000c10 <TIM8_Set_CC1IE_Update_Interrupt_Enable>:

//Bit 1 CC1IE: Capture/Compare 1 interrupt enable
TIM8_Set_CC1IE_Update_Interrupt_Enable:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c10:	490c      	ldr	r1, [pc, #48]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_DIER_OFFSET
 8000c12:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000c16:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c18:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000c1a:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000c1c:	0052      	lsls	r2, r2, #1
	ORRS	R0, R2
 8000c1e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000c20:	6008      	str	r0, [r1, #0]
	BX LR
 8000c22:	4770      	bx	lr

08000c24 <TIM8_Get_SR_Status>:

TIM8_Get_SR_Status:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c24:	4907      	ldr	r1, [pc, #28]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_SR_OFFSET
 8000c26:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000c2a:	1889      	adds	r1, r1, r2
	LDRH	R0, [R1]
 8000c2c:	8808      	ldrh	r0, [r1, #0]
	BX LR
 8000c2e:	4770      	bx	lr

08000c30 <TIM8_RCR_Set>:

TIM8_RCR_Set:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c30:	4904      	ldr	r1, [pc, #16]	@ (8000c44 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_RCR_OFFSET
 8000c32:	f04f 0230 	mov.w	r2, #48	@ 0x30
	ADDS	R1, R2
 8000c36:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c38:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x14
 8000c3a:	2214      	movs	r2, #20
	ORRS	R0, R2
 8000c3c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000c3e:	6008      	str	r0, [r1, #0]
	BX LR
 8000c40:	4770      	bx	lr
 8000c42:	0000      	.short	0x0000
	LDR		R1, =TIM8_BASE_OFFSET
 8000c44:	40013400 	.word	0x40013400

08000c48 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000c50:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c54:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000c58:	f003 0301 	and.w	r3, r3, #1
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d013      	beq.n	8000c88 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000c60:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c64:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000c68:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d00b      	beq.n	8000c88 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000c70:	e000      	b.n	8000c74 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000c72:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000c74:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d0f9      	beq.n	8000c72 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000c7e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c82:	687a      	ldr	r2, [r7, #4]
 8000c84:	b2d2      	uxtb	r2, r2
 8000c86:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000c88:	687b      	ldr	r3, [r7, #4]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	370c      	adds	r7, #12
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr

08000c96 <_write>:
void TIM8_init(void);
void SPI_start(void);
void TIM8_start(void);
void NVIC_Interupts_Enable(void);

int _write(int file, char *ptr, int len){
 8000c96:	b580      	push	{r7, lr}
 8000c98:	b086      	sub	sp, #24
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	60f8      	str	r0, [r7, #12]
 8000c9e:	60b9      	str	r1, [r7, #8]
 8000ca0:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < len; i++){
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	617b      	str	r3, [r7, #20]
 8000ca6:	e009      	b.n	8000cbc <_write+0x26>
		ITM_SendChar(*ptr++);
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	1c5a      	adds	r2, r3, #1
 8000cac:	60ba      	str	r2, [r7, #8]
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff ffc9 	bl	8000c48 <ITM_SendChar>
	for(int i = 0; i < len; i++){
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	617b      	str	r3, [r7, #20]
 8000cbc:	697a      	ldr	r2, [r7, #20]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	dbf1      	blt.n	8000ca8 <_write+0x12>
	}
	return len;
 8000cc4:	687b      	ldr	r3, [r7, #4]
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3718      	adds	r7, #24
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <main>:

int main(void){
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	af00      	add	r7, sp, #0

	RCC_init();
 8000cd2:	f000 f879 	bl	8000dc8 <RCC_init>
	//TIM8_init();
	//SPI_init();

	NVIC_Interupts_Enable();
 8000cd6:	f000 f802 	bl	8000cde <NVIC_Interupts_Enable>

	//TIM8_start();

	//SPI_start();

	while(1){}
 8000cda:	bf00      	nop
 8000cdc:	e7fd      	b.n	8000cda <main+0xc>

08000cde <NVIC_Interupts_Enable>:
}

void NVIC_Interupts_Enable(){
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	af00      	add	r7, sp, #0
	NVIC_TIM8_Enable_Interupt();
 8000ce2:	f7ff fba9 	bl	8000438 <NVIC_TIM8_Enable_Interupt>
	NVIC_SPI1_Enable_Interupt();
 8000ce6:	f7ff fbae 	bl	8000446 <NVIC_SPI1_Enable_Interupt>
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
	...

08000cf0 <TIM8_UP_IRQHandler>:

int tim_flag = 0;
void TIM8_UP_IRQHandler(){
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
	if(TIM8_Get_SR_Status() & 0x1){  //UIF on
 8000cf4:	f7ff ff96 	bl	8000c24 <TIM8_Get_SR_Status>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d00d      	beq.n	8000d1e <TIM8_UP_IRQHandler+0x2e>
		TIM8_Clear_UIF_Flag();
 8000d02:	f7ff fefd 	bl	8000b00 <TIM8_Clear_UIF_Flag>
		tim_flag ^= 1;
 8000d06:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <TIM8_UP_IRQHandler+0x34>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f083 0301 	eor.w	r3, r3, #1
 8000d0e:	4a05      	ldr	r2, [pc, #20]	@ (8000d24 <TIM8_UP_IRQHandler+0x34>)
 8000d10:	6013      	str	r3, [r2, #0]
		printf("%i \n", tim_flag);
 8000d12:	4b04      	ldr	r3, [pc, #16]	@ (8000d24 <TIM8_UP_IRQHandler+0x34>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4619      	mov	r1, r3
 8000d18:	4803      	ldr	r0, [pc, #12]	@ (8000d28 <TIM8_UP_IRQHandler+0x38>)
 8000d1a:	f000 f969 	bl	8000ff0 <iprintf>
	}
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000078 	.word	0x20000078
 8000d28:	08001e20 	.word	0x08001e20

08000d2c <SPI1_IRQHandler>:

void SPI1_IRQHandler(){
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
	* In master, EOT event terminates the data transaction and handles SS output optionally.
	* When CRC is applied, the EOT event is extended over the CRC frame transaction.
	* To restart the internal state machine properly, SPI is strongly suggested to be disabled and
	* re-enabled before next transaction starts despite its setting is not changed.
	*/
	if(ASM_SPI_SR_Get() & (0x1U << 3)){
 8000d30:	f7ff fd6f 	bl	8000812 <ASM_SPI_SR_Get>
 8000d34:	4603      	mov	r3, r0
 8000d36:	f003 0308 	and.w	r3, r3, #8
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d004      	beq.n	8000d48 <SPI1_IRQHandler+0x1c>
		printf("transfer complete.\n");
 8000d3e:	481c      	ldr	r0, [pc, #112]	@ (8000db0 <SPI1_IRQHandler+0x84>)
 8000d40:	f000 f9be 	bl	80010c0 <puts>
//		ASM_SPI_CR1_SSI_1();
		ASM_SPI_IFCR_EOTC_Clear();
 8000d44:	f7ff fd6b 	bl	800081e <ASM_SPI_IFCR_EOTC_Clear>
	* communication flow. If the data packet is stored by performing consecutive write operations
	* to SPI_TXDR, TXP flag must be checked again once a complete data packet is stored at
	* TxFIFO. TXP is set despite SPI TxFIFO becomes inaccessible when SPI is reset or
	* disabled.
	*/
	if(ASM_SPI_SR_Get() & (0x1U << 1)){
 8000d48:	f7ff fd63 	bl	8000812 <ASM_SPI_SR_Get>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	f003 0302 	and.w	r3, r3, #2
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d003      	beq.n	8000d5e <SPI1_IRQHandler+0x32>
		printf("Data packet space available\n");
 8000d56:	4817      	ldr	r0, [pc, #92]	@ (8000db4 <SPI1_IRQHandler+0x88>)
 8000d58:	f000 f9b2 	bl	80010c0 <puts>
 8000d5c:	e002      	b.n	8000d64 <SPI1_IRQHandler+0x38>
//			//ptr_tx_buffer++;
//		}

	}
	else{
		printf("Data packet space NOT available\n");
 8000d5e:	4816      	ldr	r0, [pc, #88]	@ (8000db8 <SPI1_IRQHandler+0x8c>)
 8000d60:	f000 f9ae 	bl	80010c0 <puts>
	}

	//Bit 6 OVR: overrun
	if(ASM_SPI_SR_Get() & (0x1U << 6)){
 8000d64:	f7ff fd55 	bl	8000812 <ASM_SPI_SR_Get>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d004      	beq.n	8000d7c <SPI1_IRQHandler+0x50>
		printf("Overrun.\n");
 8000d72:	4812      	ldr	r0, [pc, #72]	@ (8000dbc <SPI1_IRQHandler+0x90>)
 8000d74:	f000 f9a4 	bl	80010c0 <puts>
		ASM_SPI_IFCR_OVRC();
 8000d78:	f7ff fd5b 	bl	8000832 <ASM_SPI_IFCR_OVRC>
	* This bit is cleared by software write 1 to TXTFC bit of SPI_IFCR exclusively.
	* TXTF flag triggers an interrupt if TXTFIE bit is set.
	* TXTF setting clears the TXPIE and DXPIE masks so to off-load application software from
	* calculating when to disable TXP and DXP interrupts.
	*/
	if(ASM_SPI_SR_Get() & (0x1U << 4)){
 8000d7c:	f7ff fd49 	bl	8000812 <ASM_SPI_SR_Get>
 8000d80:	4603      	mov	r3, r0
 8000d82:	f003 0310 	and.w	r3, r3, #16
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d008      	beq.n	8000d9c <SPI1_IRQHandler+0x70>
		printf("TxFIFO upload is finished.\n");
 8000d8a:	480d      	ldr	r0, [pc, #52]	@ (8000dc0 <SPI1_IRQHandler+0x94>)
 8000d8c:	f000 f998 	bl	80010c0 <puts>
		ASM_SPI_IFCR_TXTFC();
 8000d90:	f7ff fd59 	bl	8000846 <ASM_SPI_IFCR_TXTFC>
	* RxFIFO if SPI is enabled. RXP value depends on the FIFO threshold (FTHLV[3:0]), data
	* frame size (DSIZE[4:0] in SPI mode), and actual communication flow. If the data packet is
	* read by performing consecutive read operations from SPI_RXDR, RXP flag must be
	* checked again once a complete data packet is read out from RxFIFO.
	*/
	while(ASM_SPI_SR_Get() & (0x1U)){
 8000d94:	e002      	b.n	8000d9c <SPI1_IRQHandler+0x70>
		//rx_buffer = ASM_SPI_RXDR_Get();
		printf("RxFIFO contains at least one data packet\n");
 8000d96:	480b      	ldr	r0, [pc, #44]	@ (8000dc4 <SPI1_IRQHandler+0x98>)
 8000d98:	f000 f992 	bl	80010c0 <puts>
	while(ASM_SPI_SR_Get() & (0x1U)){
 8000d9c:	f7ff fd39 	bl	8000812 <ASM_SPI_SR_Get>
 8000da0:	4603      	mov	r3, r0
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d1f5      	bne.n	8000d96 <SPI1_IRQHandler+0x6a>
//		ASM_SPI_CR1_SSI_1(); //unselect slave
//		ASM_SPI_CR1_SPE_0(); //disable SPI1
	}

}
 8000daa:	bf00      	nop
 8000dac:	bf00      	nop
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	08001e28 	.word	0x08001e28
 8000db4:	08001e3c 	.word	0x08001e3c
 8000db8:	08001e58 	.word	0x08001e58
 8000dbc:	08001e78 	.word	0x08001e78
 8000dc0:	08001e84 	.word	0x08001e84
 8000dc4:	08001ea0 	.word	0x08001ea0

08000dc8 <RCC_init>:

void RCC_init(){
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0

	ASM_RCC_CR_HSI16();
 8000dcc:	f7ff fc22 	bl	8000614 <ASM_RCC_CR_HSI16>
	while(!ASM_RCC_CR_HSI16RDY());
 8000dd0:	bf00      	nop
 8000dd2:	f7ff fc26 	bl	8000622 <ASM_RCC_CR_HSI16RDY>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d0fa      	beq.n	8000dd2 <RCC_init+0xa>

	ASM_RCC_PLL1CFGR_PLL1SRC_HSI16();
 8000ddc:	f7ff fc75 	bl	80006ca <ASM_RCC_PLL1CFGR_PLL1SRC_HSI16>
	ASM_RCC_PLL1CFGR_PLL1M_3();
 8000de0:	f7ff fc9d 	bl	800071e <ASM_RCC_PLL1CFGR_PLL1M_3>
	ASM_RCC_PLL1DIVR_PLL1N_4();
 8000de4:	f7ff fca9 	bl	800073a <ASM_RCC_PLL1DIVR_PLL1N_4>
	ASM_RCC_PLL1CFGR_PLL1REN();
 8000de8:	f7ff fc8f 	bl	800070a <ASM_RCC_PLL1CFGR_PLL1REN>
	ASM_RCC_PLL1CFGR_PLL1PEN();
 8000dec:	f7ff fc79 	bl	80006e2 <ASM_RCC_PLL1CFGR_PLL1PEN>
	ASM_RCC_PLL1CFGR_PLL1QEN();
 8000df0:	f7ff fc81 	bl	80006f6 <ASM_RCC_PLL1CFGR_PLL1QEN>


	ASM_RCC_CR_PLL1();
 8000df4:	f7ff fc5c 	bl	80006b0 <ASM_RCC_CR_PLL1>
	while(!ASM_RCC_CR_PLL1RDY());
 8000df8:	bf00      	nop
 8000dfa:	f7ff fc60 	bl	80006be <ASM_RCC_CR_PLL1RDY>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d0fa      	beq.n	8000dfa <RCC_init+0x32>

	//Activate MCO gpio pin PA8
	ASM_RCC_AHB2ENR1_GPIOAEN_Set();
 8000e04:	f7ff fb3c 	bl	8000480 <ASM_RCC_AHB2ENR1_GPIOAEN_Set>
	GPIOA_MODER_Set_Alt_Function();
 8000e08:	f7ff faf0 	bl	80003ec <GPIOA_MODER_Set_Alt_Function>
	GPIOA_AFRH_Set_Alt_Function();
 8000e0c:	f7ff fafc 	bl	8000408 <GPIOA_AFRH_Set_Alt_Function>
	GPIOA_OSPEEDR_Set();
 8000e10:	f7ff fb04 	bl	800041c <GPIOA_OSPEEDR_Set>

	// Read clock frequency
			//ASM_RCC_CFGR1_MCOSEL_HSIor STM32U516();
			//ASM_RCC_CFGR1_MCOSEL_HSI48();
	 ASM_RCC_CFGR1_MCOSEL_SYSCLK();
 8000e14:	f7ff fbd4 	bl	80005c0 <ASM_RCC_CFGR1_MCOSEL_SYSCLK>
			//ASM_RCC_CFGR1_MCOSEL_HSE();
			//ASM_RCC_CFGR1_MCOSEL_PLL1();

//	  ASM_RCC_CFGR1_SW_PLL1();
//	  while(!(ASM_RCC_CFGR1_SWS() & 0x3U));
}
 8000e18:	bf00      	nop
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000e1c:	f8df d030 	ldr.w	sp, [pc, #48]	@ 8000e50 <LoopForever+0x2>
/* Call the clock system initialization function.*/
//  bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000e20:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000e22:	e003      	b.n	8000e2c <LoopCopyDataInit>

08000e24 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000e24:	4b0b      	ldr	r3, [pc, #44]	@ (8000e54 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000e26:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000e28:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000e2a:	3104      	adds	r1, #4

08000e2c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000e2c:	480a      	ldr	r0, [pc, #40]	@ (8000e58 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e5c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000e30:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000e32:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000e34:	d3f6      	bcc.n	8000e24 <CopyDataInit>
	ldr	r2, =_sbss
 8000e36:	4a0a      	ldr	r2, [pc, #40]	@ (8000e60 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000e38:	e002      	b.n	8000e40 <LoopFillZerobss>

08000e3a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000e3a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000e3c:	f842 3b04 	str.w	r3, [r2], #4

08000e40 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000e40:	4b08      	ldr	r3, [pc, #32]	@ (8000e64 <LoopForever+0x16>)
	cmp	r2, r3
 8000e42:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000e44:	d3f9      	bcc.n	8000e3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e46:	f000 fa69 	bl	800131c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e4a:	f7ff ff40 	bl	8000cce <main>

08000e4e <LoopForever>:

LoopForever:
    b LoopForever
 8000e4e:	e7fe      	b.n	8000e4e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000e50:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8000e54:	08001f04 	.word	0x08001f04
	ldr	r0, =_sdata
 8000e58:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000e5c:	2000005c 	.word	0x2000005c
	ldr	r2, =_sbss
 8000e60:	2000005c 	.word	0x2000005c
	ldr	r3, = _ebss
 8000e64:	200001cc 	.word	0x200001cc

08000e68 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e68:	e7fe      	b.n	8000e68 <ADC1_IRQHandler>
	...

08000e6c <std>:
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	b510      	push	{r4, lr}
 8000e70:	4604      	mov	r4, r0
 8000e72:	6083      	str	r3, [r0, #8]
 8000e74:	8181      	strh	r1, [r0, #12]
 8000e76:	4619      	mov	r1, r3
 8000e78:	6643      	str	r3, [r0, #100]	@ 0x64
 8000e7a:	81c2      	strh	r2, [r0, #14]
 8000e7c:	2208      	movs	r2, #8
 8000e7e:	6183      	str	r3, [r0, #24]
 8000e80:	e9c0 3300 	strd	r3, r3, [r0]
 8000e84:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8000e88:	305c      	adds	r0, #92	@ 0x5c
 8000e8a:	f000 f9f9 	bl	8001280 <memset>
 8000e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec4 <std+0x58>)
 8000e90:	6224      	str	r4, [r4, #32]
 8000e92:	6263      	str	r3, [r4, #36]	@ 0x24
 8000e94:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec8 <std+0x5c>)
 8000e96:	62a3      	str	r3, [r4, #40]	@ 0x28
 8000e98:	4b0c      	ldr	r3, [pc, #48]	@ (8000ecc <std+0x60>)
 8000e9a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed0 <std+0x64>)
 8000e9e:	6323      	str	r3, [r4, #48]	@ 0x30
 8000ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed4 <std+0x68>)
 8000ea2:	429c      	cmp	r4, r3
 8000ea4:	d006      	beq.n	8000eb4 <std+0x48>
 8000ea6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8000eaa:	4294      	cmp	r4, r2
 8000eac:	d002      	beq.n	8000eb4 <std+0x48>
 8000eae:	33d0      	adds	r3, #208	@ 0xd0
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	d105      	bne.n	8000ec0 <std+0x54>
 8000eb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8000eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000ebc:	f000 ba52 	b.w	8001364 <__retarget_lock_init_recursive>
 8000ec0:	bd10      	pop	{r4, pc}
 8000ec2:	bf00      	nop
 8000ec4:	080010d1 	.word	0x080010d1
 8000ec8:	080010f3 	.word	0x080010f3
 8000ecc:	0800112b 	.word	0x0800112b
 8000ed0:	0800114f 	.word	0x0800114f
 8000ed4:	2000007c 	.word	0x2000007c

08000ed8 <stdio_exit_handler>:
 8000ed8:	4a02      	ldr	r2, [pc, #8]	@ (8000ee4 <stdio_exit_handler+0xc>)
 8000eda:	4903      	ldr	r1, [pc, #12]	@ (8000ee8 <stdio_exit_handler+0x10>)
 8000edc:	4803      	ldr	r0, [pc, #12]	@ (8000eec <stdio_exit_handler+0x14>)
 8000ede:	f000 b869 	b.w	8000fb4 <_fwalk_sglue>
 8000ee2:	bf00      	nop
 8000ee4:	20000000 	.word	0x20000000
 8000ee8:	08001c09 	.word	0x08001c09
 8000eec:	20000010 	.word	0x20000010

08000ef0 <cleanup_stdio>:
 8000ef0:	6841      	ldr	r1, [r0, #4]
 8000ef2:	4b0c      	ldr	r3, [pc, #48]	@ (8000f24 <cleanup_stdio+0x34>)
 8000ef4:	4299      	cmp	r1, r3
 8000ef6:	b510      	push	{r4, lr}
 8000ef8:	4604      	mov	r4, r0
 8000efa:	d001      	beq.n	8000f00 <cleanup_stdio+0x10>
 8000efc:	f000 fe84 	bl	8001c08 <_fflush_r>
 8000f00:	68a1      	ldr	r1, [r4, #8]
 8000f02:	4b09      	ldr	r3, [pc, #36]	@ (8000f28 <cleanup_stdio+0x38>)
 8000f04:	4299      	cmp	r1, r3
 8000f06:	d002      	beq.n	8000f0e <cleanup_stdio+0x1e>
 8000f08:	4620      	mov	r0, r4
 8000f0a:	f000 fe7d 	bl	8001c08 <_fflush_r>
 8000f0e:	68e1      	ldr	r1, [r4, #12]
 8000f10:	4b06      	ldr	r3, [pc, #24]	@ (8000f2c <cleanup_stdio+0x3c>)
 8000f12:	4299      	cmp	r1, r3
 8000f14:	d004      	beq.n	8000f20 <cleanup_stdio+0x30>
 8000f16:	4620      	mov	r0, r4
 8000f18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f1c:	f000 be74 	b.w	8001c08 <_fflush_r>
 8000f20:	bd10      	pop	{r4, pc}
 8000f22:	bf00      	nop
 8000f24:	2000007c 	.word	0x2000007c
 8000f28:	200000e4 	.word	0x200000e4
 8000f2c:	2000014c 	.word	0x2000014c

08000f30 <global_stdio_init.part.0>:
 8000f30:	b510      	push	{r4, lr}
 8000f32:	4b0b      	ldr	r3, [pc, #44]	@ (8000f60 <global_stdio_init.part.0+0x30>)
 8000f34:	2104      	movs	r1, #4
 8000f36:	4c0b      	ldr	r4, [pc, #44]	@ (8000f64 <global_stdio_init.part.0+0x34>)
 8000f38:	4a0b      	ldr	r2, [pc, #44]	@ (8000f68 <global_stdio_init.part.0+0x38>)
 8000f3a:	4620      	mov	r0, r4
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f7ff ff94 	bl	8000e6c <std>
 8000f44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2109      	movs	r1, #9
 8000f4c:	f7ff ff8e 	bl	8000e6c <std>
 8000f50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8000f54:	2202      	movs	r2, #2
 8000f56:	2112      	movs	r1, #18
 8000f58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f5c:	f7ff bf86 	b.w	8000e6c <std>
 8000f60:	200001b4 	.word	0x200001b4
 8000f64:	2000007c 	.word	0x2000007c
 8000f68:	08000ed9 	.word	0x08000ed9

08000f6c <__sfp_lock_acquire>:
 8000f6c:	4801      	ldr	r0, [pc, #4]	@ (8000f74 <__sfp_lock_acquire+0x8>)
 8000f6e:	f000 b9fa 	b.w	8001366 <__retarget_lock_acquire_recursive>
 8000f72:	bf00      	nop
 8000f74:	200001bd 	.word	0x200001bd

08000f78 <__sfp_lock_release>:
 8000f78:	4801      	ldr	r0, [pc, #4]	@ (8000f80 <__sfp_lock_release+0x8>)
 8000f7a:	f000 b9f5 	b.w	8001368 <__retarget_lock_release_recursive>
 8000f7e:	bf00      	nop
 8000f80:	200001bd 	.word	0x200001bd

08000f84 <__sinit>:
 8000f84:	b510      	push	{r4, lr}
 8000f86:	4604      	mov	r4, r0
 8000f88:	f7ff fff0 	bl	8000f6c <__sfp_lock_acquire>
 8000f8c:	6a23      	ldr	r3, [r4, #32]
 8000f8e:	b11b      	cbz	r3, 8000f98 <__sinit+0x14>
 8000f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f94:	f7ff bff0 	b.w	8000f78 <__sfp_lock_release>
 8000f98:	4b04      	ldr	r3, [pc, #16]	@ (8000fac <__sinit+0x28>)
 8000f9a:	6223      	str	r3, [r4, #32]
 8000f9c:	4b04      	ldr	r3, [pc, #16]	@ (8000fb0 <__sinit+0x2c>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d1f5      	bne.n	8000f90 <__sinit+0xc>
 8000fa4:	f7ff ffc4 	bl	8000f30 <global_stdio_init.part.0>
 8000fa8:	e7f2      	b.n	8000f90 <__sinit+0xc>
 8000faa:	bf00      	nop
 8000fac:	08000ef1 	.word	0x08000ef1
 8000fb0:	200001b4 	.word	0x200001b4

08000fb4 <_fwalk_sglue>:
 8000fb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000fb8:	4607      	mov	r7, r0
 8000fba:	4688      	mov	r8, r1
 8000fbc:	4614      	mov	r4, r2
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8000fc4:	f1b9 0901 	subs.w	r9, r9, #1
 8000fc8:	d505      	bpl.n	8000fd6 <_fwalk_sglue+0x22>
 8000fca:	6824      	ldr	r4, [r4, #0]
 8000fcc:	2c00      	cmp	r4, #0
 8000fce:	d1f7      	bne.n	8000fc0 <_fwalk_sglue+0xc>
 8000fd0:	4630      	mov	r0, r6
 8000fd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000fd6:	89ab      	ldrh	r3, [r5, #12]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d907      	bls.n	8000fec <_fwalk_sglue+0x38>
 8000fdc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	d003      	beq.n	8000fec <_fwalk_sglue+0x38>
 8000fe4:	4629      	mov	r1, r5
 8000fe6:	4638      	mov	r0, r7
 8000fe8:	47c0      	blx	r8
 8000fea:	4306      	orrs	r6, r0
 8000fec:	3568      	adds	r5, #104	@ 0x68
 8000fee:	e7e9      	b.n	8000fc4 <_fwalk_sglue+0x10>

08000ff0 <iprintf>:
 8000ff0:	b40f      	push	{r0, r1, r2, r3}
 8000ff2:	b507      	push	{r0, r1, r2, lr}
 8000ff4:	4906      	ldr	r1, [pc, #24]	@ (8001010 <iprintf+0x20>)
 8000ff6:	ab04      	add	r3, sp, #16
 8000ff8:	6808      	ldr	r0, [r1, #0]
 8000ffa:	f853 2b04 	ldr.w	r2, [r3], #4
 8000ffe:	6881      	ldr	r1, [r0, #8]
 8001000:	9301      	str	r3, [sp, #4]
 8001002:	f000 fad5 	bl	80015b0 <_vfiprintf_r>
 8001006:	b003      	add	sp, #12
 8001008:	f85d eb04 	ldr.w	lr, [sp], #4
 800100c:	b004      	add	sp, #16
 800100e:	4770      	bx	lr
 8001010:	2000000c 	.word	0x2000000c

08001014 <_puts_r>:
 8001014:	6a03      	ldr	r3, [r0, #32]
 8001016:	b570      	push	{r4, r5, r6, lr}
 8001018:	4605      	mov	r5, r0
 800101a:	460e      	mov	r6, r1
 800101c:	6884      	ldr	r4, [r0, #8]
 800101e:	b90b      	cbnz	r3, 8001024 <_puts_r+0x10>
 8001020:	f7ff ffb0 	bl	8000f84 <__sinit>
 8001024:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001026:	07db      	lsls	r3, r3, #31
 8001028:	d405      	bmi.n	8001036 <_puts_r+0x22>
 800102a:	89a3      	ldrh	r3, [r4, #12]
 800102c:	0598      	lsls	r0, r3, #22
 800102e:	d402      	bmi.n	8001036 <_puts_r+0x22>
 8001030:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001032:	f000 f998 	bl	8001366 <__retarget_lock_acquire_recursive>
 8001036:	89a3      	ldrh	r3, [r4, #12]
 8001038:	0719      	lsls	r1, r3, #28
 800103a:	d502      	bpl.n	8001042 <_puts_r+0x2e>
 800103c:	6923      	ldr	r3, [r4, #16]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d135      	bne.n	80010ae <_puts_r+0x9a>
 8001042:	4621      	mov	r1, r4
 8001044:	4628      	mov	r0, r5
 8001046:	f000 f8c5 	bl	80011d4 <__swsetup_r>
 800104a:	b380      	cbz	r0, 80010ae <_puts_r+0x9a>
 800104c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8001050:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001052:	07da      	lsls	r2, r3, #31
 8001054:	d405      	bmi.n	8001062 <_puts_r+0x4e>
 8001056:	89a3      	ldrh	r3, [r4, #12]
 8001058:	059b      	lsls	r3, r3, #22
 800105a:	d402      	bmi.n	8001062 <_puts_r+0x4e>
 800105c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800105e:	f000 f983 	bl	8001368 <__retarget_lock_release_recursive>
 8001062:	4628      	mov	r0, r5
 8001064:	bd70      	pop	{r4, r5, r6, pc}
 8001066:	2b00      	cmp	r3, #0
 8001068:	da04      	bge.n	8001074 <_puts_r+0x60>
 800106a:	69a2      	ldr	r2, [r4, #24]
 800106c:	429a      	cmp	r2, r3
 800106e:	dc17      	bgt.n	80010a0 <_puts_r+0x8c>
 8001070:	290a      	cmp	r1, #10
 8001072:	d015      	beq.n	80010a0 <_puts_r+0x8c>
 8001074:	6823      	ldr	r3, [r4, #0]
 8001076:	1c5a      	adds	r2, r3, #1
 8001078:	6022      	str	r2, [r4, #0]
 800107a:	7019      	strb	r1, [r3, #0]
 800107c:	68a3      	ldr	r3, [r4, #8]
 800107e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001082:	3b01      	subs	r3, #1
 8001084:	60a3      	str	r3, [r4, #8]
 8001086:	2900      	cmp	r1, #0
 8001088:	d1ed      	bne.n	8001066 <_puts_r+0x52>
 800108a:	2b00      	cmp	r3, #0
 800108c:	da11      	bge.n	80010b2 <_puts_r+0x9e>
 800108e:	4622      	mov	r2, r4
 8001090:	210a      	movs	r1, #10
 8001092:	4628      	mov	r0, r5
 8001094:	f000 f85f 	bl	8001156 <__swbuf_r>
 8001098:	3001      	adds	r0, #1
 800109a:	d0d7      	beq.n	800104c <_puts_r+0x38>
 800109c:	250a      	movs	r5, #10
 800109e:	e7d7      	b.n	8001050 <_puts_r+0x3c>
 80010a0:	4622      	mov	r2, r4
 80010a2:	4628      	mov	r0, r5
 80010a4:	f000 f857 	bl	8001156 <__swbuf_r>
 80010a8:	3001      	adds	r0, #1
 80010aa:	d1e7      	bne.n	800107c <_puts_r+0x68>
 80010ac:	e7ce      	b.n	800104c <_puts_r+0x38>
 80010ae:	3e01      	subs	r6, #1
 80010b0:	e7e4      	b.n	800107c <_puts_r+0x68>
 80010b2:	6823      	ldr	r3, [r4, #0]
 80010b4:	1c5a      	adds	r2, r3, #1
 80010b6:	6022      	str	r2, [r4, #0]
 80010b8:	220a      	movs	r2, #10
 80010ba:	701a      	strb	r2, [r3, #0]
 80010bc:	e7ee      	b.n	800109c <_puts_r+0x88>
	...

080010c0 <puts>:
 80010c0:	4b02      	ldr	r3, [pc, #8]	@ (80010cc <puts+0xc>)
 80010c2:	4601      	mov	r1, r0
 80010c4:	6818      	ldr	r0, [r3, #0]
 80010c6:	f7ff bfa5 	b.w	8001014 <_puts_r>
 80010ca:	bf00      	nop
 80010cc:	2000000c 	.word	0x2000000c

080010d0 <__sread>:
 80010d0:	b510      	push	{r4, lr}
 80010d2:	460c      	mov	r4, r1
 80010d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80010d8:	f000 f8fc 	bl	80012d4 <_read_r>
 80010dc:	2800      	cmp	r0, #0
 80010de:	bfab      	itete	ge
 80010e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80010e2:	89a3      	ldrhlt	r3, [r4, #12]
 80010e4:	181b      	addge	r3, r3, r0
 80010e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80010ea:	bfac      	ite	ge
 80010ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80010ee:	81a3      	strhlt	r3, [r4, #12]
 80010f0:	bd10      	pop	{r4, pc}

080010f2 <__swrite>:
 80010f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010f6:	461f      	mov	r7, r3
 80010f8:	898b      	ldrh	r3, [r1, #12]
 80010fa:	4605      	mov	r5, r0
 80010fc:	460c      	mov	r4, r1
 80010fe:	05db      	lsls	r3, r3, #23
 8001100:	4616      	mov	r6, r2
 8001102:	d505      	bpl.n	8001110 <__swrite+0x1e>
 8001104:	2302      	movs	r3, #2
 8001106:	2200      	movs	r2, #0
 8001108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800110c:	f000 f8d0 	bl	80012b0 <_lseek_r>
 8001110:	89a3      	ldrh	r3, [r4, #12]
 8001112:	4632      	mov	r2, r6
 8001114:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001118:	4628      	mov	r0, r5
 800111a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800111e:	81a3      	strh	r3, [r4, #12]
 8001120:	463b      	mov	r3, r7
 8001122:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001126:	f000 b8e7 	b.w	80012f8 <_write_r>

0800112a <__sseek>:
 800112a:	b510      	push	{r4, lr}
 800112c:	460c      	mov	r4, r1
 800112e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001132:	f000 f8bd 	bl	80012b0 <_lseek_r>
 8001136:	1c43      	adds	r3, r0, #1
 8001138:	89a3      	ldrh	r3, [r4, #12]
 800113a:	bf15      	itete	ne
 800113c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800113e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001142:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001146:	81a3      	strheq	r3, [r4, #12]
 8001148:	bf18      	it	ne
 800114a:	81a3      	strhne	r3, [r4, #12]
 800114c:	bd10      	pop	{r4, pc}

0800114e <__sclose>:
 800114e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001152:	f000 b89d 	b.w	8001290 <_close_r>

08001156 <__swbuf_r>:
 8001156:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001158:	460e      	mov	r6, r1
 800115a:	4614      	mov	r4, r2
 800115c:	4605      	mov	r5, r0
 800115e:	b118      	cbz	r0, 8001168 <__swbuf_r+0x12>
 8001160:	6a03      	ldr	r3, [r0, #32]
 8001162:	b90b      	cbnz	r3, 8001168 <__swbuf_r+0x12>
 8001164:	f7ff ff0e 	bl	8000f84 <__sinit>
 8001168:	69a3      	ldr	r3, [r4, #24]
 800116a:	60a3      	str	r3, [r4, #8]
 800116c:	89a3      	ldrh	r3, [r4, #12]
 800116e:	071a      	lsls	r2, r3, #28
 8001170:	d501      	bpl.n	8001176 <__swbuf_r+0x20>
 8001172:	6923      	ldr	r3, [r4, #16]
 8001174:	b943      	cbnz	r3, 8001188 <__swbuf_r+0x32>
 8001176:	4621      	mov	r1, r4
 8001178:	4628      	mov	r0, r5
 800117a:	f000 f82b 	bl	80011d4 <__swsetup_r>
 800117e:	b118      	cbz	r0, 8001188 <__swbuf_r+0x32>
 8001180:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8001184:	4638      	mov	r0, r7
 8001186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001188:	6823      	ldr	r3, [r4, #0]
 800118a:	b2f6      	uxtb	r6, r6
 800118c:	6922      	ldr	r2, [r4, #16]
 800118e:	4637      	mov	r7, r6
 8001190:	1a98      	subs	r0, r3, r2
 8001192:	6963      	ldr	r3, [r4, #20]
 8001194:	4283      	cmp	r3, r0
 8001196:	dc05      	bgt.n	80011a4 <__swbuf_r+0x4e>
 8001198:	4621      	mov	r1, r4
 800119a:	4628      	mov	r0, r5
 800119c:	f000 fd34 	bl	8001c08 <_fflush_r>
 80011a0:	2800      	cmp	r0, #0
 80011a2:	d1ed      	bne.n	8001180 <__swbuf_r+0x2a>
 80011a4:	68a3      	ldr	r3, [r4, #8]
 80011a6:	3b01      	subs	r3, #1
 80011a8:	60a3      	str	r3, [r4, #8]
 80011aa:	6823      	ldr	r3, [r4, #0]
 80011ac:	1c5a      	adds	r2, r3, #1
 80011ae:	6022      	str	r2, [r4, #0]
 80011b0:	701e      	strb	r6, [r3, #0]
 80011b2:	1c43      	adds	r3, r0, #1
 80011b4:	6962      	ldr	r2, [r4, #20]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d004      	beq.n	80011c4 <__swbuf_r+0x6e>
 80011ba:	89a3      	ldrh	r3, [r4, #12]
 80011bc:	07db      	lsls	r3, r3, #31
 80011be:	d5e1      	bpl.n	8001184 <__swbuf_r+0x2e>
 80011c0:	2e0a      	cmp	r6, #10
 80011c2:	d1df      	bne.n	8001184 <__swbuf_r+0x2e>
 80011c4:	4621      	mov	r1, r4
 80011c6:	4628      	mov	r0, r5
 80011c8:	f000 fd1e 	bl	8001c08 <_fflush_r>
 80011cc:	2800      	cmp	r0, #0
 80011ce:	d0d9      	beq.n	8001184 <__swbuf_r+0x2e>
 80011d0:	e7d6      	b.n	8001180 <__swbuf_r+0x2a>
	...

080011d4 <__swsetup_r>:
 80011d4:	b538      	push	{r3, r4, r5, lr}
 80011d6:	4b29      	ldr	r3, [pc, #164]	@ (800127c <__swsetup_r+0xa8>)
 80011d8:	4605      	mov	r5, r0
 80011da:	460c      	mov	r4, r1
 80011dc:	6818      	ldr	r0, [r3, #0]
 80011de:	b118      	cbz	r0, 80011e8 <__swsetup_r+0x14>
 80011e0:	6a03      	ldr	r3, [r0, #32]
 80011e2:	b90b      	cbnz	r3, 80011e8 <__swsetup_r+0x14>
 80011e4:	f7ff fece 	bl	8000f84 <__sinit>
 80011e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80011ec:	0719      	lsls	r1, r3, #28
 80011ee:	d422      	bmi.n	8001236 <__swsetup_r+0x62>
 80011f0:	06da      	lsls	r2, r3, #27
 80011f2:	d407      	bmi.n	8001204 <__swsetup_r+0x30>
 80011f4:	2209      	movs	r2, #9
 80011f6:	602a      	str	r2, [r5, #0]
 80011f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001200:	81a3      	strh	r3, [r4, #12]
 8001202:	e033      	b.n	800126c <__swsetup_r+0x98>
 8001204:	0758      	lsls	r0, r3, #29
 8001206:	d512      	bpl.n	800122e <__swsetup_r+0x5a>
 8001208:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800120a:	b141      	cbz	r1, 800121e <__swsetup_r+0x4a>
 800120c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001210:	4299      	cmp	r1, r3
 8001212:	d002      	beq.n	800121a <__swsetup_r+0x46>
 8001214:	4628      	mov	r0, r5
 8001216:	f000 f8a9 	bl	800136c <_free_r>
 800121a:	2300      	movs	r3, #0
 800121c:	6363      	str	r3, [r4, #52]	@ 0x34
 800121e:	89a3      	ldrh	r3, [r4, #12]
 8001220:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001224:	81a3      	strh	r3, [r4, #12]
 8001226:	2300      	movs	r3, #0
 8001228:	6063      	str	r3, [r4, #4]
 800122a:	6923      	ldr	r3, [r4, #16]
 800122c:	6023      	str	r3, [r4, #0]
 800122e:	89a3      	ldrh	r3, [r4, #12]
 8001230:	f043 0308 	orr.w	r3, r3, #8
 8001234:	81a3      	strh	r3, [r4, #12]
 8001236:	6923      	ldr	r3, [r4, #16]
 8001238:	b94b      	cbnz	r3, 800124e <__swsetup_r+0x7a>
 800123a:	89a3      	ldrh	r3, [r4, #12]
 800123c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001240:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001244:	d003      	beq.n	800124e <__swsetup_r+0x7a>
 8001246:	4621      	mov	r1, r4
 8001248:	4628      	mov	r0, r5
 800124a:	f000 fd2a 	bl	8001ca2 <__smakebuf_r>
 800124e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001252:	f013 0201 	ands.w	r2, r3, #1
 8001256:	d00a      	beq.n	800126e <__swsetup_r+0x9a>
 8001258:	2200      	movs	r2, #0
 800125a:	60a2      	str	r2, [r4, #8]
 800125c:	6962      	ldr	r2, [r4, #20]
 800125e:	4252      	negs	r2, r2
 8001260:	61a2      	str	r2, [r4, #24]
 8001262:	6922      	ldr	r2, [r4, #16]
 8001264:	b942      	cbnz	r2, 8001278 <__swsetup_r+0xa4>
 8001266:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800126a:	d1c5      	bne.n	80011f8 <__swsetup_r+0x24>
 800126c:	bd38      	pop	{r3, r4, r5, pc}
 800126e:	0799      	lsls	r1, r3, #30
 8001270:	bf58      	it	pl
 8001272:	6962      	ldrpl	r2, [r4, #20]
 8001274:	60a2      	str	r2, [r4, #8]
 8001276:	e7f4      	b.n	8001262 <__swsetup_r+0x8e>
 8001278:	2000      	movs	r0, #0
 800127a:	e7f7      	b.n	800126c <__swsetup_r+0x98>
 800127c:	2000000c 	.word	0x2000000c

08001280 <memset>:
 8001280:	4402      	add	r2, r0
 8001282:	4603      	mov	r3, r0
 8001284:	4293      	cmp	r3, r2
 8001286:	d100      	bne.n	800128a <memset+0xa>
 8001288:	4770      	bx	lr
 800128a:	f803 1b01 	strb.w	r1, [r3], #1
 800128e:	e7f9      	b.n	8001284 <memset+0x4>

08001290 <_close_r>:
 8001290:	b538      	push	{r3, r4, r5, lr}
 8001292:	2300      	movs	r3, #0
 8001294:	4d05      	ldr	r5, [pc, #20]	@ (80012ac <_close_r+0x1c>)
 8001296:	4604      	mov	r4, r0
 8001298:	4608      	mov	r0, r1
 800129a:	602b      	str	r3, [r5, #0]
 800129c:	f000 fd7e 	bl	8001d9c <_close>
 80012a0:	1c43      	adds	r3, r0, #1
 80012a2:	d102      	bne.n	80012aa <_close_r+0x1a>
 80012a4:	682b      	ldr	r3, [r5, #0]
 80012a6:	b103      	cbz	r3, 80012aa <_close_r+0x1a>
 80012a8:	6023      	str	r3, [r4, #0]
 80012aa:	bd38      	pop	{r3, r4, r5, pc}
 80012ac:	200001b8 	.word	0x200001b8

080012b0 <_lseek_r>:
 80012b0:	b538      	push	{r3, r4, r5, lr}
 80012b2:	4604      	mov	r4, r0
 80012b4:	4d06      	ldr	r5, [pc, #24]	@ (80012d0 <_lseek_r+0x20>)
 80012b6:	4608      	mov	r0, r1
 80012b8:	4611      	mov	r1, r2
 80012ba:	2200      	movs	r2, #0
 80012bc:	602a      	str	r2, [r5, #0]
 80012be:	461a      	mov	r2, r3
 80012c0:	f000 fd84 	bl	8001dcc <_lseek>
 80012c4:	1c43      	adds	r3, r0, #1
 80012c6:	d102      	bne.n	80012ce <_lseek_r+0x1e>
 80012c8:	682b      	ldr	r3, [r5, #0]
 80012ca:	b103      	cbz	r3, 80012ce <_lseek_r+0x1e>
 80012cc:	6023      	str	r3, [r4, #0]
 80012ce:	bd38      	pop	{r3, r4, r5, pc}
 80012d0:	200001b8 	.word	0x200001b8

080012d4 <_read_r>:
 80012d4:	b538      	push	{r3, r4, r5, lr}
 80012d6:	4604      	mov	r4, r0
 80012d8:	4d06      	ldr	r5, [pc, #24]	@ (80012f4 <_read_r+0x20>)
 80012da:	4608      	mov	r0, r1
 80012dc:	4611      	mov	r1, r2
 80012de:	2200      	movs	r2, #0
 80012e0:	602a      	str	r2, [r5, #0]
 80012e2:	461a      	mov	r2, r3
 80012e4:	f000 fd7a 	bl	8001ddc <_read>
 80012e8:	1c43      	adds	r3, r0, #1
 80012ea:	d102      	bne.n	80012f2 <_read_r+0x1e>
 80012ec:	682b      	ldr	r3, [r5, #0]
 80012ee:	b103      	cbz	r3, 80012f2 <_read_r+0x1e>
 80012f0:	6023      	str	r3, [r4, #0]
 80012f2:	bd38      	pop	{r3, r4, r5, pc}
 80012f4:	200001b8 	.word	0x200001b8

080012f8 <_write_r>:
 80012f8:	b538      	push	{r3, r4, r5, lr}
 80012fa:	4604      	mov	r4, r0
 80012fc:	4d06      	ldr	r5, [pc, #24]	@ (8001318 <_write_r+0x20>)
 80012fe:	4608      	mov	r0, r1
 8001300:	4611      	mov	r1, r2
 8001302:	2200      	movs	r2, #0
 8001304:	602a      	str	r2, [r5, #0]
 8001306:	461a      	mov	r2, r3
 8001308:	f7ff fcc5 	bl	8000c96 <_write>
 800130c:	1c43      	adds	r3, r0, #1
 800130e:	d102      	bne.n	8001316 <_write_r+0x1e>
 8001310:	682b      	ldr	r3, [r5, #0]
 8001312:	b103      	cbz	r3, 8001316 <_write_r+0x1e>
 8001314:	6023      	str	r3, [r4, #0]
 8001316:	bd38      	pop	{r3, r4, r5, pc}
 8001318:	200001b8 	.word	0x200001b8

0800131c <__libc_init_array>:
 800131c:	b570      	push	{r4, r5, r6, lr}
 800131e:	4d0d      	ldr	r5, [pc, #52]	@ (8001354 <__libc_init_array+0x38>)
 8001320:	2600      	movs	r6, #0
 8001322:	4c0d      	ldr	r4, [pc, #52]	@ (8001358 <__libc_init_array+0x3c>)
 8001324:	1b64      	subs	r4, r4, r5
 8001326:	10a4      	asrs	r4, r4, #2
 8001328:	42a6      	cmp	r6, r4
 800132a:	d109      	bne.n	8001340 <__libc_init_array+0x24>
 800132c:	4d0b      	ldr	r5, [pc, #44]	@ (800135c <__libc_init_array+0x40>)
 800132e:	2600      	movs	r6, #0
 8001330:	4c0b      	ldr	r4, [pc, #44]	@ (8001360 <__libc_init_array+0x44>)
 8001332:	f000 fd69 	bl	8001e08 <_init>
 8001336:	1b64      	subs	r4, r4, r5
 8001338:	10a4      	asrs	r4, r4, #2
 800133a:	42a6      	cmp	r6, r4
 800133c:	d105      	bne.n	800134a <__libc_init_array+0x2e>
 800133e:	bd70      	pop	{r4, r5, r6, pc}
 8001340:	f855 3b04 	ldr.w	r3, [r5], #4
 8001344:	3601      	adds	r6, #1
 8001346:	4798      	blx	r3
 8001348:	e7ee      	b.n	8001328 <__libc_init_array+0xc>
 800134a:	f855 3b04 	ldr.w	r3, [r5], #4
 800134e:	3601      	adds	r6, #1
 8001350:	4798      	blx	r3
 8001352:	e7f2      	b.n	800133a <__libc_init_array+0x1e>
 8001354:	08001efc 	.word	0x08001efc
 8001358:	08001efc 	.word	0x08001efc
 800135c:	08001efc 	.word	0x08001efc
 8001360:	08001f00 	.word	0x08001f00

08001364 <__retarget_lock_init_recursive>:
 8001364:	4770      	bx	lr

08001366 <__retarget_lock_acquire_recursive>:
 8001366:	4770      	bx	lr

08001368 <__retarget_lock_release_recursive>:
 8001368:	4770      	bx	lr
	...

0800136c <_free_r>:
 800136c:	b538      	push	{r3, r4, r5, lr}
 800136e:	4605      	mov	r5, r0
 8001370:	2900      	cmp	r1, #0
 8001372:	d041      	beq.n	80013f8 <_free_r+0x8c>
 8001374:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001378:	1f0c      	subs	r4, r1, #4
 800137a:	2b00      	cmp	r3, #0
 800137c:	bfb8      	it	lt
 800137e:	18e4      	addlt	r4, r4, r3
 8001380:	f000 f8e0 	bl	8001544 <__malloc_lock>
 8001384:	4a1d      	ldr	r2, [pc, #116]	@ (80013fc <_free_r+0x90>)
 8001386:	6813      	ldr	r3, [r2, #0]
 8001388:	b933      	cbnz	r3, 8001398 <_free_r+0x2c>
 800138a:	6063      	str	r3, [r4, #4]
 800138c:	6014      	str	r4, [r2, #0]
 800138e:	4628      	mov	r0, r5
 8001390:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001394:	f000 b8dc 	b.w	8001550 <__malloc_unlock>
 8001398:	42a3      	cmp	r3, r4
 800139a:	d908      	bls.n	80013ae <_free_r+0x42>
 800139c:	6820      	ldr	r0, [r4, #0]
 800139e:	1821      	adds	r1, r4, r0
 80013a0:	428b      	cmp	r3, r1
 80013a2:	bf01      	itttt	eq
 80013a4:	6819      	ldreq	r1, [r3, #0]
 80013a6:	685b      	ldreq	r3, [r3, #4]
 80013a8:	1809      	addeq	r1, r1, r0
 80013aa:	6021      	streq	r1, [r4, #0]
 80013ac:	e7ed      	b.n	800138a <_free_r+0x1e>
 80013ae:	461a      	mov	r2, r3
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	b10b      	cbz	r3, 80013b8 <_free_r+0x4c>
 80013b4:	42a3      	cmp	r3, r4
 80013b6:	d9fa      	bls.n	80013ae <_free_r+0x42>
 80013b8:	6811      	ldr	r1, [r2, #0]
 80013ba:	1850      	adds	r0, r2, r1
 80013bc:	42a0      	cmp	r0, r4
 80013be:	d10b      	bne.n	80013d8 <_free_r+0x6c>
 80013c0:	6820      	ldr	r0, [r4, #0]
 80013c2:	4401      	add	r1, r0
 80013c4:	1850      	adds	r0, r2, r1
 80013c6:	6011      	str	r1, [r2, #0]
 80013c8:	4283      	cmp	r3, r0
 80013ca:	d1e0      	bne.n	800138e <_free_r+0x22>
 80013cc:	6818      	ldr	r0, [r3, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	4408      	add	r0, r1
 80013d2:	6053      	str	r3, [r2, #4]
 80013d4:	6010      	str	r0, [r2, #0]
 80013d6:	e7da      	b.n	800138e <_free_r+0x22>
 80013d8:	d902      	bls.n	80013e0 <_free_r+0x74>
 80013da:	230c      	movs	r3, #12
 80013dc:	602b      	str	r3, [r5, #0]
 80013de:	e7d6      	b.n	800138e <_free_r+0x22>
 80013e0:	6820      	ldr	r0, [r4, #0]
 80013e2:	1821      	adds	r1, r4, r0
 80013e4:	428b      	cmp	r3, r1
 80013e6:	bf02      	ittt	eq
 80013e8:	6819      	ldreq	r1, [r3, #0]
 80013ea:	685b      	ldreq	r3, [r3, #4]
 80013ec:	1809      	addeq	r1, r1, r0
 80013ee:	6063      	str	r3, [r4, #4]
 80013f0:	bf08      	it	eq
 80013f2:	6021      	streq	r1, [r4, #0]
 80013f4:	6054      	str	r4, [r2, #4]
 80013f6:	e7ca      	b.n	800138e <_free_r+0x22>
 80013f8:	bd38      	pop	{r3, r4, r5, pc}
 80013fa:	bf00      	nop
 80013fc:	200001c4 	.word	0x200001c4

08001400 <sbrk_aligned>:
 8001400:	b570      	push	{r4, r5, r6, lr}
 8001402:	4e0f      	ldr	r6, [pc, #60]	@ (8001440 <sbrk_aligned+0x40>)
 8001404:	460c      	mov	r4, r1
 8001406:	4605      	mov	r5, r0
 8001408:	6831      	ldr	r1, [r6, #0]
 800140a:	b911      	cbnz	r1, 8001412 <sbrk_aligned+0x12>
 800140c:	f000 fca8 	bl	8001d60 <_sbrk_r>
 8001410:	6030      	str	r0, [r6, #0]
 8001412:	4621      	mov	r1, r4
 8001414:	4628      	mov	r0, r5
 8001416:	f000 fca3 	bl	8001d60 <_sbrk_r>
 800141a:	1c43      	adds	r3, r0, #1
 800141c:	d103      	bne.n	8001426 <sbrk_aligned+0x26>
 800141e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001422:	4620      	mov	r0, r4
 8001424:	bd70      	pop	{r4, r5, r6, pc}
 8001426:	1cc4      	adds	r4, r0, #3
 8001428:	f024 0403 	bic.w	r4, r4, #3
 800142c:	42a0      	cmp	r0, r4
 800142e:	d0f8      	beq.n	8001422 <sbrk_aligned+0x22>
 8001430:	1a21      	subs	r1, r4, r0
 8001432:	4628      	mov	r0, r5
 8001434:	f000 fc94 	bl	8001d60 <_sbrk_r>
 8001438:	3001      	adds	r0, #1
 800143a:	d1f2      	bne.n	8001422 <sbrk_aligned+0x22>
 800143c:	e7ef      	b.n	800141e <sbrk_aligned+0x1e>
 800143e:	bf00      	nop
 8001440:	200001c0 	.word	0x200001c0

08001444 <_malloc_r>:
 8001444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001448:	1ccd      	adds	r5, r1, #3
 800144a:	4606      	mov	r6, r0
 800144c:	f025 0503 	bic.w	r5, r5, #3
 8001450:	3508      	adds	r5, #8
 8001452:	2d0c      	cmp	r5, #12
 8001454:	bf38      	it	cc
 8001456:	250c      	movcc	r5, #12
 8001458:	2d00      	cmp	r5, #0
 800145a:	db01      	blt.n	8001460 <_malloc_r+0x1c>
 800145c:	42a9      	cmp	r1, r5
 800145e:	d904      	bls.n	800146a <_malloc_r+0x26>
 8001460:	230c      	movs	r3, #12
 8001462:	6033      	str	r3, [r6, #0]
 8001464:	2000      	movs	r0, #0
 8001466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800146a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001540 <_malloc_r+0xfc>
 800146e:	f000 f869 	bl	8001544 <__malloc_lock>
 8001472:	f8d8 3000 	ldr.w	r3, [r8]
 8001476:	461c      	mov	r4, r3
 8001478:	bb44      	cbnz	r4, 80014cc <_malloc_r+0x88>
 800147a:	4629      	mov	r1, r5
 800147c:	4630      	mov	r0, r6
 800147e:	f7ff ffbf 	bl	8001400 <sbrk_aligned>
 8001482:	1c43      	adds	r3, r0, #1
 8001484:	4604      	mov	r4, r0
 8001486:	d158      	bne.n	800153a <_malloc_r+0xf6>
 8001488:	f8d8 4000 	ldr.w	r4, [r8]
 800148c:	4627      	mov	r7, r4
 800148e:	2f00      	cmp	r7, #0
 8001490:	d143      	bne.n	800151a <_malloc_r+0xd6>
 8001492:	2c00      	cmp	r4, #0
 8001494:	d04b      	beq.n	800152e <_malloc_r+0xea>
 8001496:	6823      	ldr	r3, [r4, #0]
 8001498:	4639      	mov	r1, r7
 800149a:	4630      	mov	r0, r6
 800149c:	eb04 0903 	add.w	r9, r4, r3
 80014a0:	f000 fc5e 	bl	8001d60 <_sbrk_r>
 80014a4:	4581      	cmp	r9, r0
 80014a6:	d142      	bne.n	800152e <_malloc_r+0xea>
 80014a8:	6821      	ldr	r1, [r4, #0]
 80014aa:	4630      	mov	r0, r6
 80014ac:	1a6d      	subs	r5, r5, r1
 80014ae:	4629      	mov	r1, r5
 80014b0:	f7ff ffa6 	bl	8001400 <sbrk_aligned>
 80014b4:	3001      	adds	r0, #1
 80014b6:	d03a      	beq.n	800152e <_malloc_r+0xea>
 80014b8:	6823      	ldr	r3, [r4, #0]
 80014ba:	442b      	add	r3, r5
 80014bc:	6023      	str	r3, [r4, #0]
 80014be:	f8d8 3000 	ldr.w	r3, [r8]
 80014c2:	685a      	ldr	r2, [r3, #4]
 80014c4:	bb62      	cbnz	r2, 8001520 <_malloc_r+0xdc>
 80014c6:	f8c8 7000 	str.w	r7, [r8]
 80014ca:	e00f      	b.n	80014ec <_malloc_r+0xa8>
 80014cc:	6822      	ldr	r2, [r4, #0]
 80014ce:	1b52      	subs	r2, r2, r5
 80014d0:	d420      	bmi.n	8001514 <_malloc_r+0xd0>
 80014d2:	2a0b      	cmp	r2, #11
 80014d4:	d917      	bls.n	8001506 <_malloc_r+0xc2>
 80014d6:	1961      	adds	r1, r4, r5
 80014d8:	42a3      	cmp	r3, r4
 80014da:	6025      	str	r5, [r4, #0]
 80014dc:	bf18      	it	ne
 80014de:	6059      	strne	r1, [r3, #4]
 80014e0:	6863      	ldr	r3, [r4, #4]
 80014e2:	bf08      	it	eq
 80014e4:	f8c8 1000 	streq.w	r1, [r8]
 80014e8:	5162      	str	r2, [r4, r5]
 80014ea:	604b      	str	r3, [r1, #4]
 80014ec:	4630      	mov	r0, r6
 80014ee:	f000 f82f 	bl	8001550 <__malloc_unlock>
 80014f2:	f104 000b 	add.w	r0, r4, #11
 80014f6:	1d23      	adds	r3, r4, #4
 80014f8:	f020 0007 	bic.w	r0, r0, #7
 80014fc:	1ac2      	subs	r2, r0, r3
 80014fe:	bf1c      	itt	ne
 8001500:	1a1b      	subne	r3, r3, r0
 8001502:	50a3      	strne	r3, [r4, r2]
 8001504:	e7af      	b.n	8001466 <_malloc_r+0x22>
 8001506:	6862      	ldr	r2, [r4, #4]
 8001508:	42a3      	cmp	r3, r4
 800150a:	bf0c      	ite	eq
 800150c:	f8c8 2000 	streq.w	r2, [r8]
 8001510:	605a      	strne	r2, [r3, #4]
 8001512:	e7eb      	b.n	80014ec <_malloc_r+0xa8>
 8001514:	4623      	mov	r3, r4
 8001516:	6864      	ldr	r4, [r4, #4]
 8001518:	e7ae      	b.n	8001478 <_malloc_r+0x34>
 800151a:	463c      	mov	r4, r7
 800151c:	687f      	ldr	r7, [r7, #4]
 800151e:	e7b6      	b.n	800148e <_malloc_r+0x4a>
 8001520:	461a      	mov	r2, r3
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	42a3      	cmp	r3, r4
 8001526:	d1fb      	bne.n	8001520 <_malloc_r+0xdc>
 8001528:	2300      	movs	r3, #0
 800152a:	6053      	str	r3, [r2, #4]
 800152c:	e7de      	b.n	80014ec <_malloc_r+0xa8>
 800152e:	230c      	movs	r3, #12
 8001530:	4630      	mov	r0, r6
 8001532:	6033      	str	r3, [r6, #0]
 8001534:	f000 f80c 	bl	8001550 <__malloc_unlock>
 8001538:	e794      	b.n	8001464 <_malloc_r+0x20>
 800153a:	6005      	str	r5, [r0, #0]
 800153c:	e7d6      	b.n	80014ec <_malloc_r+0xa8>
 800153e:	bf00      	nop
 8001540:	200001c4 	.word	0x200001c4

08001544 <__malloc_lock>:
 8001544:	4801      	ldr	r0, [pc, #4]	@ (800154c <__malloc_lock+0x8>)
 8001546:	f7ff bf0e 	b.w	8001366 <__retarget_lock_acquire_recursive>
 800154a:	bf00      	nop
 800154c:	200001bc 	.word	0x200001bc

08001550 <__malloc_unlock>:
 8001550:	4801      	ldr	r0, [pc, #4]	@ (8001558 <__malloc_unlock+0x8>)
 8001552:	f7ff bf09 	b.w	8001368 <__retarget_lock_release_recursive>
 8001556:	bf00      	nop
 8001558:	200001bc 	.word	0x200001bc

0800155c <__sfputc_r>:
 800155c:	6893      	ldr	r3, [r2, #8]
 800155e:	3b01      	subs	r3, #1
 8001560:	2b00      	cmp	r3, #0
 8001562:	b410      	push	{r4}
 8001564:	6093      	str	r3, [r2, #8]
 8001566:	da08      	bge.n	800157a <__sfputc_r+0x1e>
 8001568:	6994      	ldr	r4, [r2, #24]
 800156a:	42a3      	cmp	r3, r4
 800156c:	db01      	blt.n	8001572 <__sfputc_r+0x16>
 800156e:	290a      	cmp	r1, #10
 8001570:	d103      	bne.n	800157a <__sfputc_r+0x1e>
 8001572:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001576:	f7ff bdee 	b.w	8001156 <__swbuf_r>
 800157a:	6813      	ldr	r3, [r2, #0]
 800157c:	1c58      	adds	r0, r3, #1
 800157e:	6010      	str	r0, [r2, #0]
 8001580:	4608      	mov	r0, r1
 8001582:	7019      	strb	r1, [r3, #0]
 8001584:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001588:	4770      	bx	lr

0800158a <__sfputs_r>:
 800158a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800158c:	4606      	mov	r6, r0
 800158e:	460f      	mov	r7, r1
 8001590:	4614      	mov	r4, r2
 8001592:	18d5      	adds	r5, r2, r3
 8001594:	42ac      	cmp	r4, r5
 8001596:	d101      	bne.n	800159c <__sfputs_r+0x12>
 8001598:	2000      	movs	r0, #0
 800159a:	e007      	b.n	80015ac <__sfputs_r+0x22>
 800159c:	463a      	mov	r2, r7
 800159e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80015a2:	4630      	mov	r0, r6
 80015a4:	f7ff ffda 	bl	800155c <__sfputc_r>
 80015a8:	1c43      	adds	r3, r0, #1
 80015aa:	d1f3      	bne.n	8001594 <__sfputs_r+0xa>
 80015ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080015b0 <_vfiprintf_r>:
 80015b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015b4:	460d      	mov	r5, r1
 80015b6:	b09d      	sub	sp, #116	@ 0x74
 80015b8:	4614      	mov	r4, r2
 80015ba:	4698      	mov	r8, r3
 80015bc:	4606      	mov	r6, r0
 80015be:	b118      	cbz	r0, 80015c8 <_vfiprintf_r+0x18>
 80015c0:	6a03      	ldr	r3, [r0, #32]
 80015c2:	b90b      	cbnz	r3, 80015c8 <_vfiprintf_r+0x18>
 80015c4:	f7ff fcde 	bl	8000f84 <__sinit>
 80015c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80015ca:	07d9      	lsls	r1, r3, #31
 80015cc:	d405      	bmi.n	80015da <_vfiprintf_r+0x2a>
 80015ce:	89ab      	ldrh	r3, [r5, #12]
 80015d0:	059a      	lsls	r2, r3, #22
 80015d2:	d402      	bmi.n	80015da <_vfiprintf_r+0x2a>
 80015d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80015d6:	f7ff fec6 	bl	8001366 <__retarget_lock_acquire_recursive>
 80015da:	89ab      	ldrh	r3, [r5, #12]
 80015dc:	071b      	lsls	r3, r3, #28
 80015de:	d501      	bpl.n	80015e4 <_vfiprintf_r+0x34>
 80015e0:	692b      	ldr	r3, [r5, #16]
 80015e2:	b99b      	cbnz	r3, 800160c <_vfiprintf_r+0x5c>
 80015e4:	4629      	mov	r1, r5
 80015e6:	4630      	mov	r0, r6
 80015e8:	f7ff fdf4 	bl	80011d4 <__swsetup_r>
 80015ec:	b170      	cbz	r0, 800160c <_vfiprintf_r+0x5c>
 80015ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80015f0:	07dc      	lsls	r4, r3, #31
 80015f2:	d504      	bpl.n	80015fe <_vfiprintf_r+0x4e>
 80015f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015f8:	b01d      	add	sp, #116	@ 0x74
 80015fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80015fe:	89ab      	ldrh	r3, [r5, #12]
 8001600:	0598      	lsls	r0, r3, #22
 8001602:	d4f7      	bmi.n	80015f4 <_vfiprintf_r+0x44>
 8001604:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001606:	f7ff feaf 	bl	8001368 <__retarget_lock_release_recursive>
 800160a:	e7f3      	b.n	80015f4 <_vfiprintf_r+0x44>
 800160c:	2300      	movs	r3, #0
 800160e:	f8cd 800c 	str.w	r8, [sp, #12]
 8001612:	f04f 0901 	mov.w	r9, #1
 8001616:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 80017cc <_vfiprintf_r+0x21c>
 800161a:	9309      	str	r3, [sp, #36]	@ 0x24
 800161c:	2320      	movs	r3, #32
 800161e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001622:	2330      	movs	r3, #48	@ 0x30
 8001624:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001628:	4623      	mov	r3, r4
 800162a:	469a      	mov	sl, r3
 800162c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001630:	b10a      	cbz	r2, 8001636 <_vfiprintf_r+0x86>
 8001632:	2a25      	cmp	r2, #37	@ 0x25
 8001634:	d1f9      	bne.n	800162a <_vfiprintf_r+0x7a>
 8001636:	ebba 0b04 	subs.w	fp, sl, r4
 800163a:	d00b      	beq.n	8001654 <_vfiprintf_r+0xa4>
 800163c:	465b      	mov	r3, fp
 800163e:	4622      	mov	r2, r4
 8001640:	4629      	mov	r1, r5
 8001642:	4630      	mov	r0, r6
 8001644:	f7ff ffa1 	bl	800158a <__sfputs_r>
 8001648:	3001      	adds	r0, #1
 800164a:	f000 80a7 	beq.w	800179c <_vfiprintf_r+0x1ec>
 800164e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001650:	445a      	add	r2, fp
 8001652:	9209      	str	r2, [sp, #36]	@ 0x24
 8001654:	f89a 3000 	ldrb.w	r3, [sl]
 8001658:	2b00      	cmp	r3, #0
 800165a:	f000 809f 	beq.w	800179c <_vfiprintf_r+0x1ec>
 800165e:	2300      	movs	r3, #0
 8001660:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001664:	f10a 0a01 	add.w	sl, sl, #1
 8001668:	9304      	str	r3, [sp, #16]
 800166a:	9307      	str	r3, [sp, #28]
 800166c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001670:	931a      	str	r3, [sp, #104]	@ 0x68
 8001672:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001676:	4654      	mov	r4, sl
 8001678:	2205      	movs	r2, #5
 800167a:	4854      	ldr	r0, [pc, #336]	@ (80017cc <_vfiprintf_r+0x21c>)
 800167c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001680:	f000 fb7e 	bl	8001d80 <memchr>
 8001684:	9a04      	ldr	r2, [sp, #16]
 8001686:	b9d8      	cbnz	r0, 80016c0 <_vfiprintf_r+0x110>
 8001688:	06d1      	lsls	r1, r2, #27
 800168a:	bf44      	itt	mi
 800168c:	2320      	movmi	r3, #32
 800168e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001692:	0713      	lsls	r3, r2, #28
 8001694:	bf44      	itt	mi
 8001696:	232b      	movmi	r3, #43	@ 0x2b
 8001698:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800169c:	f89a 3000 	ldrb.w	r3, [sl]
 80016a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80016a2:	d015      	beq.n	80016d0 <_vfiprintf_r+0x120>
 80016a4:	9a07      	ldr	r2, [sp, #28]
 80016a6:	4654      	mov	r4, sl
 80016a8:	2000      	movs	r0, #0
 80016aa:	f04f 0c0a 	mov.w	ip, #10
 80016ae:	4621      	mov	r1, r4
 80016b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80016b4:	3b30      	subs	r3, #48	@ 0x30
 80016b6:	2b09      	cmp	r3, #9
 80016b8:	d94b      	bls.n	8001752 <_vfiprintf_r+0x1a2>
 80016ba:	b1b0      	cbz	r0, 80016ea <_vfiprintf_r+0x13a>
 80016bc:	9207      	str	r2, [sp, #28]
 80016be:	e014      	b.n	80016ea <_vfiprintf_r+0x13a>
 80016c0:	eba0 0308 	sub.w	r3, r0, r8
 80016c4:	46a2      	mov	sl, r4
 80016c6:	fa09 f303 	lsl.w	r3, r9, r3
 80016ca:	4313      	orrs	r3, r2
 80016cc:	9304      	str	r3, [sp, #16]
 80016ce:	e7d2      	b.n	8001676 <_vfiprintf_r+0xc6>
 80016d0:	9b03      	ldr	r3, [sp, #12]
 80016d2:	1d19      	adds	r1, r3, #4
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	9103      	str	r1, [sp, #12]
 80016da:	bfbb      	ittet	lt
 80016dc:	425b      	neglt	r3, r3
 80016de:	f042 0202 	orrlt.w	r2, r2, #2
 80016e2:	9307      	strge	r3, [sp, #28]
 80016e4:	9307      	strlt	r3, [sp, #28]
 80016e6:	bfb8      	it	lt
 80016e8:	9204      	strlt	r2, [sp, #16]
 80016ea:	7823      	ldrb	r3, [r4, #0]
 80016ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80016ee:	d10a      	bne.n	8001706 <_vfiprintf_r+0x156>
 80016f0:	7863      	ldrb	r3, [r4, #1]
 80016f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80016f4:	d132      	bne.n	800175c <_vfiprintf_r+0x1ac>
 80016f6:	9b03      	ldr	r3, [sp, #12]
 80016f8:	3402      	adds	r4, #2
 80016fa:	1d1a      	adds	r2, r3, #4
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001702:	9203      	str	r2, [sp, #12]
 8001704:	9305      	str	r3, [sp, #20]
 8001706:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80017dc <_vfiprintf_r+0x22c>
 800170a:	2203      	movs	r2, #3
 800170c:	7821      	ldrb	r1, [r4, #0]
 800170e:	4650      	mov	r0, sl
 8001710:	f000 fb36 	bl	8001d80 <memchr>
 8001714:	b138      	cbz	r0, 8001726 <_vfiprintf_r+0x176>
 8001716:	eba0 000a 	sub.w	r0, r0, sl
 800171a:	2240      	movs	r2, #64	@ 0x40
 800171c:	9b04      	ldr	r3, [sp, #16]
 800171e:	3401      	adds	r4, #1
 8001720:	4082      	lsls	r2, r0
 8001722:	4313      	orrs	r3, r2
 8001724:	9304      	str	r3, [sp, #16]
 8001726:	f814 1b01 	ldrb.w	r1, [r4], #1
 800172a:	2206      	movs	r2, #6
 800172c:	4828      	ldr	r0, [pc, #160]	@ (80017d0 <_vfiprintf_r+0x220>)
 800172e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001732:	f000 fb25 	bl	8001d80 <memchr>
 8001736:	2800      	cmp	r0, #0
 8001738:	d03f      	beq.n	80017ba <_vfiprintf_r+0x20a>
 800173a:	4b26      	ldr	r3, [pc, #152]	@ (80017d4 <_vfiprintf_r+0x224>)
 800173c:	bb1b      	cbnz	r3, 8001786 <_vfiprintf_r+0x1d6>
 800173e:	9b03      	ldr	r3, [sp, #12]
 8001740:	3307      	adds	r3, #7
 8001742:	f023 0307 	bic.w	r3, r3, #7
 8001746:	3308      	adds	r3, #8
 8001748:	9303      	str	r3, [sp, #12]
 800174a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800174c:	443b      	add	r3, r7
 800174e:	9309      	str	r3, [sp, #36]	@ 0x24
 8001750:	e76a      	b.n	8001628 <_vfiprintf_r+0x78>
 8001752:	fb0c 3202 	mla	r2, ip, r2, r3
 8001756:	460c      	mov	r4, r1
 8001758:	2001      	movs	r0, #1
 800175a:	e7a8      	b.n	80016ae <_vfiprintf_r+0xfe>
 800175c:	2300      	movs	r3, #0
 800175e:	3401      	adds	r4, #1
 8001760:	f04f 0c0a 	mov.w	ip, #10
 8001764:	4619      	mov	r1, r3
 8001766:	9305      	str	r3, [sp, #20]
 8001768:	4620      	mov	r0, r4
 800176a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800176e:	3a30      	subs	r2, #48	@ 0x30
 8001770:	2a09      	cmp	r2, #9
 8001772:	d903      	bls.n	800177c <_vfiprintf_r+0x1cc>
 8001774:	2b00      	cmp	r3, #0
 8001776:	d0c6      	beq.n	8001706 <_vfiprintf_r+0x156>
 8001778:	9105      	str	r1, [sp, #20]
 800177a:	e7c4      	b.n	8001706 <_vfiprintf_r+0x156>
 800177c:	fb0c 2101 	mla	r1, ip, r1, r2
 8001780:	4604      	mov	r4, r0
 8001782:	2301      	movs	r3, #1
 8001784:	e7f0      	b.n	8001768 <_vfiprintf_r+0x1b8>
 8001786:	ab03      	add	r3, sp, #12
 8001788:	462a      	mov	r2, r5
 800178a:	a904      	add	r1, sp, #16
 800178c:	4630      	mov	r0, r6
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <_vfiprintf_r+0x228>)
 8001792:	f3af 8000 	nop.w
 8001796:	4607      	mov	r7, r0
 8001798:	1c78      	adds	r0, r7, #1
 800179a:	d1d6      	bne.n	800174a <_vfiprintf_r+0x19a>
 800179c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800179e:	07d9      	lsls	r1, r3, #31
 80017a0:	d405      	bmi.n	80017ae <_vfiprintf_r+0x1fe>
 80017a2:	89ab      	ldrh	r3, [r5, #12]
 80017a4:	059a      	lsls	r2, r3, #22
 80017a6:	d402      	bmi.n	80017ae <_vfiprintf_r+0x1fe>
 80017a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80017aa:	f7ff fddd 	bl	8001368 <__retarget_lock_release_recursive>
 80017ae:	89ab      	ldrh	r3, [r5, #12]
 80017b0:	065b      	lsls	r3, r3, #25
 80017b2:	f53f af1f 	bmi.w	80015f4 <_vfiprintf_r+0x44>
 80017b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80017b8:	e71e      	b.n	80015f8 <_vfiprintf_r+0x48>
 80017ba:	ab03      	add	r3, sp, #12
 80017bc:	462a      	mov	r2, r5
 80017be:	a904      	add	r1, sp, #16
 80017c0:	4630      	mov	r0, r6
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	4b04      	ldr	r3, [pc, #16]	@ (80017d8 <_vfiprintf_r+0x228>)
 80017c6:	f000 f87d 	bl	80018c4 <_printf_i>
 80017ca:	e7e4      	b.n	8001796 <_vfiprintf_r+0x1e6>
 80017cc:	08001ec9 	.word	0x08001ec9
 80017d0:	08001ed3 	.word	0x08001ed3
 80017d4:	00000000 	.word	0x00000000
 80017d8:	0800158b 	.word	0x0800158b
 80017dc:	08001ecf 	.word	0x08001ecf

080017e0 <_printf_common>:
 80017e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80017e4:	4616      	mov	r6, r2
 80017e6:	4698      	mov	r8, r3
 80017e8:	688a      	ldr	r2, [r1, #8]
 80017ea:	4607      	mov	r7, r0
 80017ec:	690b      	ldr	r3, [r1, #16]
 80017ee:	460c      	mov	r4, r1
 80017f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80017f4:	4293      	cmp	r3, r2
 80017f6:	bfb8      	it	lt
 80017f8:	4613      	movlt	r3, r2
 80017fa:	6033      	str	r3, [r6, #0]
 80017fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001800:	b10a      	cbz	r2, 8001806 <_printf_common+0x26>
 8001802:	3301      	adds	r3, #1
 8001804:	6033      	str	r3, [r6, #0]
 8001806:	6823      	ldr	r3, [r4, #0]
 8001808:	0699      	lsls	r1, r3, #26
 800180a:	bf42      	ittt	mi
 800180c:	6833      	ldrmi	r3, [r6, #0]
 800180e:	3302      	addmi	r3, #2
 8001810:	6033      	strmi	r3, [r6, #0]
 8001812:	6825      	ldr	r5, [r4, #0]
 8001814:	f015 0506 	ands.w	r5, r5, #6
 8001818:	d106      	bne.n	8001828 <_printf_common+0x48>
 800181a:	f104 0a19 	add.w	sl, r4, #25
 800181e:	68e3      	ldr	r3, [r4, #12]
 8001820:	6832      	ldr	r2, [r6, #0]
 8001822:	1a9b      	subs	r3, r3, r2
 8001824:	42ab      	cmp	r3, r5
 8001826:	dc2b      	bgt.n	8001880 <_printf_common+0xa0>
 8001828:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800182c:	6822      	ldr	r2, [r4, #0]
 800182e:	3b00      	subs	r3, #0
 8001830:	bf18      	it	ne
 8001832:	2301      	movne	r3, #1
 8001834:	0692      	lsls	r2, r2, #26
 8001836:	d430      	bmi.n	800189a <_printf_common+0xba>
 8001838:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800183c:	4641      	mov	r1, r8
 800183e:	4638      	mov	r0, r7
 8001840:	47c8      	blx	r9
 8001842:	3001      	adds	r0, #1
 8001844:	d023      	beq.n	800188e <_printf_common+0xae>
 8001846:	6823      	ldr	r3, [r4, #0]
 8001848:	341a      	adds	r4, #26
 800184a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800184e:	f003 0306 	and.w	r3, r3, #6
 8001852:	2b04      	cmp	r3, #4
 8001854:	bf0a      	itet	eq
 8001856:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800185a:	2500      	movne	r5, #0
 800185c:	6833      	ldreq	r3, [r6, #0]
 800185e:	f04f 0600 	mov.w	r6, #0
 8001862:	bf08      	it	eq
 8001864:	1aed      	subeq	r5, r5, r3
 8001866:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800186a:	bf08      	it	eq
 800186c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001870:	4293      	cmp	r3, r2
 8001872:	bfc4      	itt	gt
 8001874:	1a9b      	subgt	r3, r3, r2
 8001876:	18ed      	addgt	r5, r5, r3
 8001878:	42b5      	cmp	r5, r6
 800187a:	d11a      	bne.n	80018b2 <_printf_common+0xd2>
 800187c:	2000      	movs	r0, #0
 800187e:	e008      	b.n	8001892 <_printf_common+0xb2>
 8001880:	2301      	movs	r3, #1
 8001882:	4652      	mov	r2, sl
 8001884:	4641      	mov	r1, r8
 8001886:	4638      	mov	r0, r7
 8001888:	47c8      	blx	r9
 800188a:	3001      	adds	r0, #1
 800188c:	d103      	bne.n	8001896 <_printf_common+0xb6>
 800188e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001892:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001896:	3501      	adds	r5, #1
 8001898:	e7c1      	b.n	800181e <_printf_common+0x3e>
 800189a:	18e1      	adds	r1, r4, r3
 800189c:	1c5a      	adds	r2, r3, #1
 800189e:	2030      	movs	r0, #48	@ 0x30
 80018a0:	3302      	adds	r3, #2
 80018a2:	4422      	add	r2, r4
 80018a4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80018a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80018ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80018b0:	e7c2      	b.n	8001838 <_printf_common+0x58>
 80018b2:	2301      	movs	r3, #1
 80018b4:	4622      	mov	r2, r4
 80018b6:	4641      	mov	r1, r8
 80018b8:	4638      	mov	r0, r7
 80018ba:	47c8      	blx	r9
 80018bc:	3001      	adds	r0, #1
 80018be:	d0e6      	beq.n	800188e <_printf_common+0xae>
 80018c0:	3601      	adds	r6, #1
 80018c2:	e7d9      	b.n	8001878 <_printf_common+0x98>

080018c4 <_printf_i>:
 80018c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80018c8:	7e0f      	ldrb	r7, [r1, #24]
 80018ca:	4691      	mov	r9, r2
 80018cc:	4680      	mov	r8, r0
 80018ce:	460c      	mov	r4, r1
 80018d0:	2f78      	cmp	r7, #120	@ 0x78
 80018d2:	469a      	mov	sl, r3
 80018d4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80018d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80018da:	d807      	bhi.n	80018ec <_printf_i+0x28>
 80018dc:	2f62      	cmp	r7, #98	@ 0x62
 80018de:	d80a      	bhi.n	80018f6 <_printf_i+0x32>
 80018e0:	2f00      	cmp	r7, #0
 80018e2:	f000 80d1 	beq.w	8001a88 <_printf_i+0x1c4>
 80018e6:	2f58      	cmp	r7, #88	@ 0x58
 80018e8:	f000 80b8 	beq.w	8001a5c <_printf_i+0x198>
 80018ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80018f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80018f4:	e03a      	b.n	800196c <_printf_i+0xa8>
 80018f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80018fa:	2b15      	cmp	r3, #21
 80018fc:	d8f6      	bhi.n	80018ec <_printf_i+0x28>
 80018fe:	a101      	add	r1, pc, #4	@ (adr r1, 8001904 <_printf_i+0x40>)
 8001900:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001904:	0800195d 	.word	0x0800195d
 8001908:	08001971 	.word	0x08001971
 800190c:	080018ed 	.word	0x080018ed
 8001910:	080018ed 	.word	0x080018ed
 8001914:	080018ed 	.word	0x080018ed
 8001918:	080018ed 	.word	0x080018ed
 800191c:	08001971 	.word	0x08001971
 8001920:	080018ed 	.word	0x080018ed
 8001924:	080018ed 	.word	0x080018ed
 8001928:	080018ed 	.word	0x080018ed
 800192c:	080018ed 	.word	0x080018ed
 8001930:	08001a6f 	.word	0x08001a6f
 8001934:	0800199b 	.word	0x0800199b
 8001938:	08001a29 	.word	0x08001a29
 800193c:	080018ed 	.word	0x080018ed
 8001940:	080018ed 	.word	0x080018ed
 8001944:	08001a91 	.word	0x08001a91
 8001948:	080018ed 	.word	0x080018ed
 800194c:	0800199b 	.word	0x0800199b
 8001950:	080018ed 	.word	0x080018ed
 8001954:	080018ed 	.word	0x080018ed
 8001958:	08001a31 	.word	0x08001a31
 800195c:	6833      	ldr	r3, [r6, #0]
 800195e:	1d1a      	adds	r2, r3, #4
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	6032      	str	r2, [r6, #0]
 8001964:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001968:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800196c:	2301      	movs	r3, #1
 800196e:	e09c      	b.n	8001aaa <_printf_i+0x1e6>
 8001970:	6833      	ldr	r3, [r6, #0]
 8001972:	6820      	ldr	r0, [r4, #0]
 8001974:	1d19      	adds	r1, r3, #4
 8001976:	6031      	str	r1, [r6, #0]
 8001978:	0606      	lsls	r6, r0, #24
 800197a:	d501      	bpl.n	8001980 <_printf_i+0xbc>
 800197c:	681d      	ldr	r5, [r3, #0]
 800197e:	e003      	b.n	8001988 <_printf_i+0xc4>
 8001980:	0645      	lsls	r5, r0, #25
 8001982:	d5fb      	bpl.n	800197c <_printf_i+0xb8>
 8001984:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001988:	2d00      	cmp	r5, #0
 800198a:	da03      	bge.n	8001994 <_printf_i+0xd0>
 800198c:	232d      	movs	r3, #45	@ 0x2d
 800198e:	426d      	negs	r5, r5
 8001990:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001994:	4858      	ldr	r0, [pc, #352]	@ (8001af8 <_printf_i+0x234>)
 8001996:	230a      	movs	r3, #10
 8001998:	e011      	b.n	80019be <_printf_i+0xfa>
 800199a:	6821      	ldr	r1, [r4, #0]
 800199c:	6833      	ldr	r3, [r6, #0]
 800199e:	0608      	lsls	r0, r1, #24
 80019a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80019a4:	d402      	bmi.n	80019ac <_printf_i+0xe8>
 80019a6:	0649      	lsls	r1, r1, #25
 80019a8:	bf48      	it	mi
 80019aa:	b2ad      	uxthmi	r5, r5
 80019ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80019ae:	6033      	str	r3, [r6, #0]
 80019b0:	4851      	ldr	r0, [pc, #324]	@ (8001af8 <_printf_i+0x234>)
 80019b2:	bf14      	ite	ne
 80019b4:	230a      	movne	r3, #10
 80019b6:	2308      	moveq	r3, #8
 80019b8:	2100      	movs	r1, #0
 80019ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80019be:	6866      	ldr	r6, [r4, #4]
 80019c0:	2e00      	cmp	r6, #0
 80019c2:	60a6      	str	r6, [r4, #8]
 80019c4:	db05      	blt.n	80019d2 <_printf_i+0x10e>
 80019c6:	6821      	ldr	r1, [r4, #0]
 80019c8:	432e      	orrs	r6, r5
 80019ca:	f021 0104 	bic.w	r1, r1, #4
 80019ce:	6021      	str	r1, [r4, #0]
 80019d0:	d04b      	beq.n	8001a6a <_printf_i+0x1a6>
 80019d2:	4616      	mov	r6, r2
 80019d4:	fbb5 f1f3 	udiv	r1, r5, r3
 80019d8:	fb03 5711 	mls	r7, r3, r1, r5
 80019dc:	5dc7      	ldrb	r7, [r0, r7]
 80019de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80019e2:	462f      	mov	r7, r5
 80019e4:	460d      	mov	r5, r1
 80019e6:	42bb      	cmp	r3, r7
 80019e8:	d9f4      	bls.n	80019d4 <_printf_i+0x110>
 80019ea:	2b08      	cmp	r3, #8
 80019ec:	d10b      	bne.n	8001a06 <_printf_i+0x142>
 80019ee:	6823      	ldr	r3, [r4, #0]
 80019f0:	07df      	lsls	r7, r3, #31
 80019f2:	d508      	bpl.n	8001a06 <_printf_i+0x142>
 80019f4:	6923      	ldr	r3, [r4, #16]
 80019f6:	6861      	ldr	r1, [r4, #4]
 80019f8:	4299      	cmp	r1, r3
 80019fa:	bfde      	ittt	le
 80019fc:	2330      	movle	r3, #48	@ 0x30
 80019fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001a02:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001a06:	1b92      	subs	r2, r2, r6
 8001a08:	6122      	str	r2, [r4, #16]
 8001a0a:	464b      	mov	r3, r9
 8001a0c:	aa03      	add	r2, sp, #12
 8001a0e:	4621      	mov	r1, r4
 8001a10:	4640      	mov	r0, r8
 8001a12:	f8cd a000 	str.w	sl, [sp]
 8001a16:	f7ff fee3 	bl	80017e0 <_printf_common>
 8001a1a:	3001      	adds	r0, #1
 8001a1c:	d14a      	bne.n	8001ab4 <_printf_i+0x1f0>
 8001a1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a22:	b004      	add	sp, #16
 8001a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a28:	6823      	ldr	r3, [r4, #0]
 8001a2a:	f043 0320 	orr.w	r3, r3, #32
 8001a2e:	6023      	str	r3, [r4, #0]
 8001a30:	2778      	movs	r7, #120	@ 0x78
 8001a32:	4832      	ldr	r0, [pc, #200]	@ (8001afc <_printf_i+0x238>)
 8001a34:	6823      	ldr	r3, [r4, #0]
 8001a36:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001a3a:	061f      	lsls	r7, r3, #24
 8001a3c:	6831      	ldr	r1, [r6, #0]
 8001a3e:	f851 5b04 	ldr.w	r5, [r1], #4
 8001a42:	d402      	bmi.n	8001a4a <_printf_i+0x186>
 8001a44:	065f      	lsls	r7, r3, #25
 8001a46:	bf48      	it	mi
 8001a48:	b2ad      	uxthmi	r5, r5
 8001a4a:	6031      	str	r1, [r6, #0]
 8001a4c:	07d9      	lsls	r1, r3, #31
 8001a4e:	bf44      	itt	mi
 8001a50:	f043 0320 	orrmi.w	r3, r3, #32
 8001a54:	6023      	strmi	r3, [r4, #0]
 8001a56:	b11d      	cbz	r5, 8001a60 <_printf_i+0x19c>
 8001a58:	2310      	movs	r3, #16
 8001a5a:	e7ad      	b.n	80019b8 <_printf_i+0xf4>
 8001a5c:	4826      	ldr	r0, [pc, #152]	@ (8001af8 <_printf_i+0x234>)
 8001a5e:	e7e9      	b.n	8001a34 <_printf_i+0x170>
 8001a60:	6823      	ldr	r3, [r4, #0]
 8001a62:	f023 0320 	bic.w	r3, r3, #32
 8001a66:	6023      	str	r3, [r4, #0]
 8001a68:	e7f6      	b.n	8001a58 <_printf_i+0x194>
 8001a6a:	4616      	mov	r6, r2
 8001a6c:	e7bd      	b.n	80019ea <_printf_i+0x126>
 8001a6e:	6833      	ldr	r3, [r6, #0]
 8001a70:	6825      	ldr	r5, [r4, #0]
 8001a72:	1d18      	adds	r0, r3, #4
 8001a74:	6961      	ldr	r1, [r4, #20]
 8001a76:	6030      	str	r0, [r6, #0]
 8001a78:	062e      	lsls	r6, r5, #24
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	d501      	bpl.n	8001a82 <_printf_i+0x1be>
 8001a7e:	6019      	str	r1, [r3, #0]
 8001a80:	e002      	b.n	8001a88 <_printf_i+0x1c4>
 8001a82:	0668      	lsls	r0, r5, #25
 8001a84:	d5fb      	bpl.n	8001a7e <_printf_i+0x1ba>
 8001a86:	8019      	strh	r1, [r3, #0]
 8001a88:	2300      	movs	r3, #0
 8001a8a:	4616      	mov	r6, r2
 8001a8c:	6123      	str	r3, [r4, #16]
 8001a8e:	e7bc      	b.n	8001a0a <_printf_i+0x146>
 8001a90:	6833      	ldr	r3, [r6, #0]
 8001a92:	2100      	movs	r1, #0
 8001a94:	1d1a      	adds	r2, r3, #4
 8001a96:	6032      	str	r2, [r6, #0]
 8001a98:	681e      	ldr	r6, [r3, #0]
 8001a9a:	6862      	ldr	r2, [r4, #4]
 8001a9c:	4630      	mov	r0, r6
 8001a9e:	f000 f96f 	bl	8001d80 <memchr>
 8001aa2:	b108      	cbz	r0, 8001aa8 <_printf_i+0x1e4>
 8001aa4:	1b80      	subs	r0, r0, r6
 8001aa6:	6060      	str	r0, [r4, #4]
 8001aa8:	6863      	ldr	r3, [r4, #4]
 8001aaa:	6123      	str	r3, [r4, #16]
 8001aac:	2300      	movs	r3, #0
 8001aae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001ab2:	e7aa      	b.n	8001a0a <_printf_i+0x146>
 8001ab4:	6923      	ldr	r3, [r4, #16]
 8001ab6:	4632      	mov	r2, r6
 8001ab8:	4649      	mov	r1, r9
 8001aba:	4640      	mov	r0, r8
 8001abc:	47d0      	blx	sl
 8001abe:	3001      	adds	r0, #1
 8001ac0:	d0ad      	beq.n	8001a1e <_printf_i+0x15a>
 8001ac2:	6823      	ldr	r3, [r4, #0]
 8001ac4:	079b      	lsls	r3, r3, #30
 8001ac6:	d413      	bmi.n	8001af0 <_printf_i+0x22c>
 8001ac8:	68e0      	ldr	r0, [r4, #12]
 8001aca:	9b03      	ldr	r3, [sp, #12]
 8001acc:	4298      	cmp	r0, r3
 8001ace:	bfb8      	it	lt
 8001ad0:	4618      	movlt	r0, r3
 8001ad2:	e7a6      	b.n	8001a22 <_printf_i+0x15e>
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	4632      	mov	r2, r6
 8001ad8:	4649      	mov	r1, r9
 8001ada:	4640      	mov	r0, r8
 8001adc:	47d0      	blx	sl
 8001ade:	3001      	adds	r0, #1
 8001ae0:	d09d      	beq.n	8001a1e <_printf_i+0x15a>
 8001ae2:	3501      	adds	r5, #1
 8001ae4:	68e3      	ldr	r3, [r4, #12]
 8001ae6:	9903      	ldr	r1, [sp, #12]
 8001ae8:	1a5b      	subs	r3, r3, r1
 8001aea:	42ab      	cmp	r3, r5
 8001aec:	dcf2      	bgt.n	8001ad4 <_printf_i+0x210>
 8001aee:	e7eb      	b.n	8001ac8 <_printf_i+0x204>
 8001af0:	2500      	movs	r5, #0
 8001af2:	f104 0619 	add.w	r6, r4, #25
 8001af6:	e7f5      	b.n	8001ae4 <_printf_i+0x220>
 8001af8:	08001eda 	.word	0x08001eda
 8001afc:	08001eeb 	.word	0x08001eeb

08001b00 <__sflush_r>:
 8001b00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b08:	0716      	lsls	r6, r2, #28
 8001b0a:	4605      	mov	r5, r0
 8001b0c:	460c      	mov	r4, r1
 8001b0e:	d454      	bmi.n	8001bba <__sflush_r+0xba>
 8001b10:	684b      	ldr	r3, [r1, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	dc02      	bgt.n	8001b1c <__sflush_r+0x1c>
 8001b16:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	dd48      	ble.n	8001bae <__sflush_r+0xae>
 8001b1c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001b1e:	2e00      	cmp	r6, #0
 8001b20:	d045      	beq.n	8001bae <__sflush_r+0xae>
 8001b22:	2300      	movs	r3, #0
 8001b24:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8001b28:	682f      	ldr	r7, [r5, #0]
 8001b2a:	6a21      	ldr	r1, [r4, #32]
 8001b2c:	602b      	str	r3, [r5, #0]
 8001b2e:	d030      	beq.n	8001b92 <__sflush_r+0x92>
 8001b30:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001b32:	89a3      	ldrh	r3, [r4, #12]
 8001b34:	0759      	lsls	r1, r3, #29
 8001b36:	d505      	bpl.n	8001b44 <__sflush_r+0x44>
 8001b38:	6863      	ldr	r3, [r4, #4]
 8001b3a:	1ad2      	subs	r2, r2, r3
 8001b3c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001b3e:	b10b      	cbz	r3, 8001b44 <__sflush_r+0x44>
 8001b40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001b42:	1ad2      	subs	r2, r2, r3
 8001b44:	2300      	movs	r3, #0
 8001b46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001b48:	6a21      	ldr	r1, [r4, #32]
 8001b4a:	4628      	mov	r0, r5
 8001b4c:	47b0      	blx	r6
 8001b4e:	1c43      	adds	r3, r0, #1
 8001b50:	89a3      	ldrh	r3, [r4, #12]
 8001b52:	d106      	bne.n	8001b62 <__sflush_r+0x62>
 8001b54:	6829      	ldr	r1, [r5, #0]
 8001b56:	291d      	cmp	r1, #29
 8001b58:	d82b      	bhi.n	8001bb2 <__sflush_r+0xb2>
 8001b5a:	4a2a      	ldr	r2, [pc, #168]	@ (8001c04 <__sflush_r+0x104>)
 8001b5c:	40ca      	lsrs	r2, r1
 8001b5e:	07d6      	lsls	r6, r2, #31
 8001b60:	d527      	bpl.n	8001bb2 <__sflush_r+0xb2>
 8001b62:	2200      	movs	r2, #0
 8001b64:	04d9      	lsls	r1, r3, #19
 8001b66:	6062      	str	r2, [r4, #4]
 8001b68:	6922      	ldr	r2, [r4, #16]
 8001b6a:	6022      	str	r2, [r4, #0]
 8001b6c:	d504      	bpl.n	8001b78 <__sflush_r+0x78>
 8001b6e:	1c42      	adds	r2, r0, #1
 8001b70:	d101      	bne.n	8001b76 <__sflush_r+0x76>
 8001b72:	682b      	ldr	r3, [r5, #0]
 8001b74:	b903      	cbnz	r3, 8001b78 <__sflush_r+0x78>
 8001b76:	6560      	str	r0, [r4, #84]	@ 0x54
 8001b78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001b7a:	602f      	str	r7, [r5, #0]
 8001b7c:	b1b9      	cbz	r1, 8001bae <__sflush_r+0xae>
 8001b7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001b82:	4299      	cmp	r1, r3
 8001b84:	d002      	beq.n	8001b8c <__sflush_r+0x8c>
 8001b86:	4628      	mov	r0, r5
 8001b88:	f7ff fbf0 	bl	800136c <_free_r>
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	6363      	str	r3, [r4, #52]	@ 0x34
 8001b90:	e00d      	b.n	8001bae <__sflush_r+0xae>
 8001b92:	2301      	movs	r3, #1
 8001b94:	4628      	mov	r0, r5
 8001b96:	47b0      	blx	r6
 8001b98:	4602      	mov	r2, r0
 8001b9a:	1c50      	adds	r0, r2, #1
 8001b9c:	d1c9      	bne.n	8001b32 <__sflush_r+0x32>
 8001b9e:	682b      	ldr	r3, [r5, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d0c6      	beq.n	8001b32 <__sflush_r+0x32>
 8001ba4:	2b1d      	cmp	r3, #29
 8001ba6:	d001      	beq.n	8001bac <__sflush_r+0xac>
 8001ba8:	2b16      	cmp	r3, #22
 8001baa:	d11d      	bne.n	8001be8 <__sflush_r+0xe8>
 8001bac:	602f      	str	r7, [r5, #0]
 8001bae:	2000      	movs	r0, #0
 8001bb0:	e021      	b.n	8001bf6 <__sflush_r+0xf6>
 8001bb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001bb6:	b21b      	sxth	r3, r3
 8001bb8:	e01a      	b.n	8001bf0 <__sflush_r+0xf0>
 8001bba:	690f      	ldr	r7, [r1, #16]
 8001bbc:	2f00      	cmp	r7, #0
 8001bbe:	d0f6      	beq.n	8001bae <__sflush_r+0xae>
 8001bc0:	0793      	lsls	r3, r2, #30
 8001bc2:	680e      	ldr	r6, [r1, #0]
 8001bc4:	600f      	str	r7, [r1, #0]
 8001bc6:	bf0c      	ite	eq
 8001bc8:	694b      	ldreq	r3, [r1, #20]
 8001bca:	2300      	movne	r3, #0
 8001bcc:	eba6 0807 	sub.w	r8, r6, r7
 8001bd0:	608b      	str	r3, [r1, #8]
 8001bd2:	f1b8 0f00 	cmp.w	r8, #0
 8001bd6:	ddea      	ble.n	8001bae <__sflush_r+0xae>
 8001bd8:	4643      	mov	r3, r8
 8001bda:	463a      	mov	r2, r7
 8001bdc:	6a21      	ldr	r1, [r4, #32]
 8001bde:	4628      	mov	r0, r5
 8001be0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8001be2:	47b0      	blx	r6
 8001be4:	2800      	cmp	r0, #0
 8001be6:	dc08      	bgt.n	8001bfa <__sflush_r+0xfa>
 8001be8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001bec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bf4:	81a3      	strh	r3, [r4, #12]
 8001bf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bfa:	4407      	add	r7, r0
 8001bfc:	eba8 0800 	sub.w	r8, r8, r0
 8001c00:	e7e7      	b.n	8001bd2 <__sflush_r+0xd2>
 8001c02:	bf00      	nop
 8001c04:	20400001 	.word	0x20400001

08001c08 <_fflush_r>:
 8001c08:	b538      	push	{r3, r4, r5, lr}
 8001c0a:	690b      	ldr	r3, [r1, #16]
 8001c0c:	4605      	mov	r5, r0
 8001c0e:	460c      	mov	r4, r1
 8001c10:	b913      	cbnz	r3, 8001c18 <_fflush_r+0x10>
 8001c12:	2500      	movs	r5, #0
 8001c14:	4628      	mov	r0, r5
 8001c16:	bd38      	pop	{r3, r4, r5, pc}
 8001c18:	b118      	cbz	r0, 8001c22 <_fflush_r+0x1a>
 8001c1a:	6a03      	ldr	r3, [r0, #32]
 8001c1c:	b90b      	cbnz	r3, 8001c22 <_fflush_r+0x1a>
 8001c1e:	f7ff f9b1 	bl	8000f84 <__sinit>
 8001c22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d0f3      	beq.n	8001c12 <_fflush_r+0xa>
 8001c2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001c2c:	07d0      	lsls	r0, r2, #31
 8001c2e:	d404      	bmi.n	8001c3a <_fflush_r+0x32>
 8001c30:	0599      	lsls	r1, r3, #22
 8001c32:	d402      	bmi.n	8001c3a <_fflush_r+0x32>
 8001c34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001c36:	f7ff fb96 	bl	8001366 <__retarget_lock_acquire_recursive>
 8001c3a:	4628      	mov	r0, r5
 8001c3c:	4621      	mov	r1, r4
 8001c3e:	f7ff ff5f 	bl	8001b00 <__sflush_r>
 8001c42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001c44:	4605      	mov	r5, r0
 8001c46:	07da      	lsls	r2, r3, #31
 8001c48:	d4e4      	bmi.n	8001c14 <_fflush_r+0xc>
 8001c4a:	89a3      	ldrh	r3, [r4, #12]
 8001c4c:	059b      	lsls	r3, r3, #22
 8001c4e:	d4e1      	bmi.n	8001c14 <_fflush_r+0xc>
 8001c50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001c52:	f7ff fb89 	bl	8001368 <__retarget_lock_release_recursive>
 8001c56:	e7dd      	b.n	8001c14 <_fflush_r+0xc>

08001c58 <__swhatbuf_r>:
 8001c58:	b570      	push	{r4, r5, r6, lr}
 8001c5a:	460c      	mov	r4, r1
 8001c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c60:	b096      	sub	sp, #88	@ 0x58
 8001c62:	4615      	mov	r5, r2
 8001c64:	2900      	cmp	r1, #0
 8001c66:	461e      	mov	r6, r3
 8001c68:	da0c      	bge.n	8001c84 <__swhatbuf_r+0x2c>
 8001c6a:	89a3      	ldrh	r3, [r4, #12]
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001c72:	bf14      	ite	ne
 8001c74:	2340      	movne	r3, #64	@ 0x40
 8001c76:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8001c7a:	2000      	movs	r0, #0
 8001c7c:	6031      	str	r1, [r6, #0]
 8001c7e:	602b      	str	r3, [r5, #0]
 8001c80:	b016      	add	sp, #88	@ 0x58
 8001c82:	bd70      	pop	{r4, r5, r6, pc}
 8001c84:	466a      	mov	r2, sp
 8001c86:	f000 f849 	bl	8001d1c <_fstat_r>
 8001c8a:	2800      	cmp	r0, #0
 8001c8c:	dbed      	blt.n	8001c6a <__swhatbuf_r+0x12>
 8001c8e:	9901      	ldr	r1, [sp, #4]
 8001c90:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8001c94:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8001c98:	4259      	negs	r1, r3
 8001c9a:	4159      	adcs	r1, r3
 8001c9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ca0:	e7eb      	b.n	8001c7a <__swhatbuf_r+0x22>

08001ca2 <__smakebuf_r>:
 8001ca2:	898b      	ldrh	r3, [r1, #12]
 8001ca4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001ca6:	079d      	lsls	r5, r3, #30
 8001ca8:	4606      	mov	r6, r0
 8001caa:	460c      	mov	r4, r1
 8001cac:	d507      	bpl.n	8001cbe <__smakebuf_r+0x1c>
 8001cae:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8001cb2:	6023      	str	r3, [r4, #0]
 8001cb4:	6123      	str	r3, [r4, #16]
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	6163      	str	r3, [r4, #20]
 8001cba:	b003      	add	sp, #12
 8001cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cbe:	ab01      	add	r3, sp, #4
 8001cc0:	466a      	mov	r2, sp
 8001cc2:	f7ff ffc9 	bl	8001c58 <__swhatbuf_r>
 8001cc6:	9f00      	ldr	r7, [sp, #0]
 8001cc8:	4605      	mov	r5, r0
 8001cca:	4630      	mov	r0, r6
 8001ccc:	4639      	mov	r1, r7
 8001cce:	f7ff fbb9 	bl	8001444 <_malloc_r>
 8001cd2:	b948      	cbnz	r0, 8001ce8 <__smakebuf_r+0x46>
 8001cd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001cd8:	059a      	lsls	r2, r3, #22
 8001cda:	d4ee      	bmi.n	8001cba <__smakebuf_r+0x18>
 8001cdc:	f023 0303 	bic.w	r3, r3, #3
 8001ce0:	f043 0302 	orr.w	r3, r3, #2
 8001ce4:	81a3      	strh	r3, [r4, #12]
 8001ce6:	e7e2      	b.n	8001cae <__smakebuf_r+0xc>
 8001ce8:	89a3      	ldrh	r3, [r4, #12]
 8001cea:	6020      	str	r0, [r4, #0]
 8001cec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cf0:	81a3      	strh	r3, [r4, #12]
 8001cf2:	9b01      	ldr	r3, [sp, #4]
 8001cf4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8001cf8:	b15b      	cbz	r3, 8001d12 <__smakebuf_r+0x70>
 8001cfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001cfe:	4630      	mov	r0, r6
 8001d00:	f000 f81e 	bl	8001d40 <_isatty_r>
 8001d04:	b128      	cbz	r0, 8001d12 <__smakebuf_r+0x70>
 8001d06:	89a3      	ldrh	r3, [r4, #12]
 8001d08:	f023 0303 	bic.w	r3, r3, #3
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	81a3      	strh	r3, [r4, #12]
 8001d12:	89a3      	ldrh	r3, [r4, #12]
 8001d14:	431d      	orrs	r5, r3
 8001d16:	81a5      	strh	r5, [r4, #12]
 8001d18:	e7cf      	b.n	8001cba <__smakebuf_r+0x18>
	...

08001d1c <_fstat_r>:
 8001d1c:	b538      	push	{r3, r4, r5, lr}
 8001d1e:	2300      	movs	r3, #0
 8001d20:	4d06      	ldr	r5, [pc, #24]	@ (8001d3c <_fstat_r+0x20>)
 8001d22:	4604      	mov	r4, r0
 8001d24:	4608      	mov	r0, r1
 8001d26:	4611      	mov	r1, r2
 8001d28:	602b      	str	r3, [r5, #0]
 8001d2a:	f000 f83f 	bl	8001dac <_fstat>
 8001d2e:	1c43      	adds	r3, r0, #1
 8001d30:	d102      	bne.n	8001d38 <_fstat_r+0x1c>
 8001d32:	682b      	ldr	r3, [r5, #0]
 8001d34:	b103      	cbz	r3, 8001d38 <_fstat_r+0x1c>
 8001d36:	6023      	str	r3, [r4, #0]
 8001d38:	bd38      	pop	{r3, r4, r5, pc}
 8001d3a:	bf00      	nop
 8001d3c:	200001b8 	.word	0x200001b8

08001d40 <_isatty_r>:
 8001d40:	b538      	push	{r3, r4, r5, lr}
 8001d42:	2300      	movs	r3, #0
 8001d44:	4d05      	ldr	r5, [pc, #20]	@ (8001d5c <_isatty_r+0x1c>)
 8001d46:	4604      	mov	r4, r0
 8001d48:	4608      	mov	r0, r1
 8001d4a:	602b      	str	r3, [r5, #0]
 8001d4c:	f000 f836 	bl	8001dbc <_isatty>
 8001d50:	1c43      	adds	r3, r0, #1
 8001d52:	d102      	bne.n	8001d5a <_isatty_r+0x1a>
 8001d54:	682b      	ldr	r3, [r5, #0]
 8001d56:	b103      	cbz	r3, 8001d5a <_isatty_r+0x1a>
 8001d58:	6023      	str	r3, [r4, #0]
 8001d5a:	bd38      	pop	{r3, r4, r5, pc}
 8001d5c:	200001b8 	.word	0x200001b8

08001d60 <_sbrk_r>:
 8001d60:	b538      	push	{r3, r4, r5, lr}
 8001d62:	2300      	movs	r3, #0
 8001d64:	4d05      	ldr	r5, [pc, #20]	@ (8001d7c <_sbrk_r+0x1c>)
 8001d66:	4604      	mov	r4, r0
 8001d68:	4608      	mov	r0, r1
 8001d6a:	602b      	str	r3, [r5, #0]
 8001d6c:	f000 f83e 	bl	8001dec <_sbrk>
 8001d70:	1c43      	adds	r3, r0, #1
 8001d72:	d102      	bne.n	8001d7a <_sbrk_r+0x1a>
 8001d74:	682b      	ldr	r3, [r5, #0]
 8001d76:	b103      	cbz	r3, 8001d7a <_sbrk_r+0x1a>
 8001d78:	6023      	str	r3, [r4, #0]
 8001d7a:	bd38      	pop	{r3, r4, r5, pc}
 8001d7c:	200001b8 	.word	0x200001b8

08001d80 <memchr>:
 8001d80:	b2c9      	uxtb	r1, r1
 8001d82:	4603      	mov	r3, r0
 8001d84:	4402      	add	r2, r0
 8001d86:	b510      	push	{r4, lr}
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	d101      	bne.n	8001d92 <memchr+0x12>
 8001d8e:	2000      	movs	r0, #0
 8001d90:	e003      	b.n	8001d9a <memchr+0x1a>
 8001d92:	7804      	ldrb	r4, [r0, #0]
 8001d94:	3301      	adds	r3, #1
 8001d96:	428c      	cmp	r4, r1
 8001d98:	d1f6      	bne.n	8001d88 <memchr+0x8>
 8001d9a:	bd10      	pop	{r4, pc}

08001d9c <_close>:
 8001d9c:	4b02      	ldr	r3, [pc, #8]	@ (8001da8 <_close+0xc>)
 8001d9e:	2258      	movs	r2, #88	@ 0x58
 8001da0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	4770      	bx	lr
 8001da8:	200001b8 	.word	0x200001b8

08001dac <_fstat>:
 8001dac:	4b02      	ldr	r3, [pc, #8]	@ (8001db8 <_fstat+0xc>)
 8001dae:	2258      	movs	r2, #88	@ 0x58
 8001db0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	4770      	bx	lr
 8001db8:	200001b8 	.word	0x200001b8

08001dbc <_isatty>:
 8001dbc:	4b02      	ldr	r3, [pc, #8]	@ (8001dc8 <_isatty+0xc>)
 8001dbe:	2258      	movs	r2, #88	@ 0x58
 8001dc0:	2000      	movs	r0, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	200001b8 	.word	0x200001b8

08001dcc <_lseek>:
 8001dcc:	4b02      	ldr	r3, [pc, #8]	@ (8001dd8 <_lseek+0xc>)
 8001dce:	2258      	movs	r2, #88	@ 0x58
 8001dd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	4770      	bx	lr
 8001dd8:	200001b8 	.word	0x200001b8

08001ddc <_read>:
 8001ddc:	4b02      	ldr	r3, [pc, #8]	@ (8001de8 <_read+0xc>)
 8001dde:	2258      	movs	r2, #88	@ 0x58
 8001de0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	4770      	bx	lr
 8001de8:	200001b8 	.word	0x200001b8

08001dec <_sbrk>:
 8001dec:	4a04      	ldr	r2, [pc, #16]	@ (8001e00 <_sbrk+0x14>)
 8001dee:	4603      	mov	r3, r0
 8001df0:	6811      	ldr	r1, [r2, #0]
 8001df2:	b909      	cbnz	r1, 8001df8 <_sbrk+0xc>
 8001df4:	4903      	ldr	r1, [pc, #12]	@ (8001e04 <_sbrk+0x18>)
 8001df6:	6011      	str	r1, [r2, #0]
 8001df8:	6810      	ldr	r0, [r2, #0]
 8001dfa:	4403      	add	r3, r0
 8001dfc:	6013      	str	r3, [r2, #0]
 8001dfe:	4770      	bx	lr
 8001e00:	200001c8 	.word	0x200001c8
 8001e04:	200001d0 	.word	0x200001d0

08001e08 <_init>:
 8001e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e0a:	bf00      	nop
 8001e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e0e:	bc08      	pop	{r3}
 8001e10:	469e      	mov	lr, r3
 8001e12:	4770      	bx	lr

08001e14 <_fini>:
 8001e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e16:	bf00      	nop
 8001e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e1a:	bc08      	pop	{r3}
 8001e1c:	469e      	mov	lr, r3
 8001e1e:	4770      	bx	lr
