// Seed: 3509700898
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output wand id_4,
    input wire id_5
    , id_12,
    input uwire id_6,
    input wand id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply1 id_10
);
  assign module_0 = 1;
  assign module_1.id_2 = 0;
  id_13(
      1, 1
  );
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wor id_6
);
  assign id_5 = 1 == 1'b0 - id_6;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_4,
      id_2,
      id_0,
      id_4,
      id_6,
      id_6,
      id_3,
      id_3,
      id_3
  );
  wire id_9;
  assign id_0 = id_6;
  wire id_10;
endmodule
