`timescale 1ns / 1ps

module instruction_fetch(
   input wire clk,             // æ—¶é’Ÿä¿¡å·
   input wire rst,             // å¤ä½ä¿¡å·
   input wire [31:0] PC,       // ç¨‹åºè®¡æ•°å™?
   output [31:0] instruction // è¾“å‡ºæŒ‡ä»¤
    );

    instructionROM inst_rom (
        .clka(clk),
        .addra(PC[15:2]),
        .douta(instruction)
    );
    


endmodule
