
TestButton.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a0c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002b18  08002b18  00012b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b38  08002b38  00020050  2**0
                  CONTENTS
  4 .ARM          00000000  08002b38  08002b38  00020050  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b38  08002b38  00020050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b38  08002b38  00012b38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b3c  08002b3c  00012b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000050  20000000  08002b40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  20000050  08002b90  00020050  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000f4  08002b90  000200f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009304  00000000  00000000  00020079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a4d  00000000  00000000  0002937d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a38  00000000  00000000  0002add0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  0002b808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b47  00000000  00000000  0002c148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c274  00000000  00000000  00042c8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008224c  00000000  00000000  0004ef03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d114f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002890  00000000  00000000  000d11a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000050 	.word	0x20000050
 8000128:	00000000 	.word	0x00000000
 800012c:	08002b00 	.word	0x08002b00

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000054 	.word	0x20000054
 8000148:	08002b00 	.word	0x08002b00

0800014c <button_reading>:
/*Buffer store button flag when press*/
static uint8_t buttonPressed_flag[NO_OF_BUTTONS] = {0,0,0};
/*Buffer input pin*/
uint16_t INPUT_BUTTON[NO_OF_BUTTONS] = {BUTTON1_Pin, BUTTON2_Pin, BUTTON3_Pin};
/*Read input then set button flag*/
void button_reading(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e047      	b.n	80001e8 <button_reading+0x9c>
		Reg2[i] = Reg1[i];
 8000158:	4a27      	ldr	r2, [pc, #156]	; (80001f8 <button_reading+0xac>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	4413      	add	r3, r2
 800015e:	7819      	ldrb	r1, [r3, #0]
 8000160:	4a26      	ldr	r2, [pc, #152]	; (80001fc <button_reading+0xb0>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	4413      	add	r3, r2
 8000166:	460a      	mov	r2, r1
 8000168:	701a      	strb	r2, [r3, #0]
		Reg1[i] = Reg0[i];
 800016a:	4a25      	ldr	r2, [pc, #148]	; (8000200 <button_reading+0xb4>)
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	4413      	add	r3, r2
 8000170:	7819      	ldrb	r1, [r3, #0]
 8000172:	4a21      	ldr	r2, [pc, #132]	; (80001f8 <button_reading+0xac>)
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	4413      	add	r3, r2
 8000178:	460a      	mov	r2, r1
 800017a:	701a      	strb	r2, [r3, #0]
		Reg0[i] = HAL_GPIO_ReadPin(BUTTON_PORT, INPUT_BUTTON[i]);
 800017c:	4a21      	ldr	r2, [pc, #132]	; (8000204 <button_reading+0xb8>)
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000184:	4619      	mov	r1, r3
 8000186:	4820      	ldr	r0, [pc, #128]	; (8000208 <button_reading+0xbc>)
 8000188:	f001 fc92 	bl	8001ab0 <HAL_GPIO_ReadPin>
 800018c:	4603      	mov	r3, r0
 800018e:	4619      	mov	r1, r3
 8000190:	4a1b      	ldr	r2, [pc, #108]	; (8000200 <button_reading+0xb4>)
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	4413      	add	r3, r2
 8000196:	460a      	mov	r2, r1
 8000198:	701a      	strb	r2, [r3, #0]
		if(Reg1[i] == Reg2[i]){
 800019a:	4a17      	ldr	r2, [pc, #92]	; (80001f8 <button_reading+0xac>)
 800019c:	687b      	ldr	r3, [r7, #4]
 800019e:	4413      	add	r3, r2
 80001a0:	781a      	ldrb	r2, [r3, #0]
 80001a2:	4916      	ldr	r1, [pc, #88]	; (80001fc <button_reading+0xb0>)
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	440b      	add	r3, r1
 80001a8:	781b      	ldrb	r3, [r3, #0]
 80001aa:	429a      	cmp	r2, r3
 80001ac:	d119      	bne.n	80001e2 <button_reading+0x96>
			Reg3[i] = Reg2[i];
 80001ae:	4a13      	ldr	r2, [pc, #76]	; (80001fc <button_reading+0xb0>)
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	4413      	add	r3, r2
 80001b4:	7819      	ldrb	r1, [r3, #0]
 80001b6:	4a15      	ldr	r2, [pc, #84]	; (800020c <button_reading+0xc0>)
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	4413      	add	r3, r2
 80001bc:	460a      	mov	r2, r1
 80001be:	701a      	strb	r2, [r3, #0]
			if(Reg3[i] == BUTTON_PRESSED){
 80001c0:	4a12      	ldr	r2, [pc, #72]	; (800020c <button_reading+0xc0>)
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	4413      	add	r3, r2
 80001c6:	781b      	ldrb	r3, [r3, #0]
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d105      	bne.n	80001d8 <button_reading+0x8c>
				buttonPressed_flag[i]  = 1;
 80001cc:	4a10      	ldr	r2, [pc, #64]	; (8000210 <button_reading+0xc4>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	4413      	add	r3, r2
 80001d2:	2201      	movs	r2, #1
 80001d4:	701a      	strb	r2, [r3, #0]
 80001d6:	e004      	b.n	80001e2 <button_reading+0x96>
			}
			else{
				buttonPressed_flag[i] = 0;
 80001d8:	4a0d      	ldr	r2, [pc, #52]	; (8000210 <button_reading+0xc4>)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4413      	add	r3, r2
 80001de:	2200      	movs	r2, #0
 80001e0:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	3301      	adds	r3, #1
 80001e6:	607b      	str	r3, [r7, #4]
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	2b02      	cmp	r3, #2
 80001ec:	ddb4      	ble.n	8000158 <button_reading+0xc>
			}
		}
	}
}
 80001ee:	bf00      	nop
 80001f0:	bf00      	nop
 80001f2:	3708      	adds	r7, #8
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bd80      	pop	{r7, pc}
 80001f8:	20000074 	.word	0x20000074
 80001fc:	20000078 	.word	0x20000078
 8000200:	20000070 	.word	0x20000070
 8000204:	20000000 	.word	0x20000000
 8000208:	40010c00 	.word	0x40010c00
 800020c:	2000006c 	.word	0x2000006c
 8000210:	2000007c 	.word	0x2000007c

08000214 <isButtonPressed>:
/*Read button flag then reset*/
int isButtonPressed(int buttonNumber){
 8000214:	b480      	push	{r7}
 8000216:	b083      	sub	sp, #12
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
	if(buttonPressed_flag[buttonNumber] == 1){
 800021c:	4a09      	ldr	r2, [pc, #36]	; (8000244 <isButtonPressed+0x30>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	4413      	add	r3, r2
 8000222:	781b      	ldrb	r3, [r3, #0]
 8000224:	2b01      	cmp	r3, #1
 8000226:	d106      	bne.n	8000236 <isButtonPressed+0x22>
		buttonPressed_flag[buttonNumber] = 0;
 8000228:	4a06      	ldr	r2, [pc, #24]	; (8000244 <isButtonPressed+0x30>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	4413      	add	r3, r2
 800022e:	2200      	movs	r2, #0
 8000230:	701a      	strb	r2, [r3, #0]
		return 1;
 8000232:	2301      	movs	r3, #1
 8000234:	e000      	b.n	8000238 <isButtonPressed+0x24>
	}
	return 0;
 8000236:	2300      	movs	r3, #0
}
 8000238:	4618      	mov	r0, r3
 800023a:	370c      	adds	r7, #12
 800023c:	46bd      	mov	sp, r7
 800023e:	bc80      	pop	{r7}
 8000240:	4770      	bx	lr
 8000242:	bf00      	nop
 8000244:	2000007c 	.word	0x2000007c

08000248 <turnOnLedCol>:

#include "display_seven_seg.h"
const int MAX_LED = 4;
int index_led = 0;
int led_buffer [4] = {1 , 2 , 3 , 4};
void turnOnLedCol(int state){
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
	switch(state){
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	2bca      	cmp	r3, #202	; 0xca
 8000254:	d029      	beq.n	80002aa <turnOnLedCol+0x62>
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	2bca      	cmp	r3, #202	; 0xca
 800025a:	dc36      	bgt.n	80002ca <turnOnLedCol+0x82>
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	2bc8      	cmp	r3, #200	; 0xc8
 8000260:	d003      	beq.n	800026a <turnOnLedCol+0x22>
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	2bc9      	cmp	r3, #201	; 0xc9
 8000266:	d010      	beq.n	800028a <turnOnLedCol+0x42>
		HAL_GPIO_WritePin(RED_COL_GPIO_Port, RED_COL_Pin, SET);
		HAL_GPIO_WritePin(GREEN_COL_GPIO_Port,GREEN_COL_Pin, SET);
		HAL_GPIO_WritePin(AMBER_COL_GPIO_Port, AMBER_COL_Pin, RESET);
		break;
	}
}
 8000268:	e02f      	b.n	80002ca <turnOnLedCol+0x82>
		HAL_GPIO_WritePin(RED_COL_GPIO_Port, RED_COL_Pin, RESET);
 800026a:	2200      	movs	r2, #0
 800026c:	2110      	movs	r1, #16
 800026e:	4819      	ldr	r0, [pc, #100]	; (80002d4 <turnOnLedCol+0x8c>)
 8000270:	f001 fc35 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_COL_GPIO_Port,GREEN_COL_Pin, SET);
 8000274:	2201      	movs	r2, #1
 8000276:	2120      	movs	r1, #32
 8000278:	4816      	ldr	r0, [pc, #88]	; (80002d4 <turnOnLedCol+0x8c>)
 800027a:	f001 fc30 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_COL_GPIO_Port, AMBER_COL_Pin, SET);
 800027e:	2201      	movs	r2, #1
 8000280:	2140      	movs	r1, #64	; 0x40
 8000282:	4814      	ldr	r0, [pc, #80]	; (80002d4 <turnOnLedCol+0x8c>)
 8000284:	f001 fc2b 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 8000288:	e01f      	b.n	80002ca <turnOnLedCol+0x82>
		HAL_GPIO_WritePin(RED_COL_GPIO_Port, RED_COL_Pin, SET);
 800028a:	2201      	movs	r2, #1
 800028c:	2110      	movs	r1, #16
 800028e:	4811      	ldr	r0, [pc, #68]	; (80002d4 <turnOnLedCol+0x8c>)
 8000290:	f001 fc25 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_COL_GPIO_Port,GREEN_COL_Pin, RESET);
 8000294:	2200      	movs	r2, #0
 8000296:	2120      	movs	r1, #32
 8000298:	480e      	ldr	r0, [pc, #56]	; (80002d4 <turnOnLedCol+0x8c>)
 800029a:	f001 fc20 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_COL_GPIO_Port, AMBER_COL_Pin, SET);
 800029e:	2201      	movs	r2, #1
 80002a0:	2140      	movs	r1, #64	; 0x40
 80002a2:	480c      	ldr	r0, [pc, #48]	; (80002d4 <turnOnLedCol+0x8c>)
 80002a4:	f001 fc1b 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 80002a8:	e00f      	b.n	80002ca <turnOnLedCol+0x82>
		HAL_GPIO_WritePin(RED_COL_GPIO_Port, RED_COL_Pin, SET);
 80002aa:	2201      	movs	r2, #1
 80002ac:	2110      	movs	r1, #16
 80002ae:	4809      	ldr	r0, [pc, #36]	; (80002d4 <turnOnLedCol+0x8c>)
 80002b0:	f001 fc15 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_COL_GPIO_Port,GREEN_COL_Pin, SET);
 80002b4:	2201      	movs	r2, #1
 80002b6:	2120      	movs	r1, #32
 80002b8:	4806      	ldr	r0, [pc, #24]	; (80002d4 <turnOnLedCol+0x8c>)
 80002ba:	f001 fc10 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_COL_GPIO_Port, AMBER_COL_Pin, RESET);
 80002be:	2200      	movs	r2, #0
 80002c0:	2140      	movs	r1, #64	; 0x40
 80002c2:	4804      	ldr	r0, [pc, #16]	; (80002d4 <turnOnLedCol+0x8c>)
 80002c4:	f001 fc0b 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 80002c8:	bf00      	nop
}
 80002ca:	bf00      	nop
 80002cc:	3708      	adds	r7, #8
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
 80002d2:	bf00      	nop
 80002d4:	40010800 	.word	0x40010800

080002d8 <turnOnLedRow>:
void turnOnLedRow(int state){
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
	switch(state){
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	2bca      	cmp	r3, #202	; 0xca
 80002e4:	d029      	beq.n	800033a <turnOnLedRow+0x62>
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	2bca      	cmp	r3, #202	; 0xca
 80002ea:	dc36      	bgt.n	800035a <turnOnLedRow+0x82>
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	2bc8      	cmp	r3, #200	; 0xc8
 80002f0:	d003      	beq.n	80002fa <turnOnLedRow+0x22>
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	2bc9      	cmp	r3, #201	; 0xc9
 80002f6:	d010      	beq.n	800031a <turnOnLedRow+0x42>
		HAL_GPIO_WritePin(RED_ROW_GPIO_Port, RED_ROW_Pin, SET);
		HAL_GPIO_WritePin(GREEN_ROW_GPIO_Port,GREEN_ROW_Pin, SET);
		HAL_GPIO_WritePin(AMBER_ROW_GPIO_Port, AMBER_ROW_Pin, RESET);
		break;
	}
}
 80002f8:	e02f      	b.n	800035a <turnOnLedRow+0x82>
		HAL_GPIO_WritePin(RED_ROW_GPIO_Port, RED_ROW_Pin, RESET);
 80002fa:	2200      	movs	r2, #0
 80002fc:	2102      	movs	r1, #2
 80002fe:	4819      	ldr	r0, [pc, #100]	; (8000364 <turnOnLedRow+0x8c>)
 8000300:	f001 fbed 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_ROW_GPIO_Port,GREEN_ROW_Pin, SET);
 8000304:	2201      	movs	r2, #1
 8000306:	2104      	movs	r1, #4
 8000308:	4816      	ldr	r0, [pc, #88]	; (8000364 <turnOnLedRow+0x8c>)
 800030a:	f001 fbe8 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_ROW_GPIO_Port, AMBER_ROW_Pin, SET);
 800030e:	2201      	movs	r2, #1
 8000310:	2108      	movs	r1, #8
 8000312:	4814      	ldr	r0, [pc, #80]	; (8000364 <turnOnLedRow+0x8c>)
 8000314:	f001 fbe3 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 8000318:	e01f      	b.n	800035a <turnOnLedRow+0x82>
		HAL_GPIO_WritePin(RED_ROW_GPIO_Port, RED_ROW_Pin, SET);
 800031a:	2201      	movs	r2, #1
 800031c:	2102      	movs	r1, #2
 800031e:	4811      	ldr	r0, [pc, #68]	; (8000364 <turnOnLedRow+0x8c>)
 8000320:	f001 fbdd 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_ROW_GPIO_Port,GREEN_ROW_Pin, RESET);
 8000324:	2200      	movs	r2, #0
 8000326:	2104      	movs	r1, #4
 8000328:	480e      	ldr	r0, [pc, #56]	; (8000364 <turnOnLedRow+0x8c>)
 800032a:	f001 fbd8 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_ROW_GPIO_Port, AMBER_ROW_Pin, SET);
 800032e:	2201      	movs	r2, #1
 8000330:	2108      	movs	r1, #8
 8000332:	480c      	ldr	r0, [pc, #48]	; (8000364 <turnOnLedRow+0x8c>)
 8000334:	f001 fbd3 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 8000338:	e00f      	b.n	800035a <turnOnLedRow+0x82>
		HAL_GPIO_WritePin(RED_ROW_GPIO_Port, RED_ROW_Pin, SET);
 800033a:	2201      	movs	r2, #1
 800033c:	2102      	movs	r1, #2
 800033e:	4809      	ldr	r0, [pc, #36]	; (8000364 <turnOnLedRow+0x8c>)
 8000340:	f001 fbcd 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_ROW_GPIO_Port,GREEN_ROW_Pin, SET);
 8000344:	2201      	movs	r2, #1
 8000346:	2104      	movs	r1, #4
 8000348:	4806      	ldr	r0, [pc, #24]	; (8000364 <turnOnLedRow+0x8c>)
 800034a:	f001 fbc8 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_ROW_GPIO_Port, AMBER_ROW_Pin, RESET);
 800034e:	2200      	movs	r2, #0
 8000350:	2108      	movs	r1, #8
 8000352:	4804      	ldr	r0, [pc, #16]	; (8000364 <turnOnLedRow+0x8c>)
 8000354:	f001 fbc3 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 8000358:	bf00      	nop
}
 800035a:	bf00      	nop
 800035c:	3708      	adds	r7, #8
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	40010800 	.word	0x40010800

08000368 <blinkLED>:
void blinkLED(int state){
 8000368:	b580      	push	{r7, lr}
 800036a:	b082      	sub	sp, #8
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
	switch(state){
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	2bcd      	cmp	r3, #205	; 0xcd
 8000374:	d047      	beq.n	8000406 <blinkLED+0x9e>
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	2bcd      	cmp	r3, #205	; 0xcd
 800037a:	dc63      	bgt.n	8000444 <blinkLED+0xdc>
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	2bcb      	cmp	r3, #203	; 0xcb
 8000380:	d003      	beq.n	800038a <blinkLED+0x22>
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	2bcc      	cmp	r3, #204	; 0xcc
 8000386:	d01f      	beq.n	80003c8 <blinkLED+0x60>
		HAL_GPIO_WritePin(RED_ROW_GPIO_Port, RED_ROW_Pin, SET);
		HAL_GPIO_WritePin(GREEN_ROW_GPIO_Port,GREEN_ROW_Pin, SET);
		HAL_GPIO_WritePin(AMBER_ROW_GPIO_Port, AMBER_ROW_Pin, RESET);
		break;
	}
}
 8000388:	e05c      	b.n	8000444 <blinkLED+0xdc>
		HAL_GPIO_WritePin(RED_COL_GPIO_Port, RED_COL_Pin, RESET);
 800038a:	2200      	movs	r2, #0
 800038c:	2110      	movs	r1, #16
 800038e:	482f      	ldr	r0, [pc, #188]	; (800044c <blinkLED+0xe4>)
 8000390:	f001 fba5 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_COL_GPIO_Port,GREEN_COL_Pin, SET);
 8000394:	2201      	movs	r2, #1
 8000396:	2120      	movs	r1, #32
 8000398:	482c      	ldr	r0, [pc, #176]	; (800044c <blinkLED+0xe4>)
 800039a:	f001 fba0 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_COL_GPIO_Port, AMBER_COL_Pin, SET);
 800039e:	2201      	movs	r2, #1
 80003a0:	2140      	movs	r1, #64	; 0x40
 80003a2:	482a      	ldr	r0, [pc, #168]	; (800044c <blinkLED+0xe4>)
 80003a4:	f001 fb9b 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_ROW_GPIO_Port, RED_ROW_Pin, RESET);
 80003a8:	2200      	movs	r2, #0
 80003aa:	2102      	movs	r1, #2
 80003ac:	4827      	ldr	r0, [pc, #156]	; (800044c <blinkLED+0xe4>)
 80003ae:	f001 fb96 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_ROW_GPIO_Port,GREEN_ROW_Pin, SET);
 80003b2:	2201      	movs	r2, #1
 80003b4:	2104      	movs	r1, #4
 80003b6:	4825      	ldr	r0, [pc, #148]	; (800044c <blinkLED+0xe4>)
 80003b8:	f001 fb91 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_ROW_GPIO_Port, AMBER_ROW_Pin, SET);
 80003bc:	2201      	movs	r2, #1
 80003be:	2108      	movs	r1, #8
 80003c0:	4822      	ldr	r0, [pc, #136]	; (800044c <blinkLED+0xe4>)
 80003c2:	f001 fb8c 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 80003c6:	e03d      	b.n	8000444 <blinkLED+0xdc>
		HAL_GPIO_WritePin(RED_COL_GPIO_Port, RED_COL_Pin, SET);
 80003c8:	2201      	movs	r2, #1
 80003ca:	2110      	movs	r1, #16
 80003cc:	481f      	ldr	r0, [pc, #124]	; (800044c <blinkLED+0xe4>)
 80003ce:	f001 fb86 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_COL_GPIO_Port,GREEN_COL_Pin, RESET);
 80003d2:	2200      	movs	r2, #0
 80003d4:	2120      	movs	r1, #32
 80003d6:	481d      	ldr	r0, [pc, #116]	; (800044c <blinkLED+0xe4>)
 80003d8:	f001 fb81 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_COL_GPIO_Port, AMBER_COL_Pin, SET);
 80003dc:	2201      	movs	r2, #1
 80003de:	2140      	movs	r1, #64	; 0x40
 80003e0:	481a      	ldr	r0, [pc, #104]	; (800044c <blinkLED+0xe4>)
 80003e2:	f001 fb7c 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_ROW_GPIO_Port, RED_ROW_Pin, SET);
 80003e6:	2201      	movs	r2, #1
 80003e8:	2102      	movs	r1, #2
 80003ea:	4818      	ldr	r0, [pc, #96]	; (800044c <blinkLED+0xe4>)
 80003ec:	f001 fb77 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_ROW_GPIO_Port,GREEN_ROW_Pin, RESET);
 80003f0:	2200      	movs	r2, #0
 80003f2:	2104      	movs	r1, #4
 80003f4:	4815      	ldr	r0, [pc, #84]	; (800044c <blinkLED+0xe4>)
 80003f6:	f001 fb72 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_ROW_GPIO_Port, AMBER_ROW_Pin, SET);
 80003fa:	2201      	movs	r2, #1
 80003fc:	2108      	movs	r1, #8
 80003fe:	4813      	ldr	r0, [pc, #76]	; (800044c <blinkLED+0xe4>)
 8000400:	f001 fb6d 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 8000404:	e01e      	b.n	8000444 <blinkLED+0xdc>
		HAL_GPIO_WritePin(RED_COL_GPIO_Port, RED_COL_Pin, SET);
 8000406:	2201      	movs	r2, #1
 8000408:	2110      	movs	r1, #16
 800040a:	4810      	ldr	r0, [pc, #64]	; (800044c <blinkLED+0xe4>)
 800040c:	f001 fb67 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_COL_GPIO_Port,GREEN_COL_Pin, SET);
 8000410:	2201      	movs	r2, #1
 8000412:	2120      	movs	r1, #32
 8000414:	480d      	ldr	r0, [pc, #52]	; (800044c <blinkLED+0xe4>)
 8000416:	f001 fb62 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_COL_GPIO_Port, AMBER_COL_Pin, RESET);
 800041a:	2200      	movs	r2, #0
 800041c:	2140      	movs	r1, #64	; 0x40
 800041e:	480b      	ldr	r0, [pc, #44]	; (800044c <blinkLED+0xe4>)
 8000420:	f001 fb5d 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_ROW_GPIO_Port, RED_ROW_Pin, SET);
 8000424:	2201      	movs	r2, #1
 8000426:	2102      	movs	r1, #2
 8000428:	4808      	ldr	r0, [pc, #32]	; (800044c <blinkLED+0xe4>)
 800042a:	f001 fb58 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_ROW_GPIO_Port,GREEN_ROW_Pin, SET);
 800042e:	2201      	movs	r2, #1
 8000430:	2104      	movs	r1, #4
 8000432:	4806      	ldr	r0, [pc, #24]	; (800044c <blinkLED+0xe4>)
 8000434:	f001 fb53 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AMBER_ROW_GPIO_Port, AMBER_ROW_Pin, RESET);
 8000438:	2200      	movs	r2, #0
 800043a:	2108      	movs	r1, #8
 800043c:	4803      	ldr	r0, [pc, #12]	; (800044c <blinkLED+0xe4>)
 800043e:	f001 fb4e 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 8000442:	bf00      	nop
}
 8000444:	bf00      	nop
 8000446:	3708      	adds	r7, #8
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}
 800044c:	40010800 	.word	0x40010800

08000450 <turnOffLED>:
void turnOffLED(){
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_COL_GPIO_Port, RED_COL_Pin, SET);
 8000454:	2201      	movs	r2, #1
 8000456:	2110      	movs	r1, #16
 8000458:	480e      	ldr	r0, [pc, #56]	; (8000494 <turnOffLED+0x44>)
 800045a:	f001 fb40 	bl	8001ade <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_COL_GPIO_Port,GREEN_COL_Pin, SET);
 800045e:	2201      	movs	r2, #1
 8000460:	2120      	movs	r1, #32
 8000462:	480c      	ldr	r0, [pc, #48]	; (8000494 <turnOffLED+0x44>)
 8000464:	f001 fb3b 	bl	8001ade <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_COL_GPIO_Port, AMBER_COL_Pin, SET);
 8000468:	2201      	movs	r2, #1
 800046a:	2140      	movs	r1, #64	; 0x40
 800046c:	4809      	ldr	r0, [pc, #36]	; (8000494 <turnOffLED+0x44>)
 800046e:	f001 fb36 	bl	8001ade <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_ROW_GPIO_Port, RED_ROW_Pin, SET);
 8000472:	2201      	movs	r2, #1
 8000474:	2102      	movs	r1, #2
 8000476:	4807      	ldr	r0, [pc, #28]	; (8000494 <turnOffLED+0x44>)
 8000478:	f001 fb31 	bl	8001ade <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_ROW_GPIO_Port,GREEN_ROW_Pin, SET);
 800047c:	2201      	movs	r2, #1
 800047e:	2104      	movs	r1, #4
 8000480:	4804      	ldr	r0, [pc, #16]	; (8000494 <turnOffLED+0x44>)
 8000482:	f001 fb2c 	bl	8001ade <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_ROW_GPIO_Port, AMBER_ROW_Pin, SET);
 8000486:	2201      	movs	r2, #1
 8000488:	2108      	movs	r1, #8
 800048a:	4802      	ldr	r0, [pc, #8]	; (8000494 <turnOffLED+0x44>)
 800048c:	f001 fb27 	bl	8001ade <HAL_GPIO_WritePin>
}
 8000490:	bf00      	nop
 8000492:	bd80      	pop	{r7, pc}
 8000494:	40010800 	.word	0x40010800

08000498 <display7SEG>:

void display7SEG(int num){
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
	  if(num == 0){
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d122      	bne.n	80004ec <display7SEG+0x54>
		  HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, RESET);
 80004a6:	2200      	movs	r2, #0
 80004a8:	2101      	movs	r1, #1
 80004aa:	48bd      	ldr	r0, [pc, #756]	; (80007a0 <display7SEG+0x308>)
 80004ac:	f001 fb17 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, RESET);
 80004b0:	2200      	movs	r2, #0
 80004b2:	2102      	movs	r1, #2
 80004b4:	48ba      	ldr	r0, [pc, #744]	; (80007a0 <display7SEG+0x308>)
 80004b6:	f001 fb12 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, RESET);
 80004ba:	2200      	movs	r2, #0
 80004bc:	2104      	movs	r1, #4
 80004be:	48b8      	ldr	r0, [pc, #736]	; (80007a0 <display7SEG+0x308>)
 80004c0:	f001 fb0d 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, RESET);
 80004c4:	2200      	movs	r2, #0
 80004c6:	2108      	movs	r1, #8
 80004c8:	48b5      	ldr	r0, [pc, #724]	; (80007a0 <display7SEG+0x308>)
 80004ca:	f001 fb08 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, RESET);
 80004ce:	2200      	movs	r2, #0
 80004d0:	2110      	movs	r1, #16
 80004d2:	48b3      	ldr	r0, [pc, #716]	; (80007a0 <display7SEG+0x308>)
 80004d4:	f001 fb03 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, RESET);
 80004d8:	2200      	movs	r2, #0
 80004da:	2120      	movs	r1, #32
 80004dc:	48b0      	ldr	r0, [pc, #704]	; (80007a0 <display7SEG+0x308>)
 80004de:	f001 fafe 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, SET);
 80004e2:	2201      	movs	r2, #1
 80004e4:	2140      	movs	r1, #64	; 0x40
 80004e6:	48ae      	ldr	r0, [pc, #696]	; (80007a0 <display7SEG+0x308>)
 80004e8:	f001 faf9 	bl	8001ade <HAL_GPIO_WritePin>
	  }
	  if(num == 1){
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d122      	bne.n	8000538 <display7SEG+0xa0>
		  HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, SET);
 80004f2:	2201      	movs	r2, #1
 80004f4:	2101      	movs	r1, #1
 80004f6:	48aa      	ldr	r0, [pc, #680]	; (80007a0 <display7SEG+0x308>)
 80004f8:	f001 faf1 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, RESET);
 80004fc:	2200      	movs	r2, #0
 80004fe:	2102      	movs	r1, #2
 8000500:	48a7      	ldr	r0, [pc, #668]	; (80007a0 <display7SEG+0x308>)
 8000502:	f001 faec 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, RESET);
 8000506:	2200      	movs	r2, #0
 8000508:	2104      	movs	r1, #4
 800050a:	48a5      	ldr	r0, [pc, #660]	; (80007a0 <display7SEG+0x308>)
 800050c:	f001 fae7 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, SET);
 8000510:	2201      	movs	r2, #1
 8000512:	2108      	movs	r1, #8
 8000514:	48a2      	ldr	r0, [pc, #648]	; (80007a0 <display7SEG+0x308>)
 8000516:	f001 fae2 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, SET);
 800051a:	2201      	movs	r2, #1
 800051c:	2110      	movs	r1, #16
 800051e:	48a0      	ldr	r0, [pc, #640]	; (80007a0 <display7SEG+0x308>)
 8000520:	f001 fadd 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, SET);
 8000524:	2201      	movs	r2, #1
 8000526:	2120      	movs	r1, #32
 8000528:	489d      	ldr	r0, [pc, #628]	; (80007a0 <display7SEG+0x308>)
 800052a:	f001 fad8 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, SET);
 800052e:	2201      	movs	r2, #1
 8000530:	2140      	movs	r1, #64	; 0x40
 8000532:	489b      	ldr	r0, [pc, #620]	; (80007a0 <display7SEG+0x308>)
 8000534:	f001 fad3 	bl	8001ade <HAL_GPIO_WritePin>
	  }
	  if(num == 2){
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	2b02      	cmp	r3, #2
 800053c:	d122      	bne.n	8000584 <display7SEG+0xec>
		  HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, RESET);
 800053e:	2200      	movs	r2, #0
 8000540:	2101      	movs	r1, #1
 8000542:	4897      	ldr	r0, [pc, #604]	; (80007a0 <display7SEG+0x308>)
 8000544:	f001 facb 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, RESET);
 8000548:	2200      	movs	r2, #0
 800054a:	2102      	movs	r1, #2
 800054c:	4894      	ldr	r0, [pc, #592]	; (80007a0 <display7SEG+0x308>)
 800054e:	f001 fac6 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, SET);
 8000552:	2201      	movs	r2, #1
 8000554:	2104      	movs	r1, #4
 8000556:	4892      	ldr	r0, [pc, #584]	; (80007a0 <display7SEG+0x308>)
 8000558:	f001 fac1 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, RESET);
 800055c:	2200      	movs	r2, #0
 800055e:	2108      	movs	r1, #8
 8000560:	488f      	ldr	r0, [pc, #572]	; (80007a0 <display7SEG+0x308>)
 8000562:	f001 fabc 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, RESET);
 8000566:	2200      	movs	r2, #0
 8000568:	2110      	movs	r1, #16
 800056a:	488d      	ldr	r0, [pc, #564]	; (80007a0 <display7SEG+0x308>)
 800056c:	f001 fab7 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, SET);
 8000570:	2201      	movs	r2, #1
 8000572:	2120      	movs	r1, #32
 8000574:	488a      	ldr	r0, [pc, #552]	; (80007a0 <display7SEG+0x308>)
 8000576:	f001 fab2 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, RESET);
 800057a:	2200      	movs	r2, #0
 800057c:	2140      	movs	r1, #64	; 0x40
 800057e:	4888      	ldr	r0, [pc, #544]	; (80007a0 <display7SEG+0x308>)
 8000580:	f001 faad 	bl	8001ade <HAL_GPIO_WritePin>
	  }
	  if(num == 3){
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	2b03      	cmp	r3, #3
 8000588:	d122      	bne.n	80005d0 <display7SEG+0x138>
		  HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, RESET);
 800058a:	2200      	movs	r2, #0
 800058c:	2101      	movs	r1, #1
 800058e:	4884      	ldr	r0, [pc, #528]	; (80007a0 <display7SEG+0x308>)
 8000590:	f001 faa5 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, RESET);
 8000594:	2200      	movs	r2, #0
 8000596:	2102      	movs	r1, #2
 8000598:	4881      	ldr	r0, [pc, #516]	; (80007a0 <display7SEG+0x308>)
 800059a:	f001 faa0 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, RESET);
 800059e:	2200      	movs	r2, #0
 80005a0:	2104      	movs	r1, #4
 80005a2:	487f      	ldr	r0, [pc, #508]	; (80007a0 <display7SEG+0x308>)
 80005a4:	f001 fa9b 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, RESET);
 80005a8:	2200      	movs	r2, #0
 80005aa:	2108      	movs	r1, #8
 80005ac:	487c      	ldr	r0, [pc, #496]	; (80007a0 <display7SEG+0x308>)
 80005ae:	f001 fa96 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, SET);
 80005b2:	2201      	movs	r2, #1
 80005b4:	2110      	movs	r1, #16
 80005b6:	487a      	ldr	r0, [pc, #488]	; (80007a0 <display7SEG+0x308>)
 80005b8:	f001 fa91 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, SET);
 80005bc:	2201      	movs	r2, #1
 80005be:	2120      	movs	r1, #32
 80005c0:	4877      	ldr	r0, [pc, #476]	; (80007a0 <display7SEG+0x308>)
 80005c2:	f001 fa8c 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, RESET);
 80005c6:	2200      	movs	r2, #0
 80005c8:	2140      	movs	r1, #64	; 0x40
 80005ca:	4875      	ldr	r0, [pc, #468]	; (80007a0 <display7SEG+0x308>)
 80005cc:	f001 fa87 	bl	8001ade <HAL_GPIO_WritePin>
	  }
	  if(num == 4){
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2b04      	cmp	r3, #4
 80005d4:	d122      	bne.n	800061c <display7SEG+0x184>
		  HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, SET);
 80005d6:	2201      	movs	r2, #1
 80005d8:	2101      	movs	r1, #1
 80005da:	4871      	ldr	r0, [pc, #452]	; (80007a0 <display7SEG+0x308>)
 80005dc:	f001 fa7f 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, RESET);
 80005e0:	2200      	movs	r2, #0
 80005e2:	2102      	movs	r1, #2
 80005e4:	486e      	ldr	r0, [pc, #440]	; (80007a0 <display7SEG+0x308>)
 80005e6:	f001 fa7a 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, RESET);
 80005ea:	2200      	movs	r2, #0
 80005ec:	2104      	movs	r1, #4
 80005ee:	486c      	ldr	r0, [pc, #432]	; (80007a0 <display7SEG+0x308>)
 80005f0:	f001 fa75 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, SET);
 80005f4:	2201      	movs	r2, #1
 80005f6:	2108      	movs	r1, #8
 80005f8:	4869      	ldr	r0, [pc, #420]	; (80007a0 <display7SEG+0x308>)
 80005fa:	f001 fa70 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, SET);
 80005fe:	2201      	movs	r2, #1
 8000600:	2110      	movs	r1, #16
 8000602:	4867      	ldr	r0, [pc, #412]	; (80007a0 <display7SEG+0x308>)
 8000604:	f001 fa6b 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, RESET);
 8000608:	2200      	movs	r2, #0
 800060a:	2120      	movs	r1, #32
 800060c:	4864      	ldr	r0, [pc, #400]	; (80007a0 <display7SEG+0x308>)
 800060e:	f001 fa66 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, RESET);
 8000612:	2200      	movs	r2, #0
 8000614:	2140      	movs	r1, #64	; 0x40
 8000616:	4862      	ldr	r0, [pc, #392]	; (80007a0 <display7SEG+0x308>)
 8000618:	f001 fa61 	bl	8001ade <HAL_GPIO_WritePin>
	  }
	  if(num == 5){
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	2b05      	cmp	r3, #5
 8000620:	d122      	bne.n	8000668 <display7SEG+0x1d0>
		  HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	2101      	movs	r1, #1
 8000626:	485e      	ldr	r0, [pc, #376]	; (80007a0 <display7SEG+0x308>)
 8000628:	f001 fa59 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, SET);
 800062c:	2201      	movs	r2, #1
 800062e:	2102      	movs	r1, #2
 8000630:	485b      	ldr	r0, [pc, #364]	; (80007a0 <display7SEG+0x308>)
 8000632:	f001 fa54 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, RESET);
 8000636:	2200      	movs	r2, #0
 8000638:	2104      	movs	r1, #4
 800063a:	4859      	ldr	r0, [pc, #356]	; (80007a0 <display7SEG+0x308>)
 800063c:	f001 fa4f 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, RESET);
 8000640:	2200      	movs	r2, #0
 8000642:	2108      	movs	r1, #8
 8000644:	4856      	ldr	r0, [pc, #344]	; (80007a0 <display7SEG+0x308>)
 8000646:	f001 fa4a 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, SET);
 800064a:	2201      	movs	r2, #1
 800064c:	2110      	movs	r1, #16
 800064e:	4854      	ldr	r0, [pc, #336]	; (80007a0 <display7SEG+0x308>)
 8000650:	f001 fa45 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	2120      	movs	r1, #32
 8000658:	4851      	ldr	r0, [pc, #324]	; (80007a0 <display7SEG+0x308>)
 800065a:	f001 fa40 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, RESET);
 800065e:	2200      	movs	r2, #0
 8000660:	2140      	movs	r1, #64	; 0x40
 8000662:	484f      	ldr	r0, [pc, #316]	; (80007a0 <display7SEG+0x308>)
 8000664:	f001 fa3b 	bl	8001ade <HAL_GPIO_WritePin>
	  }
	  if(num == 6){
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b06      	cmp	r3, #6
 800066c:	d122      	bne.n	80006b4 <display7SEG+0x21c>
		  HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, RESET);
 800066e:	2200      	movs	r2, #0
 8000670:	2101      	movs	r1, #1
 8000672:	484b      	ldr	r0, [pc, #300]	; (80007a0 <display7SEG+0x308>)
 8000674:	f001 fa33 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, SET);
 8000678:	2201      	movs	r2, #1
 800067a:	2102      	movs	r1, #2
 800067c:	4848      	ldr	r0, [pc, #288]	; (80007a0 <display7SEG+0x308>)
 800067e:	f001 fa2e 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, RESET);
 8000682:	2200      	movs	r2, #0
 8000684:	2104      	movs	r1, #4
 8000686:	4846      	ldr	r0, [pc, #280]	; (80007a0 <display7SEG+0x308>)
 8000688:	f001 fa29 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, RESET);
 800068c:	2200      	movs	r2, #0
 800068e:	2108      	movs	r1, #8
 8000690:	4843      	ldr	r0, [pc, #268]	; (80007a0 <display7SEG+0x308>)
 8000692:	f001 fa24 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, RESET);
 8000696:	2200      	movs	r2, #0
 8000698:	2110      	movs	r1, #16
 800069a:	4841      	ldr	r0, [pc, #260]	; (80007a0 <display7SEG+0x308>)
 800069c:	f001 fa1f 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, RESET);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2120      	movs	r1, #32
 80006a4:	483e      	ldr	r0, [pc, #248]	; (80007a0 <display7SEG+0x308>)
 80006a6:	f001 fa1a 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2140      	movs	r1, #64	; 0x40
 80006ae:	483c      	ldr	r0, [pc, #240]	; (80007a0 <display7SEG+0x308>)
 80006b0:	f001 fa15 	bl	8001ade <HAL_GPIO_WritePin>
	  }
	  if(num == 7){
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	2b07      	cmp	r3, #7
 80006b8:	d122      	bne.n	8000700 <display7SEG+0x268>
		  HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, RESET);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2101      	movs	r1, #1
 80006be:	4838      	ldr	r0, [pc, #224]	; (80007a0 <display7SEG+0x308>)
 80006c0:	f001 fa0d 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, RESET);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2102      	movs	r1, #2
 80006c8:	4835      	ldr	r0, [pc, #212]	; (80007a0 <display7SEG+0x308>)
 80006ca:	f001 fa08 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2104      	movs	r1, #4
 80006d2:	4833      	ldr	r0, [pc, #204]	; (80007a0 <display7SEG+0x308>)
 80006d4:	f001 fa03 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, SET);
 80006d8:	2201      	movs	r2, #1
 80006da:	2108      	movs	r1, #8
 80006dc:	4830      	ldr	r0, [pc, #192]	; (80007a0 <display7SEG+0x308>)
 80006de:	f001 f9fe 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, SET);
 80006e2:	2201      	movs	r2, #1
 80006e4:	2110      	movs	r1, #16
 80006e6:	482e      	ldr	r0, [pc, #184]	; (80007a0 <display7SEG+0x308>)
 80006e8:	f001 f9f9 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, SET);
 80006ec:	2201      	movs	r2, #1
 80006ee:	2120      	movs	r1, #32
 80006f0:	482b      	ldr	r0, [pc, #172]	; (80007a0 <display7SEG+0x308>)
 80006f2:	f001 f9f4 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, SET);
 80006f6:	2201      	movs	r2, #1
 80006f8:	2140      	movs	r1, #64	; 0x40
 80006fa:	4829      	ldr	r0, [pc, #164]	; (80007a0 <display7SEG+0x308>)
 80006fc:	f001 f9ef 	bl	8001ade <HAL_GPIO_WritePin>
	  }
	  if(num == 8){
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2b08      	cmp	r3, #8
 8000704:	d122      	bne.n	800074c <display7SEG+0x2b4>
		  HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, RESET);
 8000706:	2200      	movs	r2, #0
 8000708:	2101      	movs	r1, #1
 800070a:	4825      	ldr	r0, [pc, #148]	; (80007a0 <display7SEG+0x308>)
 800070c:	f001 f9e7 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, RESET);
 8000710:	2200      	movs	r2, #0
 8000712:	2102      	movs	r1, #2
 8000714:	4822      	ldr	r0, [pc, #136]	; (80007a0 <display7SEG+0x308>)
 8000716:	f001 f9e2 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, RESET);
 800071a:	2200      	movs	r2, #0
 800071c:	2104      	movs	r1, #4
 800071e:	4820      	ldr	r0, [pc, #128]	; (80007a0 <display7SEG+0x308>)
 8000720:	f001 f9dd 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, RESET);
 8000724:	2200      	movs	r2, #0
 8000726:	2108      	movs	r1, #8
 8000728:	481d      	ldr	r0, [pc, #116]	; (80007a0 <display7SEG+0x308>)
 800072a:	f001 f9d8 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, RESET);
 800072e:	2200      	movs	r2, #0
 8000730:	2110      	movs	r1, #16
 8000732:	481b      	ldr	r0, [pc, #108]	; (80007a0 <display7SEG+0x308>)
 8000734:	f001 f9d3 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, RESET);
 8000738:	2200      	movs	r2, #0
 800073a:	2120      	movs	r1, #32
 800073c:	4818      	ldr	r0, [pc, #96]	; (80007a0 <display7SEG+0x308>)
 800073e:	f001 f9ce 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	2140      	movs	r1, #64	; 0x40
 8000746:	4816      	ldr	r0, [pc, #88]	; (80007a0 <display7SEG+0x308>)
 8000748:	f001 f9c9 	bl	8001ade <HAL_GPIO_WritePin>
	  }
	  if(num == 9){
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b09      	cmp	r3, #9
 8000750:	d122      	bne.n	8000798 <display7SEG+0x300>
		  HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, RESET);
 8000752:	2200      	movs	r2, #0
 8000754:	2101      	movs	r1, #1
 8000756:	4812      	ldr	r0, [pc, #72]	; (80007a0 <display7SEG+0x308>)
 8000758:	f001 f9c1 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, RESET);
 800075c:	2200      	movs	r2, #0
 800075e:	2102      	movs	r1, #2
 8000760:	480f      	ldr	r0, [pc, #60]	; (80007a0 <display7SEG+0x308>)
 8000762:	f001 f9bc 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, RESET);
 8000766:	2200      	movs	r2, #0
 8000768:	2104      	movs	r1, #4
 800076a:	480d      	ldr	r0, [pc, #52]	; (80007a0 <display7SEG+0x308>)
 800076c:	f001 f9b7 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, RESET);
 8000770:	2200      	movs	r2, #0
 8000772:	2108      	movs	r1, #8
 8000774:	480a      	ldr	r0, [pc, #40]	; (80007a0 <display7SEG+0x308>)
 8000776:	f001 f9b2 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, SET);
 800077a:	2201      	movs	r2, #1
 800077c:	2110      	movs	r1, #16
 800077e:	4808      	ldr	r0, [pc, #32]	; (80007a0 <display7SEG+0x308>)
 8000780:	f001 f9ad 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, RESET);
 8000784:	2200      	movs	r2, #0
 8000786:	2120      	movs	r1, #32
 8000788:	4805      	ldr	r0, [pc, #20]	; (80007a0 <display7SEG+0x308>)
 800078a:	f001 f9a8 	bl	8001ade <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	2140      	movs	r1, #64	; 0x40
 8000792:	4803      	ldr	r0, [pc, #12]	; (80007a0 <display7SEG+0x308>)
 8000794:	f001 f9a3 	bl	8001ade <HAL_GPIO_WritePin>
	  }
}
 8000798:	bf00      	nop
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40010c00 	.word	0x40010c00

080007a4 <sweep7SEG>:
void sweep7SEG(int index){
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
	index = index % MAX_LED;
 80007ac:	2204      	movs	r2, #4
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	fb93 f1f2 	sdiv	r1, r3, r2
 80007b4:	fb02 f201 	mul.w	r2, r2, r1
 80007b8:	1a9b      	subs	r3, r3, r2
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	2b03      	cmp	r3, #3
 80007c0:	d87e      	bhi.n	80008c0 <sweep7SEG+0x11c>
 80007c2:	a201      	add	r2, pc, #4	; (adr r2, 80007c8 <sweep7SEG+0x24>)
 80007c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007c8:	080007d9 	.word	0x080007d9
 80007cc:	08000813 	.word	0x08000813
 80007d0:	0800084d 	.word	0x0800084d
 80007d4:	08000887 	.word	0x08000887
	switch(index){
	case 0:
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80007d8:	2201      	movs	r2, #1
 80007da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007de:	483c      	ldr	r0, [pc, #240]	; (80008d0 <sweep7SEG+0x12c>)
 80007e0:	f001 f97d 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80007e4:	2201      	movs	r2, #1
 80007e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007ea:	4839      	ldr	r0, [pc, #228]	; (80008d0 <sweep7SEG+0x12c>)
 80007ec:	f001 f977 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80007f0:	2201      	movs	r2, #1
 80007f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007f6:	4836      	ldr	r0, [pc, #216]	; (80008d0 <sweep7SEG+0x12c>)
 80007f8:	f001 f971 	bl	8001ade <HAL_GPIO_WritePin>
		display7SEG(led_buffer[0]);
 80007fc:	4b35      	ldr	r3, [pc, #212]	; (80008d4 <sweep7SEG+0x130>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff fe49 	bl	8000498 <display7SEG>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	2180      	movs	r1, #128	; 0x80
 800080a:	4831      	ldr	r0, [pc, #196]	; (80008d0 <sweep7SEG+0x12c>)
 800080c:	f001 f967 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 8000810:	e059      	b.n	80008c6 <sweep7SEG+0x122>
	case 1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000812:	2201      	movs	r2, #1
 8000814:	2180      	movs	r1, #128	; 0x80
 8000816:	482e      	ldr	r0, [pc, #184]	; (80008d0 <sweep7SEG+0x12c>)
 8000818:	f001 f961 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 800081c:	2201      	movs	r2, #1
 800081e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000822:	482b      	ldr	r0, [pc, #172]	; (80008d0 <sweep7SEG+0x12c>)
 8000824:	f001 f95b 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000828:	2201      	movs	r2, #1
 800082a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800082e:	4828      	ldr	r0, [pc, #160]	; (80008d0 <sweep7SEG+0x12c>)
 8000830:	f001 f955 	bl	8001ade <HAL_GPIO_WritePin>
		display7SEG(led_buffer[1]);
 8000834:	4b27      	ldr	r3, [pc, #156]	; (80008d4 <sweep7SEG+0x130>)
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff fe2d 	bl	8000498 <display7SEG>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000844:	4822      	ldr	r0, [pc, #136]	; (80008d0 <sweep7SEG+0x12c>)
 8000846:	f001 f94a 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 800084a:	e03c      	b.n	80008c6 <sweep7SEG+0x122>
	case 2:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800084c:	2201      	movs	r2, #1
 800084e:	2180      	movs	r1, #128	; 0x80
 8000850:	481f      	ldr	r0, [pc, #124]	; (80008d0 <sweep7SEG+0x12c>)
 8000852:	f001 f944 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000856:	2201      	movs	r2, #1
 8000858:	f44f 7180 	mov.w	r1, #256	; 0x100
 800085c:	481c      	ldr	r0, [pc, #112]	; (80008d0 <sweep7SEG+0x12c>)
 800085e:	f001 f93e 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000862:	2201      	movs	r2, #1
 8000864:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000868:	4819      	ldr	r0, [pc, #100]	; (80008d0 <sweep7SEG+0x12c>)
 800086a:	f001 f938 	bl	8001ade <HAL_GPIO_WritePin>
		display7SEG(led_buffer[2]);
 800086e:	4b19      	ldr	r3, [pc, #100]	; (80008d4 <sweep7SEG+0x130>)
 8000870:	689b      	ldr	r3, [r3, #8]
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff fe10 	bl	8000498 <display7SEG>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000878:	2200      	movs	r2, #0
 800087a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800087e:	4814      	ldr	r0, [pc, #80]	; (80008d0 <sweep7SEG+0x12c>)
 8000880:	f001 f92d 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 8000884:	e01f      	b.n	80008c6 <sweep7SEG+0x122>
	case 3:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000886:	2201      	movs	r2, #1
 8000888:	2180      	movs	r1, #128	; 0x80
 800088a:	4811      	ldr	r0, [pc, #68]	; (80008d0 <sweep7SEG+0x12c>)
 800088c:	f001 f927 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000890:	2201      	movs	r2, #1
 8000892:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000896:	480e      	ldr	r0, [pc, #56]	; (80008d0 <sweep7SEG+0x12c>)
 8000898:	f001 f921 	bl	8001ade <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 800089c:	2201      	movs	r2, #1
 800089e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008a2:	480b      	ldr	r0, [pc, #44]	; (80008d0 <sweep7SEG+0x12c>)
 80008a4:	f001 f91b 	bl	8001ade <HAL_GPIO_WritePin>
		display7SEG(led_buffer[3]);
 80008a8:	4b0a      	ldr	r3, [pc, #40]	; (80008d4 <sweep7SEG+0x130>)
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff fdf3 	bl	8000498 <display7SEG>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008b8:	4805      	ldr	r0, [pc, #20]	; (80008d0 <sweep7SEG+0x12c>)
 80008ba:	f001 f910 	bl	8001ade <HAL_GPIO_WritePin>
		break;
 80008be:	e002      	b.n	80008c6 <sweep7SEG+0x122>
	default:
		index = 0;
 80008c0:	2300      	movs	r3, #0
 80008c2:	607b      	str	r3, [r7, #4]
		break;
 80008c4:	bf00      	nop
	}
}
 80008c6:	bf00      	nop
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40010800 	.word	0x40010800
 80008d4:	20000008 	.word	0x20000008

080008d8 <updateBuffer7SEG>:
void updateBuffer7SEG(){
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
	if(state_row == AUTO_RED ||
 80008dc:	4b3d      	ldr	r3, [pc, #244]	; (80009d4 <updateBuffer7SEG+0xfc>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	2bc8      	cmp	r3, #200	; 0xc8
 80008e2:	d007      	beq.n	80008f4 <updateBuffer7SEG+0x1c>
			state_row == AUTO_GREEN ||
 80008e4:	4b3b      	ldr	r3, [pc, #236]	; (80009d4 <updateBuffer7SEG+0xfc>)
 80008e6:	681b      	ldr	r3, [r3, #0]
	if(state_row == AUTO_RED ||
 80008e8:	2bc9      	cmp	r3, #201	; 0xc9
 80008ea:	d003      	beq.n	80008f4 <updateBuffer7SEG+0x1c>
			state_row == AUTO_AMBER){
 80008ec:	4b39      	ldr	r3, [pc, #228]	; (80009d4 <updateBuffer7SEG+0xfc>)
 80008ee:	681b      	ldr	r3, [r3, #0]
			state_row == AUTO_GREEN ||
 80008f0:	2bca      	cmp	r3, #202	; 0xca
 80008f2:	d132      	bne.n	800095a <updateBuffer7SEG+0x82>
		/*NORMAL mode display countDownTime*/
		led_buffer[0] = countDownTimeRow/10;
 80008f4:	4b38      	ldr	r3, [pc, #224]	; (80009d8 <updateBuffer7SEG+0x100>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a38      	ldr	r2, [pc, #224]	; (80009dc <updateBuffer7SEG+0x104>)
 80008fa:	fb82 1203 	smull	r1, r2, r2, r3
 80008fe:	1092      	asrs	r2, r2, #2
 8000900:	17db      	asrs	r3, r3, #31
 8000902:	1ad3      	subs	r3, r2, r3
 8000904:	4a36      	ldr	r2, [pc, #216]	; (80009e0 <updateBuffer7SEG+0x108>)
 8000906:	6013      	str	r3, [r2, #0]
		led_buffer[1] = countDownTimeRow%10;
 8000908:	4b33      	ldr	r3, [pc, #204]	; (80009d8 <updateBuffer7SEG+0x100>)
 800090a:	6819      	ldr	r1, [r3, #0]
 800090c:	4b33      	ldr	r3, [pc, #204]	; (80009dc <updateBuffer7SEG+0x104>)
 800090e:	fb83 2301 	smull	r2, r3, r3, r1
 8000912:	109a      	asrs	r2, r3, #2
 8000914:	17cb      	asrs	r3, r1, #31
 8000916:	1ad2      	subs	r2, r2, r3
 8000918:	4613      	mov	r3, r2
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	4413      	add	r3, r2
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	1aca      	subs	r2, r1, r3
 8000922:	4b2f      	ldr	r3, [pc, #188]	; (80009e0 <updateBuffer7SEG+0x108>)
 8000924:	605a      	str	r2, [r3, #4]
		led_buffer[2] = countDownTimeCol/10;
 8000926:	4b2f      	ldr	r3, [pc, #188]	; (80009e4 <updateBuffer7SEG+0x10c>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a2c      	ldr	r2, [pc, #176]	; (80009dc <updateBuffer7SEG+0x104>)
 800092c:	fb82 1203 	smull	r1, r2, r2, r3
 8000930:	1092      	asrs	r2, r2, #2
 8000932:	17db      	asrs	r3, r3, #31
 8000934:	1ad3      	subs	r3, r2, r3
 8000936:	4a2a      	ldr	r2, [pc, #168]	; (80009e0 <updateBuffer7SEG+0x108>)
 8000938:	6093      	str	r3, [r2, #8]
		led_buffer[3] = countDownTimeCol%10;
 800093a:	4b2a      	ldr	r3, [pc, #168]	; (80009e4 <updateBuffer7SEG+0x10c>)
 800093c:	6819      	ldr	r1, [r3, #0]
 800093e:	4b27      	ldr	r3, [pc, #156]	; (80009dc <updateBuffer7SEG+0x104>)
 8000940:	fb83 2301 	smull	r2, r3, r3, r1
 8000944:	109a      	asrs	r2, r3, #2
 8000946:	17cb      	asrs	r3, r1, #31
 8000948:	1ad2      	subs	r2, r2, r3
 800094a:	4613      	mov	r3, r2
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	4413      	add	r3, r2
 8000950:	005b      	lsls	r3, r3, #1
 8000952:	1aca      	subs	r2, r1, r3
 8000954:	4b22      	ldr	r3, [pc, #136]	; (80009e0 <updateBuffer7SEG+0x108>)
 8000956:	60da      	str	r2, [r3, #12]
 8000958:	e038      	b.n	80009cc <updateBuffer7SEG+0xf4>
	}
	else {
		/*SETTING mode display register value and mode number*/
		led_buffer[0] = registerTimeForChange/10;
 800095a:	4b23      	ldr	r3, [pc, #140]	; (80009e8 <updateBuffer7SEG+0x110>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	4a1f      	ldr	r2, [pc, #124]	; (80009dc <updateBuffer7SEG+0x104>)
 8000960:	fb82 1203 	smull	r1, r2, r2, r3
 8000964:	1092      	asrs	r2, r2, #2
 8000966:	17db      	asrs	r3, r3, #31
 8000968:	1ad3      	subs	r3, r2, r3
 800096a:	4a1d      	ldr	r2, [pc, #116]	; (80009e0 <updateBuffer7SEG+0x108>)
 800096c:	6013      	str	r3, [r2, #0]
		led_buffer[1] = registerTimeForChange%10;
 800096e:	4b1e      	ldr	r3, [pc, #120]	; (80009e8 <updateBuffer7SEG+0x110>)
 8000970:	6819      	ldr	r1, [r3, #0]
 8000972:	4b1a      	ldr	r3, [pc, #104]	; (80009dc <updateBuffer7SEG+0x104>)
 8000974:	fb83 2301 	smull	r2, r3, r3, r1
 8000978:	109a      	asrs	r2, r3, #2
 800097a:	17cb      	asrs	r3, r1, #31
 800097c:	1ad2      	subs	r2, r2, r3
 800097e:	4613      	mov	r3, r2
 8000980:	009b      	lsls	r3, r3, #2
 8000982:	4413      	add	r3, r2
 8000984:	005b      	lsls	r3, r3, #1
 8000986:	1aca      	subs	r2, r1, r3
 8000988:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <updateBuffer7SEG+0x108>)
 800098a:	605a      	str	r2, [r3, #4]
		switch(state_row){
 800098c:	4b11      	ldr	r3, [pc, #68]	; (80009d4 <updateBuffer7SEG+0xfc>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	2bcd      	cmp	r3, #205	; 0xcd
 8000992:	d014      	beq.n	80009be <updateBuffer7SEG+0xe6>
 8000994:	2bcd      	cmp	r3, #205	; 0xcd
 8000996:	dc19      	bgt.n	80009cc <updateBuffer7SEG+0xf4>
 8000998:	2bcb      	cmp	r3, #203	; 0xcb
 800099a:	d002      	beq.n	80009a2 <updateBuffer7SEG+0xca>
 800099c:	2bcc      	cmp	r3, #204	; 0xcc
 800099e:	d007      	beq.n	80009b0 <updateBuffer7SEG+0xd8>
			led_buffer[2] = 0;
			led_buffer[3] = 3;
			break;
		}
	}
}
 80009a0:	e014      	b.n	80009cc <updateBuffer7SEG+0xf4>
			led_buffer[2] = 0;
 80009a2:	4b0f      	ldr	r3, [pc, #60]	; (80009e0 <updateBuffer7SEG+0x108>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
			led_buffer[3] = 2;
 80009a8:	4b0d      	ldr	r3, [pc, #52]	; (80009e0 <updateBuffer7SEG+0x108>)
 80009aa:	2202      	movs	r2, #2
 80009ac:	60da      	str	r2, [r3, #12]
			break;
 80009ae:	e00d      	b.n	80009cc <updateBuffer7SEG+0xf4>
			led_buffer[2] = 0;
 80009b0:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <updateBuffer7SEG+0x108>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	609a      	str	r2, [r3, #8]
			led_buffer[3] = 4;
 80009b6:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <updateBuffer7SEG+0x108>)
 80009b8:	2204      	movs	r2, #4
 80009ba:	60da      	str	r2, [r3, #12]
			break;
 80009bc:	e006      	b.n	80009cc <updateBuffer7SEG+0xf4>
			led_buffer[2] = 0;
 80009be:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <updateBuffer7SEG+0x108>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
			led_buffer[3] = 3;
 80009c4:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <updateBuffer7SEG+0x108>)
 80009c6:	2203      	movs	r2, #3
 80009c8:	60da      	str	r2, [r3, #12]
			break;
 80009ca:	bf00      	nop
}
 80009cc:	bf00      	nop
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bc80      	pop	{r7}
 80009d2:	4770      	bx	lr
 80009d4:	20000024 	.word	0x20000024
 80009d8:	2000002c 	.word	0x2000002c
 80009dc:	66666667 	.word	0x66666667
 80009e0:	20000008 	.word	0x20000008
 80009e4:	20000084 	.word	0x20000084
 80009e8:	200000a4 	.word	0x200000a4

080009ec <fsm_button>:

#include "fsm_button.h"

/* buttonState: buffer for saving buttons State*/
int buttonState[NO_OF_BUTTONS] = {NORMAL_BUTTON,NORMAL_BUTTON,NORMAL_BUTTON};
void fsm_button(){
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 80009f2:	2300      	movs	r3, #0
 80009f4:	607b      	str	r3, [r7, #4]
 80009f6:	e03a      	b.n	8000a6e <fsm_button+0x82>
		switch(buttonState[i]){
 80009f8:	4a21      	ldr	r2, [pc, #132]	; (8000a80 <fsm_button+0x94>)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a00:	2b65      	cmp	r3, #101	; 0x65
 8000a02:	d002      	beq.n	8000a0a <fsm_button+0x1e>
 8000a04:	2b66      	cmp	r3, #102	; 0x66
 8000a06:	d013      	beq.n	8000a30 <fsm_button+0x44>
					buttonState[i] = NORMAL_BUTTON;
					setTimer1(BUTTON_DELAY_TIME*4);
				}
			}
		default:
			break;
 8000a08:	e02d      	b.n	8000a66 <fsm_button+0x7a>
			if(timer1Flag == 1){
 8000a0a:	4b1e      	ldr	r3, [pc, #120]	; (8000a84 <fsm_button+0x98>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d127      	bne.n	8000a62 <fsm_button+0x76>
				if(isButtonPressed(i) == 1){
 8000a12:	6878      	ldr	r0, [r7, #4]
 8000a14:	f7ff fbfe 	bl	8000214 <isButtonPressed>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d121      	bne.n	8000a62 <fsm_button+0x76>
					buttonState[i] = PRESS_BUTTON;
 8000a1e:	4a18      	ldr	r2, [pc, #96]	; (8000a80 <fsm_button+0x94>)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2166      	movs	r1, #102	; 0x66
 8000a24:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					setTimer1(BUTTON_DELAY_TIME*4);
 8000a28:	2014      	movs	r0, #20
 8000a2a:	f000 fcb3 	bl	8001394 <setTimer1>
			break;
 8000a2e:	e018      	b.n	8000a62 <fsm_button+0x76>
			if(timer1Flag == 1){
 8000a30:	4b14      	ldr	r3, [pc, #80]	; (8000a84 <fsm_button+0x98>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d116      	bne.n	8000a66 <fsm_button+0x7a>
				if(isButtonPressed(i) == 0){
 8000a38:	6878      	ldr	r0, [r7, #4]
 8000a3a:	f7ff fbeb 	bl	8000214 <isButtonPressed>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d110      	bne.n	8000a66 <fsm_button+0x7a>
					if(i == 0) toSETTING = SETTING;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d102      	bne.n	8000a50 <fsm_button+0x64>
 8000a4a:	4b0f      	ldr	r3, [pc, #60]	; (8000a88 <fsm_button+0x9c>)
 8000a4c:	2277      	movs	r2, #119	; 0x77
 8000a4e:	601a      	str	r2, [r3, #0]
					buttonState[i] = NORMAL_BUTTON;
 8000a50:	4a0b      	ldr	r2, [pc, #44]	; (8000a80 <fsm_button+0x94>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2165      	movs	r1, #101	; 0x65
 8000a56:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					setTimer1(BUTTON_DELAY_TIME*4);
 8000a5a:	2014      	movs	r0, #20
 8000a5c:	f000 fc9a 	bl	8001394 <setTimer1>
			break;
 8000a60:	e001      	b.n	8000a66 <fsm_button+0x7a>
			break;
 8000a62:	bf00      	nop
 8000a64:	e000      	b.n	8000a68 <fsm_button+0x7c>
			break;
 8000a66:	bf00      	nop
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	607b      	str	r3, [r7, #4]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2b02      	cmp	r3, #2
 8000a72:	ddc1      	ble.n	80009f8 <fsm_button+0xc>
		}
	}
}
 8000a74:	bf00      	nop
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	20000018 	.word	0x20000018
 8000a84:	20000090 	.word	0x20000090
 8000a88:	20000088 	.word	0x20000088

08000a8c <changeNum>:
int greenTime = 3;
int amberTime = 2;
/*register to store value when SET button is pressed*/
int registerTimeForChange;
/*Change value of register above*/
void changeNum(){
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
	registerTimeForChange++;
 8000a90:	4b07      	ldr	r3, [pc, #28]	; (8000ab0 <changeNum+0x24>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	3301      	adds	r3, #1
 8000a96:	4a06      	ldr	r2, [pc, #24]	; (8000ab0 <changeNum+0x24>)
 8000a98:	6013      	str	r3, [r2, #0]
	if(registerTimeForChange >= 100) registerTimeForChange = 1;
 8000a9a:	4b05      	ldr	r3, [pc, #20]	; (8000ab0 <changeNum+0x24>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	2b63      	cmp	r3, #99	; 0x63
 8000aa0:	dd02      	ble.n	8000aa8 <changeNum+0x1c>
 8000aa2:	4b03      	ldr	r3, [pc, #12]	; (8000ab0 <changeNum+0x24>)
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	601a      	str	r2, [r3, #0]
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bc80      	pop	{r7}
 8000aae:	4770      	bx	lr
 8000ab0:	200000a4 	.word	0x200000a4

08000ab4 <fsm_full_task_row>:
/*Display led 7seg, set timer,... */
void fsm_full_task_row(){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
	  /*Set timer2 ~ 1s*/
	  if(timer2Flag == 1){
 8000ab8:	4b2e      	ldr	r3, [pc, #184]	; (8000b74 <fsm_full_task_row+0xc0>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d102      	bne.n	8000ac6 <fsm_full_task_row+0x12>
		  setTimer2(100);
 8000ac0:	2064      	movs	r0, #100	; 0x64
 8000ac2:	f000 fc7b 	bl	80013bc <setTimer2>
	  }
	  /*Check state and display Traffic light leds*/
	  if(state_row != BLINK_RED &&
 8000ac6:	4b2c      	ldr	r3, [pc, #176]	; (8000b78 <fsm_full_task_row+0xc4>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	2bcb      	cmp	r3, #203	; 0xcb
 8000acc:	d011      	beq.n	8000af2 <fsm_full_task_row+0x3e>
			  state_row != BLINK_GREEN &&
 8000ace:	4b2a      	ldr	r3, [pc, #168]	; (8000b78 <fsm_full_task_row+0xc4>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
	  if(state_row != BLINK_RED &&
 8000ad2:	2bcc      	cmp	r3, #204	; 0xcc
 8000ad4:	d00d      	beq.n	8000af2 <fsm_full_task_row+0x3e>
			  state_row != BLINK_AMBER){
 8000ad6:	4b28      	ldr	r3, [pc, #160]	; (8000b78 <fsm_full_task_row+0xc4>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
			  state_row != BLINK_GREEN &&
 8000ada:	2bcd      	cmp	r3, #205	; 0xcd
 8000adc:	d009      	beq.n	8000af2 <fsm_full_task_row+0x3e>
		  turnOnLedCol(state_col);
 8000ade:	4b27      	ldr	r3, [pc, #156]	; (8000b7c <fsm_full_task_row+0xc8>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff fbb0 	bl	8000248 <turnOnLedCol>
		  turnOnLedRow(state_row);
 8000ae8:	4b23      	ldr	r3, [pc, #140]	; (8000b78 <fsm_full_task_row+0xc4>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff fbf3 	bl	80002d8 <turnOnLedRow>
	  }
	  /*Update value for Buffer 7 seg*/
	  updateBuffer7SEG();
 8000af2:	f7ff fef1 	bl	80008d8 <updateBuffer7SEG>
	  if(timer3Flag == 1){
 8000af6:	4b22      	ldr	r3, [pc, #136]	; (8000b80 <fsm_full_task_row+0xcc>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	d138      	bne.n	8000b70 <fsm_full_task_row+0xbc>
		  /*Sweep 4 7seg led with Sweeping Frequence = 1Hz*/
		  sweep7SEG(index_led++);
 8000afe:	4b21      	ldr	r3, [pc, #132]	; (8000b84 <fsm_full_task_row+0xd0>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	1c5a      	adds	r2, r3, #1
 8000b04:	491f      	ldr	r1, [pc, #124]	; (8000b84 <fsm_full_task_row+0xd0>)
 8000b06:	600a      	str	r2, [r1, #0]
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f7ff fe4b 	bl	80007a4 <sweep7SEG>
		  CountSecondForBlink++;
 8000b0e:	4b1e      	ldr	r3, [pc, #120]	; (8000b88 <fsm_full_task_row+0xd4>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	3301      	adds	r3, #1
 8000b14:	4a1c      	ldr	r2, [pc, #112]	; (8000b88 <fsm_full_task_row+0xd4>)
 8000b16:	6013      	str	r3, [r2, #0]
		  CountSecondForBlink %= ratio_for_blink;
 8000b18:	4b1b      	ldr	r3, [pc, #108]	; (8000b88 <fsm_full_task_row+0xd4>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a1b      	ldr	r2, [pc, #108]	; (8000b8c <fsm_full_task_row+0xd8>)
 8000b1e:	6812      	ldr	r2, [r2, #0]
 8000b20:	fb93 f1f2 	sdiv	r1, r3, r2
 8000b24:	fb02 f201 	mul.w	r2, r2, r1
 8000b28:	1a9b      	subs	r3, r3, r2
 8000b2a:	4a17      	ldr	r2, [pc, #92]	; (8000b88 <fsm_full_task_row+0xd4>)
 8000b2c:	6013      	str	r3, [r2, #0]
		  /*Turn on traffic light leds in 1s */
		  if(CountSecondForBlink >= (ratio_for_blink/2)){
 8000b2e:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <fsm_full_task_row+0xd8>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	0fda      	lsrs	r2, r3, #31
 8000b34:	4413      	add	r3, r2
 8000b36:	105b      	asrs	r3, r3, #1
 8000b38:	461a      	mov	r2, r3
 8000b3a:	4b13      	ldr	r3, [pc, #76]	; (8000b88 <fsm_full_task_row+0xd4>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	dc05      	bgt.n	8000b4e <fsm_full_task_row+0x9a>
			  blinkLED(state_row);
 8000b42:	4b0d      	ldr	r3, [pc, #52]	; (8000b78 <fsm_full_task_row+0xc4>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4618      	mov	r0, r3
 8000b48:	f7ff fc0e 	bl	8000368 <blinkLED>
 8000b4c:	e00d      	b.n	8000b6a <fsm_full_task_row+0xb6>
		  }
		  /*Turn off traffic light leds in 1s*/
		  else if(state_row == BLINK_AMBER ||
 8000b4e:	4b0a      	ldr	r3, [pc, #40]	; (8000b78 <fsm_full_task_row+0xc4>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	2bcd      	cmp	r3, #205	; 0xcd
 8000b54:	d007      	beq.n	8000b66 <fsm_full_task_row+0xb2>
				  state_row == BLINK_RED ||
 8000b56:	4b08      	ldr	r3, [pc, #32]	; (8000b78 <fsm_full_task_row+0xc4>)
 8000b58:	681b      	ldr	r3, [r3, #0]
		  else if(state_row == BLINK_AMBER ||
 8000b5a:	2bcb      	cmp	r3, #203	; 0xcb
 8000b5c:	d003      	beq.n	8000b66 <fsm_full_task_row+0xb2>
				  state_row == BLINK_GREEN){
 8000b5e:	4b06      	ldr	r3, [pc, #24]	; (8000b78 <fsm_full_task_row+0xc4>)
 8000b60:	681b      	ldr	r3, [r3, #0]
				  state_row == BLINK_RED ||
 8000b62:	2bcc      	cmp	r3, #204	; 0xcc
 8000b64:	d101      	bne.n	8000b6a <fsm_full_task_row+0xb6>
					  turnOffLED();
 8000b66:	f7ff fc73 	bl	8000450 <turnOffLED>
		  }
		  setTimer3(TIMER3_COUNTER_INIT);
 8000b6a:	2019      	movs	r0, #25
 8000b6c:	f000 fc3a 	bl	80013e4 <setTimer3>
	  }
}
 8000b70:	bf00      	nop
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	20000098 	.word	0x20000098
 8000b78:	20000024 	.word	0x20000024
 8000b7c:	20000028 	.word	0x20000028
 8000b80:	200000a0 	.word	0x200000a0
 8000b84:	20000080 	.word	0x20000080
 8000b88:	2000003c 	.word	0x2000003c
 8000b8c:	20000040 	.word	0x20000040

08000b90 <fsm_full_row>:
/*fsm for row*/
void fsm_full_row(){
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
	switch(state_row){
 8000b94:	4b9f      	ldr	r3, [pc, #636]	; (8000e14 <fsm_full_row+0x284>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	3bc8      	subs	r3, #200	; 0xc8
 8000b9a:	2b05      	cmp	r3, #5
 8000b9c:	f200 81a7 	bhi.w	8000eee <fsm_full_row+0x35e>
 8000ba0:	a201      	add	r2, pc, #4	; (adr r2, 8000ba8 <fsm_full_row+0x18>)
 8000ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba6:	bf00      	nop
 8000ba8:	08000bc1 	.word	0x08000bc1
 8000bac:	08000c1b 	.word	0x08000c1b
 8000bb0:	08000c75 	.word	0x08000c75
 8000bb4:	08000ccf 	.word	0x08000ccf
 8000bb8:	08000e41 	.word	0x08000e41
 8000bbc:	08000d71 	.word	0x08000d71
	case AUTO_RED:
		if(toSETTING == 0){
 8000bc0:	4b95      	ldr	r3, [pc, #596]	; (8000e18 <fsm_full_row+0x288>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d116      	bne.n	8000bf6 <fsm_full_row+0x66>
			if(timer2Flag == 1){
 8000bc8:	4b94      	ldr	r3, [pc, #592]	; (8000e1c <fsm_full_row+0x28c>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	f040 8195 	bne.w	8000efc <fsm_full_row+0x36c>
				countDownTimeRow--;
 8000bd2:	4b93      	ldr	r3, [pc, #588]	; (8000e20 <fsm_full_row+0x290>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	4a91      	ldr	r2, [pc, #580]	; (8000e20 <fsm_full_row+0x290>)
 8000bda:	6013      	str	r3, [r2, #0]
				/*Time out move to next state*/
				if(countDownTimeRow <= 0){
 8000bdc:	4b90      	ldr	r3, [pc, #576]	; (8000e20 <fsm_full_row+0x290>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	f300 818b 	bgt.w	8000efc <fsm_full_row+0x36c>
					state_row = AUTO_GREEN;
 8000be6:	4b8b      	ldr	r3, [pc, #556]	; (8000e14 <fsm_full_row+0x284>)
 8000be8:	22c9      	movs	r2, #201	; 0xc9
 8000bea:	601a      	str	r2, [r3, #0]
					countDownTimeRow = greenTime;
 8000bec:	4b8d      	ldr	r3, [pc, #564]	; (8000e24 <fsm_full_row+0x294>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a8b      	ldr	r2, [pc, #556]	; (8000e20 <fsm_full_row+0x290>)
 8000bf2:	6013      	str	r3, [r2, #0]
			registerTimeForChange = redTime;
			toSETTING = 0;
			/*Set timer2 to 1000 ~ 10s*/
			setTimer2(SETTING_TIME);
		}
		break;
 8000bf4:	e182      	b.n	8000efc <fsm_full_row+0x36c>
			state_row = BLINK_RED;
 8000bf6:	4b87      	ldr	r3, [pc, #540]	; (8000e14 <fsm_full_row+0x284>)
 8000bf8:	22cb      	movs	r2, #203	; 0xcb
 8000bfa:	601a      	str	r2, [r3, #0]
			state_col = BLINK_RED;
 8000bfc:	4b8a      	ldr	r3, [pc, #552]	; (8000e28 <fsm_full_row+0x298>)
 8000bfe:	22cb      	movs	r2, #203	; 0xcb
 8000c00:	601a      	str	r2, [r3, #0]
			registerTimeForChange = redTime;
 8000c02:	4b8a      	ldr	r3, [pc, #552]	; (8000e2c <fsm_full_row+0x29c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a8a      	ldr	r2, [pc, #552]	; (8000e30 <fsm_full_row+0x2a0>)
 8000c08:	6013      	str	r3, [r2, #0]
			toSETTING = 0;
 8000c0a:	4b83      	ldr	r3, [pc, #524]	; (8000e18 <fsm_full_row+0x288>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
			setTimer2(SETTING_TIME);
 8000c10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c14:	f000 fbd2 	bl	80013bc <setTimer2>
		break;
 8000c18:	e170      	b.n	8000efc <fsm_full_row+0x36c>
	case AUTO_GREEN:
		if(toSETTING == 0){
 8000c1a:	4b7f      	ldr	r3, [pc, #508]	; (8000e18 <fsm_full_row+0x288>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d116      	bne.n	8000c50 <fsm_full_row+0xc0>
			if(timer2Flag == 1){
 8000c22:	4b7e      	ldr	r3, [pc, #504]	; (8000e1c <fsm_full_row+0x28c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	f040 816a 	bne.w	8000f00 <fsm_full_row+0x370>
				countDownTimeRow--;
 8000c2c:	4b7c      	ldr	r3, [pc, #496]	; (8000e20 <fsm_full_row+0x290>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	3b01      	subs	r3, #1
 8000c32:	4a7b      	ldr	r2, [pc, #492]	; (8000e20 <fsm_full_row+0x290>)
 8000c34:	6013      	str	r3, [r2, #0]
				/*Time out move to next state*/
				if(countDownTimeRow <= 0){
 8000c36:	4b7a      	ldr	r3, [pc, #488]	; (8000e20 <fsm_full_row+0x290>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	f300 8160 	bgt.w	8000f00 <fsm_full_row+0x370>
					state_row = AUTO_AMBER;
 8000c40:	4b74      	ldr	r3, [pc, #464]	; (8000e14 <fsm_full_row+0x284>)
 8000c42:	22ca      	movs	r2, #202	; 0xca
 8000c44:	601a      	str	r2, [r3, #0]
					countDownTimeRow = amberTime;
 8000c46:	4b7b      	ldr	r3, [pc, #492]	; (8000e34 <fsm_full_row+0x2a4>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a75      	ldr	r2, [pc, #468]	; (8000e20 <fsm_full_row+0x290>)
 8000c4c:	6013      	str	r3, [r2, #0]
			registerTimeForChange = redTime;
			toSETTING = 0;
			/*Set timer2 to 1000 ~ 10s*/
			setTimer2(SETTING_TIME);
		}
		break;
 8000c4e:	e157      	b.n	8000f00 <fsm_full_row+0x370>
			state_row = BLINK_RED;
 8000c50:	4b70      	ldr	r3, [pc, #448]	; (8000e14 <fsm_full_row+0x284>)
 8000c52:	22cb      	movs	r2, #203	; 0xcb
 8000c54:	601a      	str	r2, [r3, #0]
			state_col = BLINK_RED;
 8000c56:	4b74      	ldr	r3, [pc, #464]	; (8000e28 <fsm_full_row+0x298>)
 8000c58:	22cb      	movs	r2, #203	; 0xcb
 8000c5a:	601a      	str	r2, [r3, #0]
			registerTimeForChange = redTime;
 8000c5c:	4b73      	ldr	r3, [pc, #460]	; (8000e2c <fsm_full_row+0x29c>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a73      	ldr	r2, [pc, #460]	; (8000e30 <fsm_full_row+0x2a0>)
 8000c62:	6013      	str	r3, [r2, #0]
			toSETTING = 0;
 8000c64:	4b6c      	ldr	r3, [pc, #432]	; (8000e18 <fsm_full_row+0x288>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
			setTimer2(SETTING_TIME);
 8000c6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c6e:	f000 fba5 	bl	80013bc <setTimer2>
		break;
 8000c72:	e145      	b.n	8000f00 <fsm_full_row+0x370>
	case AUTO_AMBER:
		if(toSETTING == 0){
 8000c74:	4b68      	ldr	r3, [pc, #416]	; (8000e18 <fsm_full_row+0x288>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d116      	bne.n	8000caa <fsm_full_row+0x11a>
			if(timer2Flag == 1){
 8000c7c:	4b67      	ldr	r3, [pc, #412]	; (8000e1c <fsm_full_row+0x28c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	f040 813f 	bne.w	8000f04 <fsm_full_row+0x374>
				countDownTimeRow--;
 8000c86:	4b66      	ldr	r3, [pc, #408]	; (8000e20 <fsm_full_row+0x290>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	3b01      	subs	r3, #1
 8000c8c:	4a64      	ldr	r2, [pc, #400]	; (8000e20 <fsm_full_row+0x290>)
 8000c8e:	6013      	str	r3, [r2, #0]
				/*Time out move to next state*/
				if(countDownTimeRow <= 0){
 8000c90:	4b63      	ldr	r3, [pc, #396]	; (8000e20 <fsm_full_row+0x290>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	f300 8135 	bgt.w	8000f04 <fsm_full_row+0x374>
					state_row = AUTO_RED;
 8000c9a:	4b5e      	ldr	r3, [pc, #376]	; (8000e14 <fsm_full_row+0x284>)
 8000c9c:	22c8      	movs	r2, #200	; 0xc8
 8000c9e:	601a      	str	r2, [r3, #0]
					countDownTimeRow = redTime;
 8000ca0:	4b62      	ldr	r3, [pc, #392]	; (8000e2c <fsm_full_row+0x29c>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a5e      	ldr	r2, [pc, #376]	; (8000e20 <fsm_full_row+0x290>)
 8000ca6:	6013      	str	r3, [r2, #0]
			registerTimeForChange = redTime;
			toSETTING = 0;
			/*Set timer2 to 1000 ~ 10s*/
			setTimer2(SETTING_TIME);
		}
		break;
 8000ca8:	e12c      	b.n	8000f04 <fsm_full_row+0x374>
			state_row = BLINK_RED;
 8000caa:	4b5a      	ldr	r3, [pc, #360]	; (8000e14 <fsm_full_row+0x284>)
 8000cac:	22cb      	movs	r2, #203	; 0xcb
 8000cae:	601a      	str	r2, [r3, #0]
			state_col = BLINK_RED;
 8000cb0:	4b5d      	ldr	r3, [pc, #372]	; (8000e28 <fsm_full_row+0x298>)
 8000cb2:	22cb      	movs	r2, #203	; 0xcb
 8000cb4:	601a      	str	r2, [r3, #0]
			registerTimeForChange = redTime;
 8000cb6:	4b5d      	ldr	r3, [pc, #372]	; (8000e2c <fsm_full_row+0x29c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a5d      	ldr	r2, [pc, #372]	; (8000e30 <fsm_full_row+0x2a0>)
 8000cbc:	6013      	str	r3, [r2, #0]
			toSETTING = 0;
 8000cbe:	4b56      	ldr	r3, [pc, #344]	; (8000e18 <fsm_full_row+0x288>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
			setTimer2(SETTING_TIME);
 8000cc4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cc8:	f000 fb78 	bl	80013bc <setTimer2>
		break;
 8000ccc:	e11a      	b.n	8000f04 <fsm_full_row+0x374>
	case BLINK_RED:
		if(buttonState[0] == PRESS_BUTTON){
 8000cce:	4b5a      	ldr	r3, [pc, #360]	; (8000e38 <fsm_full_row+0x2a8>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	2b66      	cmp	r3, #102	; 0x66
 8000cd4:	d116      	bne.n	8000d04 <fsm_full_row+0x174>
			/*set Timer1 100 ~ 1s,button will press every 1s if long-press, and reset button state to NORMAL*/
			setTimer1(BUTTON_DELAY_TIME*20);
 8000cd6:	2064      	movs	r0, #100	; 0x64
 8000cd8:	f000 fb5c 	bl	8001394 <setTimer1>
			buttonState[0] = NORMAL_BUTTON;
 8000cdc:	4b56      	ldr	r3, [pc, #344]	; (8000e38 <fsm_full_row+0x2a8>)
 8000cde:	2265      	movs	r2, #101	; 0x65
 8000ce0:	601a      	str	r2, [r3, #0]
			/*Move to BLINK_AMBER mode*/
			state_row = BLINK_AMBER;
 8000ce2:	4b4c      	ldr	r3, [pc, #304]	; (8000e14 <fsm_full_row+0x284>)
 8000ce4:	22cd      	movs	r2, #205	; 0xcd
 8000ce6:	601a      	str	r2, [r3, #0]
			state_col = BLINK_AMBER;
 8000ce8:	4b4f      	ldr	r3, [pc, #316]	; (8000e28 <fsm_full_row+0x298>)
 8000cea:	22cd      	movs	r2, #205	; 0xcd
 8000cec:	601a      	str	r2, [r3, #0]
			/*assign amberTime value to register*/
			registerTimeForChange = amberTime;
 8000cee:	4b51      	ldr	r3, [pc, #324]	; (8000e34 <fsm_full_row+0x2a4>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a4f      	ldr	r2, [pc, #316]	; (8000e30 <fsm_full_row+0x2a0>)
 8000cf4:	6013      	str	r3, [r2, #0]
			toSETTING = 0;
 8000cf6:	4b48      	ldr	r3, [pc, #288]	; (8000e18 <fsm_full_row+0x288>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
			/*Set timer2 to 1000 ~ 10s*/
			setTimer2(SETTING_TIME);
 8000cfc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d00:	f000 fb5c 	bl	80013bc <setTimer2>
		}
		if(buttonState[1] == PRESS_BUTTON){
 8000d04:	4b4c      	ldr	r3, [pc, #304]	; (8000e38 <fsm_full_row+0x2a8>)
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	2b66      	cmp	r3, #102	; 0x66
 8000d0a:	d10b      	bne.n	8000d24 <fsm_full_row+0x194>
			/*set Timer1 100 ~ 1s,button will press every 1s if long-press, and reset button state to NORMAL*/
			buttonState[1] = NORMAL_BUTTON;
 8000d0c:	4b4a      	ldr	r3, [pc, #296]	; (8000e38 <fsm_full_row+0x2a8>)
 8000d0e:	2265      	movs	r2, #101	; 0x65
 8000d10:	605a      	str	r2, [r3, #4]
			setTimer1(BUTTON_DELAY_TIME*20);
 8000d12:	2064      	movs	r0, #100	; 0x64
 8000d14:	f000 fb3e 	bl	8001394 <setTimer1>
			/*Increase value in register*/
			changeNum();
 8000d18:	f7ff feb8 	bl	8000a8c <changeNum>
			/*Set timer2 to 1000 ~ 10s*/
			setTimer2(SETTING_TIME);
 8000d1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d20:	f000 fb4c 	bl	80013bc <setTimer2>
		}
		if(buttonState[2] == PRESS_BUTTON){
 8000d24:	4b44      	ldr	r3, [pc, #272]	; (8000e38 <fsm_full_row+0x2a8>)
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	2b66      	cmp	r3, #102	; 0x66
 8000d2a:	d10d      	bne.n	8000d48 <fsm_full_row+0x1b8>
			/*set Timer1 100 ~ 1s,button will press every 1s if long-press, and reset button state to NORMAL*/
			buttonState[2] = NORMAL_BUTTON;
 8000d2c:	4b42      	ldr	r3, [pc, #264]	; (8000e38 <fsm_full_row+0x2a8>)
 8000d2e:	2265      	movs	r2, #101	; 0x65
 8000d30:	609a      	str	r2, [r3, #8]
			setTimer1(BUTTON_DELAY_TIME*20);
 8000d32:	2064      	movs	r0, #100	; 0x64
 8000d34:	f000 fb2e 	bl	8001394 <setTimer1>
			/*Assign value on register to traffic light time to SAVE*/
			redTime = registerTimeForChange;
 8000d38:	4b3d      	ldr	r3, [pc, #244]	; (8000e30 <fsm_full_row+0x2a0>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a3b      	ldr	r2, [pc, #236]	; (8000e2c <fsm_full_row+0x29c>)
 8000d3e:	6013      	str	r3, [r2, #0]
			setTimer2(SETTING_TIME);
 8000d40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d44:	f000 fb3a 	bl	80013bc <setTimer2>
		}
		if(timer2Flag == 1){
 8000d48:	4b34      	ldr	r3, [pc, #208]	; (8000e1c <fsm_full_row+0x28c>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	f040 80db 	bne.w	8000f08 <fsm_full_row+0x378>
			/*Time out, move to default state: AUTO_RED (row), AUTO_GREEN (col)*/
			state_row = AUTO_RED;
 8000d52:	4b30      	ldr	r3, [pc, #192]	; (8000e14 <fsm_full_row+0x284>)
 8000d54:	22c8      	movs	r2, #200	; 0xc8
 8000d56:	601a      	str	r2, [r3, #0]
			state_col = AUTO_GREEN;
 8000d58:	4b33      	ldr	r3, [pc, #204]	; (8000e28 <fsm_full_row+0x298>)
 8000d5a:	22c9      	movs	r2, #201	; 0xc9
 8000d5c:	601a      	str	r2, [r3, #0]
			countDownTimeRow = redTime;
 8000d5e:	4b33      	ldr	r3, [pc, #204]	; (8000e2c <fsm_full_row+0x29c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a2f      	ldr	r2, [pc, #188]	; (8000e20 <fsm_full_row+0x290>)
 8000d64:	6013      	str	r3, [r2, #0]
			countDownTimeCol = greenTime;
 8000d66:	4b2f      	ldr	r3, [pc, #188]	; (8000e24 <fsm_full_row+0x294>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a34      	ldr	r2, [pc, #208]	; (8000e3c <fsm_full_row+0x2ac>)
 8000d6c:	6013      	str	r3, [r2, #0]
		}
		break;
 8000d6e:	e0cb      	b.n	8000f08 <fsm_full_row+0x378>
	case BLINK_AMBER:
		if(buttonState[0] == PRESS_BUTTON){
 8000d70:	4b31      	ldr	r3, [pc, #196]	; (8000e38 <fsm_full_row+0x2a8>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	2b66      	cmp	r3, #102	; 0x66
 8000d76:	d116      	bne.n	8000da6 <fsm_full_row+0x216>
			/*set Timer1 100 ~ 1s,button will press every 1s if long-press, and reset button state to NORMAL*/
			setTimer1(BUTTON_DELAY_TIME*20);
 8000d78:	2064      	movs	r0, #100	; 0x64
 8000d7a:	f000 fb0b 	bl	8001394 <setTimer1>
			buttonState[0] = NORMAL_BUTTON;
 8000d7e:	4b2e      	ldr	r3, [pc, #184]	; (8000e38 <fsm_full_row+0x2a8>)
 8000d80:	2265      	movs	r2, #101	; 0x65
 8000d82:	601a      	str	r2, [r3, #0]
			/*Move to BLINK_GREEN mode*/
			state_row = BLINK_GREEN;
 8000d84:	4b23      	ldr	r3, [pc, #140]	; (8000e14 <fsm_full_row+0x284>)
 8000d86:	22cc      	movs	r2, #204	; 0xcc
 8000d88:	601a      	str	r2, [r3, #0]
			state_col = BLINK_GREEN;
 8000d8a:	4b27      	ldr	r3, [pc, #156]	; (8000e28 <fsm_full_row+0x298>)
 8000d8c:	22cc      	movs	r2, #204	; 0xcc
 8000d8e:	601a      	str	r2, [r3, #0]
			/*assign greenTime value to register*/
			registerTimeForChange = greenTime;
 8000d90:	4b24      	ldr	r3, [pc, #144]	; (8000e24 <fsm_full_row+0x294>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a26      	ldr	r2, [pc, #152]	; (8000e30 <fsm_full_row+0x2a0>)
 8000d96:	6013      	str	r3, [r2, #0]
			toSETTING = 0;
 8000d98:	4b1f      	ldr	r3, [pc, #124]	; (8000e18 <fsm_full_row+0x288>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
			/*Set timer2 to 1000 ~ 10s*/
			setTimer2(SETTING_TIME);
 8000d9e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000da2:	f000 fb0b 	bl	80013bc <setTimer2>
		}
		if(buttonState[1] == PRESS_BUTTON){
 8000da6:	4b24      	ldr	r3, [pc, #144]	; (8000e38 <fsm_full_row+0x2a8>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	2b66      	cmp	r3, #102	; 0x66
 8000dac:	d10b      	bne.n	8000dc6 <fsm_full_row+0x236>
			/*set Timer1 100 ~ 1s,button will press every 1s if long-press, and reset button state to NORMAL*/
			buttonState[1] = NORMAL_BUTTON;
 8000dae:	4b22      	ldr	r3, [pc, #136]	; (8000e38 <fsm_full_row+0x2a8>)
 8000db0:	2265      	movs	r2, #101	; 0x65
 8000db2:	605a      	str	r2, [r3, #4]
			setTimer1(BUTTON_DELAY_TIME*20);
 8000db4:	2064      	movs	r0, #100	; 0x64
 8000db6:	f000 faed 	bl	8001394 <setTimer1>
			/*Increase value in register*/
			changeNum();
 8000dba:	f7ff fe67 	bl	8000a8c <changeNum>
			/*Set timer2 to 1000 ~ 10s*/
			setTimer2(SETTING_TIME);
 8000dbe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dc2:	f000 fafb 	bl	80013bc <setTimer2>
		}
		if(buttonState[2] == PRESS_BUTTON){
 8000dc6:	4b1c      	ldr	r3, [pc, #112]	; (8000e38 <fsm_full_row+0x2a8>)
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	2b66      	cmp	r3, #102	; 0x66
 8000dcc:	d10d      	bne.n	8000dea <fsm_full_row+0x25a>
			/*set Timer1 100 ~ 1s,button will press every 1s if long-press, and reset button state to NORMAL*/
			buttonState[2] = NORMAL_BUTTON;
 8000dce:	4b1a      	ldr	r3, [pc, #104]	; (8000e38 <fsm_full_row+0x2a8>)
 8000dd0:	2265      	movs	r2, #101	; 0x65
 8000dd2:	609a      	str	r2, [r3, #8]
			setTimer1(BUTTON_DELAY_TIME*20);
 8000dd4:	2064      	movs	r0, #100	; 0x64
 8000dd6:	f000 fadd 	bl	8001394 <setTimer1>
			/*Assign value on register to traffic light time to SAVE*/
			amberTime = registerTimeForChange;
 8000dda:	4b15      	ldr	r3, [pc, #84]	; (8000e30 <fsm_full_row+0x2a0>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a15      	ldr	r2, [pc, #84]	; (8000e34 <fsm_full_row+0x2a4>)
 8000de0:	6013      	str	r3, [r2, #0]
			/*Set timer2 to 1000 ~ 10s*/
			setTimer2(SETTING_TIME);
 8000de2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000de6:	f000 fae9 	bl	80013bc <setTimer2>
		}
		if(timer2Flag == 1){
 8000dea:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <fsm_full_row+0x28c>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	f040 808c 	bne.w	8000f0c <fsm_full_row+0x37c>
			/*Time out, move to default state: AUTO_RED (row), AUTO_GREEN (col)*/
			state_row = AUTO_RED;
 8000df4:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <fsm_full_row+0x284>)
 8000df6:	22c8      	movs	r2, #200	; 0xc8
 8000df8:	601a      	str	r2, [r3, #0]
			state_col = AUTO_GREEN;
 8000dfa:	4b0b      	ldr	r3, [pc, #44]	; (8000e28 <fsm_full_row+0x298>)
 8000dfc:	22c9      	movs	r2, #201	; 0xc9
 8000dfe:	601a      	str	r2, [r3, #0]
			countDownTimeRow = redTime;
 8000e00:	4b0a      	ldr	r3, [pc, #40]	; (8000e2c <fsm_full_row+0x29c>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a06      	ldr	r2, [pc, #24]	; (8000e20 <fsm_full_row+0x290>)
 8000e06:	6013      	str	r3, [r2, #0]
			countDownTimeCol = greenTime;
 8000e08:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <fsm_full_row+0x294>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a0b      	ldr	r2, [pc, #44]	; (8000e3c <fsm_full_row+0x2ac>)
 8000e0e:	6013      	str	r3, [r2, #0]
		}
		break;
 8000e10:	e07c      	b.n	8000f0c <fsm_full_row+0x37c>
 8000e12:	bf00      	nop
 8000e14:	20000024 	.word	0x20000024
 8000e18:	20000088 	.word	0x20000088
 8000e1c:	20000098 	.word	0x20000098
 8000e20:	2000002c 	.word	0x2000002c
 8000e24:	20000034 	.word	0x20000034
 8000e28:	20000028 	.word	0x20000028
 8000e2c:	20000030 	.word	0x20000030
 8000e30:	200000a4 	.word	0x200000a4
 8000e34:	20000038 	.word	0x20000038
 8000e38:	20000018 	.word	0x20000018
 8000e3c:	20000084 	.word	0x20000084
	case BLINK_GREEN:
		if(buttonState[0] == PRESS_BUTTON){
 8000e40:	4b36      	ldr	r3, [pc, #216]	; (8000f1c <fsm_full_row+0x38c>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b66      	cmp	r3, #102	; 0x66
 8000e46:	d11d      	bne.n	8000e84 <fsm_full_row+0x2f4>
			/*set Timer1 100 ~ 1s,button will press every 1s if long-press, and reset button state to NORMAL*/
			setTimer1(BUTTON_DELAY_TIME*20);
 8000e48:	2064      	movs	r0, #100	; 0x64
 8000e4a:	f000 faa3 	bl	8001394 <setTimer1>
			buttonState[0] = NORMAL_BUTTON;
 8000e4e:	4b33      	ldr	r3, [pc, #204]	; (8000f1c <fsm_full_row+0x38c>)
 8000e50:	2265      	movs	r2, #101	; 0x65
 8000e52:	601a      	str	r2, [r3, #0]
			state_row = AUTO_RED;
 8000e54:	4b32      	ldr	r3, [pc, #200]	; (8000f20 <fsm_full_row+0x390>)
 8000e56:	22c8      	movs	r2, #200	; 0xc8
 8000e58:	601a      	str	r2, [r3, #0]
			state_col = AUTO_GREEN;
 8000e5a:	4b32      	ldr	r3, [pc, #200]	; (8000f24 <fsm_full_row+0x394>)
 8000e5c:	22c9      	movs	r2, #201	; 0xc9
 8000e5e:	601a      	str	r2, [r3, #0]
			/*assign redTime value to register*/
			registerTimeForChange = redTime;
 8000e60:	4b31      	ldr	r3, [pc, #196]	; (8000f28 <fsm_full_row+0x398>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a31      	ldr	r2, [pc, #196]	; (8000f2c <fsm_full_row+0x39c>)
 8000e66:	6013      	str	r3, [r2, #0]
			/*reset Count Down Time to default*/
			countDownTimeRow = redTime;
 8000e68:	4b2f      	ldr	r3, [pc, #188]	; (8000f28 <fsm_full_row+0x398>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a30      	ldr	r2, [pc, #192]	; (8000f30 <fsm_full_row+0x3a0>)
 8000e6e:	6013      	str	r3, [r2, #0]
			countDownTimeCol = greenTime;
 8000e70:	4b30      	ldr	r3, [pc, #192]	; (8000f34 <fsm_full_row+0x3a4>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a30      	ldr	r2, [pc, #192]	; (8000f38 <fsm_full_row+0x3a8>)
 8000e76:	6013      	str	r3, [r2, #0]
			toSETTING = 0;
 8000e78:	4b30      	ldr	r3, [pc, #192]	; (8000f3c <fsm_full_row+0x3ac>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	601a      	str	r2, [r3, #0]
			/*Set timer2 to 100 ~ 1s*/
			setTimer2(100);
 8000e7e:	2064      	movs	r0, #100	; 0x64
 8000e80:	f000 fa9c 	bl	80013bc <setTimer2>
		}
		if(buttonState[1] == PRESS_BUTTON){
 8000e84:	4b25      	ldr	r3, [pc, #148]	; (8000f1c <fsm_full_row+0x38c>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	2b66      	cmp	r3, #102	; 0x66
 8000e8a:	d10b      	bne.n	8000ea4 <fsm_full_row+0x314>
			/*set Timer1 100 ~ 1s,button will press every 1s if long-press, and reset button state to NORMAL*/
			buttonState[1] = NORMAL_BUTTON;
 8000e8c:	4b23      	ldr	r3, [pc, #140]	; (8000f1c <fsm_full_row+0x38c>)
 8000e8e:	2265      	movs	r2, #101	; 0x65
 8000e90:	605a      	str	r2, [r3, #4]
			setTimer1(BUTTON_DELAY_TIME*20);
 8000e92:	2064      	movs	r0, #100	; 0x64
 8000e94:	f000 fa7e 	bl	8001394 <setTimer1>
			/*Increase value in register*/
			changeNum();
 8000e98:	f7ff fdf8 	bl	8000a8c <changeNum>
			/*Set timer2 to 1000 ~ 10s*/
			setTimer2(SETTING_TIME);
 8000e9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ea0:	f000 fa8c 	bl	80013bc <setTimer2>
		}
		if(buttonState[2] == PRESS_BUTTON){
 8000ea4:	4b1d      	ldr	r3, [pc, #116]	; (8000f1c <fsm_full_row+0x38c>)
 8000ea6:	689b      	ldr	r3, [r3, #8]
 8000ea8:	2b66      	cmp	r3, #102	; 0x66
 8000eaa:	d10d      	bne.n	8000ec8 <fsm_full_row+0x338>
			/*set Timer1 100 ~ 1s,button will press every 1s if long-press, and reset button state to NORMAL*/
			buttonState[2] = NORMAL_BUTTON;
 8000eac:	4b1b      	ldr	r3, [pc, #108]	; (8000f1c <fsm_full_row+0x38c>)
 8000eae:	2265      	movs	r2, #101	; 0x65
 8000eb0:	609a      	str	r2, [r3, #8]
			setTimer1(BUTTON_DELAY_TIME*20);
 8000eb2:	2064      	movs	r0, #100	; 0x64
 8000eb4:	f000 fa6e 	bl	8001394 <setTimer1>
			/*Assign value on register to traffic light time to SAVE*/
			greenTime = registerTimeForChange;
 8000eb8:	4b1c      	ldr	r3, [pc, #112]	; (8000f2c <fsm_full_row+0x39c>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a1d      	ldr	r2, [pc, #116]	; (8000f34 <fsm_full_row+0x3a4>)
 8000ebe:	6013      	str	r3, [r2, #0]
			/*Set timer2 to 1000 ~ 10s*/
			setTimer2(SETTING_TIME);
 8000ec0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ec4:	f000 fa7a 	bl	80013bc <setTimer2>
		}
		if(timer2Flag == 1){
 8000ec8:	4b1d      	ldr	r3, [pc, #116]	; (8000f40 <fsm_full_row+0x3b0>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	d11f      	bne.n	8000f10 <fsm_full_row+0x380>
			/*Time out, move to default state: AUTO_RED (row), AUTO_GREEN (col)*/
			state_row = AUTO_RED;
 8000ed0:	4b13      	ldr	r3, [pc, #76]	; (8000f20 <fsm_full_row+0x390>)
 8000ed2:	22c8      	movs	r2, #200	; 0xc8
 8000ed4:	601a      	str	r2, [r3, #0]
			state_col = AUTO_GREEN;
 8000ed6:	4b13      	ldr	r3, [pc, #76]	; (8000f24 <fsm_full_row+0x394>)
 8000ed8:	22c9      	movs	r2, #201	; 0xc9
 8000eda:	601a      	str	r2, [r3, #0]
			countDownTimeRow = redTime;
 8000edc:	4b12      	ldr	r3, [pc, #72]	; (8000f28 <fsm_full_row+0x398>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a13      	ldr	r2, [pc, #76]	; (8000f30 <fsm_full_row+0x3a0>)
 8000ee2:	6013      	str	r3, [r2, #0]
			countDownTimeCol = greenTime;
 8000ee4:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <fsm_full_row+0x3a4>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a13      	ldr	r2, [pc, #76]	; (8000f38 <fsm_full_row+0x3a8>)
 8000eea:	6013      	str	r3, [r2, #0]
		}
		break;
 8000eec:	e010      	b.n	8000f10 <fsm_full_row+0x380>
	default:
		state_row= AUTO_RED;
 8000eee:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <fsm_full_row+0x390>)
 8000ef0:	22c8      	movs	r2, #200	; 0xc8
 8000ef2:	601a      	str	r2, [r3, #0]
		state_row = AUTO_GREEN;
 8000ef4:	4b0a      	ldr	r3, [pc, #40]	; (8000f20 <fsm_full_row+0x390>)
 8000ef6:	22c9      	movs	r2, #201	; 0xc9
 8000ef8:	601a      	str	r2, [r3, #0]
		break;
 8000efa:	e00a      	b.n	8000f12 <fsm_full_row+0x382>
		break;
 8000efc:	bf00      	nop
 8000efe:	e008      	b.n	8000f12 <fsm_full_row+0x382>
		break;
 8000f00:	bf00      	nop
 8000f02:	e006      	b.n	8000f12 <fsm_full_row+0x382>
		break;
 8000f04:	bf00      	nop
 8000f06:	e004      	b.n	8000f12 <fsm_full_row+0x382>
		break;
 8000f08:	bf00      	nop
 8000f0a:	e002      	b.n	8000f12 <fsm_full_row+0x382>
		break;
 8000f0c:	bf00      	nop
 8000f0e:	e000      	b.n	8000f12 <fsm_full_row+0x382>
		break;
 8000f10:	bf00      	nop
	}
	fsm_full_task_row();
 8000f12:	f7ff fdcf 	bl	8000ab4 <fsm_full_task_row>
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20000018 	.word	0x20000018
 8000f20:	20000024 	.word	0x20000024
 8000f24:	20000028 	.word	0x20000028
 8000f28:	20000030 	.word	0x20000030
 8000f2c:	200000a4 	.word	0x200000a4
 8000f30:	2000002c 	.word	0x2000002c
 8000f34:	20000034 	.word	0x20000034
 8000f38:	20000084 	.word	0x20000084
 8000f3c:	20000088 	.word	0x20000088
 8000f40:	20000098 	.word	0x20000098

08000f44 <fsm_full_col>:
void fsm_full_col(){
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
	switch(state_col){
 8000f48:	4b36      	ldr	r3, [pc, #216]	; (8001024 <fsm_full_col+0xe0>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	3bc8      	subs	r3, #200	; 0xc8
 8000f4e:	2b05      	cmp	r3, #5
 8000f50:	d859      	bhi.n	8001006 <fsm_full_col+0xc2>
 8000f52:	a201      	add	r2, pc, #4	; (adr r2, 8000f58 <fsm_full_col+0x14>)
 8000f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f58:	08000f71 	.word	0x08000f71
 8000f5c:	08000fa3 	.word	0x08000fa3
 8000f60:	08000fd5 	.word	0x08000fd5
 8000f64:	0800100f 	.word	0x0800100f
 8000f68:	0800100f 	.word	0x0800100f
 8000f6c:	0800100f 	.word	0x0800100f
	case AUTO_RED:
		if(toSETTING == 0){
 8000f70:	4b2d      	ldr	r3, [pc, #180]	; (8001028 <fsm_full_col+0xe4>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d14c      	bne.n	8001012 <fsm_full_col+0xce>
			if(timer2Flag == 1){
 8000f78:	4b2c      	ldr	r3, [pc, #176]	; (800102c <fsm_full_col+0xe8>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d148      	bne.n	8001012 <fsm_full_col+0xce>
				countDownTimeCol--;
 8000f80:	4b2b      	ldr	r3, [pc, #172]	; (8001030 <fsm_full_col+0xec>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	3b01      	subs	r3, #1
 8000f86:	4a2a      	ldr	r2, [pc, #168]	; (8001030 <fsm_full_col+0xec>)
 8000f88:	6013      	str	r3, [r2, #0]
				if(countDownTimeCol <= 0){
 8000f8a:	4b29      	ldr	r3, [pc, #164]	; (8001030 <fsm_full_col+0xec>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	dc3f      	bgt.n	8001012 <fsm_full_col+0xce>
					state_col = AUTO_GREEN;
 8000f92:	4b24      	ldr	r3, [pc, #144]	; (8001024 <fsm_full_col+0xe0>)
 8000f94:	22c9      	movs	r2, #201	; 0xc9
 8000f96:	601a      	str	r2, [r3, #0]
					countDownTimeCol = greenTime;
 8000f98:	4b26      	ldr	r3, [pc, #152]	; (8001034 <fsm_full_col+0xf0>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a24      	ldr	r2, [pc, #144]	; (8001030 <fsm_full_col+0xec>)
 8000f9e:	6013      	str	r3, [r2, #0]
				}
			}
		}
		break;
 8000fa0:	e037      	b.n	8001012 <fsm_full_col+0xce>
	case AUTO_GREEN:
		if(toSETTING == 0){
 8000fa2:	4b21      	ldr	r3, [pc, #132]	; (8001028 <fsm_full_col+0xe4>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d135      	bne.n	8001016 <fsm_full_col+0xd2>
			if(timer2Flag == 1){
 8000faa:	4b20      	ldr	r3, [pc, #128]	; (800102c <fsm_full_col+0xe8>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d131      	bne.n	8001016 <fsm_full_col+0xd2>
				countDownTimeCol--;
 8000fb2:	4b1f      	ldr	r3, [pc, #124]	; (8001030 <fsm_full_col+0xec>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	4a1d      	ldr	r2, [pc, #116]	; (8001030 <fsm_full_col+0xec>)
 8000fba:	6013      	str	r3, [r2, #0]
				if(countDownTimeCol <= 0){
 8000fbc:	4b1c      	ldr	r3, [pc, #112]	; (8001030 <fsm_full_col+0xec>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	dc28      	bgt.n	8001016 <fsm_full_col+0xd2>
					state_col = AUTO_AMBER;
 8000fc4:	4b17      	ldr	r3, [pc, #92]	; (8001024 <fsm_full_col+0xe0>)
 8000fc6:	22ca      	movs	r2, #202	; 0xca
 8000fc8:	601a      	str	r2, [r3, #0]
					countDownTimeCol = amberTime;
 8000fca:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <fsm_full_col+0xf4>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a18      	ldr	r2, [pc, #96]	; (8001030 <fsm_full_col+0xec>)
 8000fd0:	6013      	str	r3, [r2, #0]
				}
			}
		}
		break;
 8000fd2:	e020      	b.n	8001016 <fsm_full_col+0xd2>
	case AUTO_AMBER:
		if(toSETTING == 0){
 8000fd4:	4b14      	ldr	r3, [pc, #80]	; (8001028 <fsm_full_col+0xe4>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d11e      	bne.n	800101a <fsm_full_col+0xd6>
			if(timer2Flag == 1){
 8000fdc:	4b13      	ldr	r3, [pc, #76]	; (800102c <fsm_full_col+0xe8>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d11a      	bne.n	800101a <fsm_full_col+0xd6>
				countDownTimeCol--;
 8000fe4:	4b12      	ldr	r3, [pc, #72]	; (8001030 <fsm_full_col+0xec>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	4a11      	ldr	r2, [pc, #68]	; (8001030 <fsm_full_col+0xec>)
 8000fec:	6013      	str	r3, [r2, #0]
				if(countDownTimeCol <= 0){
 8000fee:	4b10      	ldr	r3, [pc, #64]	; (8001030 <fsm_full_col+0xec>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	dc11      	bgt.n	800101a <fsm_full_col+0xd6>
					state_col = AUTO_RED;
 8000ff6:	4b0b      	ldr	r3, [pc, #44]	; (8001024 <fsm_full_col+0xe0>)
 8000ff8:	22c8      	movs	r2, #200	; 0xc8
 8000ffa:	601a      	str	r2, [r3, #0]
					countDownTimeCol = redTime;
 8000ffc:	4b0f      	ldr	r3, [pc, #60]	; (800103c <fsm_full_col+0xf8>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <fsm_full_col+0xec>)
 8001002:	6013      	str	r3, [r2, #0]
				}
			}
		}
		break;
 8001004:	e009      	b.n	800101a <fsm_full_col+0xd6>
	case BLINK_AMBER:
		break;
	case BLINK_GREEN:
		break;
	default:
		state_col = AUTO_GREEN;
 8001006:	4b07      	ldr	r3, [pc, #28]	; (8001024 <fsm_full_col+0xe0>)
 8001008:	22c9      	movs	r2, #201	; 0xc9
 800100a:	601a      	str	r2, [r3, #0]
		break;
 800100c:	e006      	b.n	800101c <fsm_full_col+0xd8>
		break;
 800100e:	bf00      	nop
 8001010:	e004      	b.n	800101c <fsm_full_col+0xd8>
		break;
 8001012:	bf00      	nop
 8001014:	e002      	b.n	800101c <fsm_full_col+0xd8>
		break;
 8001016:	bf00      	nop
 8001018:	e000      	b.n	800101c <fsm_full_col+0xd8>
		break;
 800101a:	bf00      	nop
	}
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr
 8001024:	20000028 	.word	0x20000028
 8001028:	20000088 	.word	0x20000088
 800102c:	20000098 	.word	0x20000098
 8001030:	20000084 	.word	0x20000084
 8001034:	20000034 	.word	0x20000034
 8001038:	20000038 	.word	0x20000038
 800103c:	20000030 	.word	0x20000030

08001040 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001044:	f000 fa4a 	bl	80014dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001048:	f000 f81a 	bl	8001080 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800104c:	f000 f8a0 	bl	8001190 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001050:	f000 f852 	bl	80010f8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001054:	4809      	ldr	r0, [pc, #36]	; (800107c <main+0x3c>)
 8001056:	f001 f993 	bl	8002380 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer1(1);
 800105a:	2001      	movs	r0, #1
 800105c:	f000 f99a 	bl	8001394 <setTimer1>
  setTimer2(1);
 8001060:	2001      	movs	r0, #1
 8001062:	f000 f9ab 	bl	80013bc <setTimer2>
  setTimer3(1);
 8001066:	2001      	movs	r0, #1
 8001068:	f000 f9bc 	bl	80013e4 <setTimer3>
  while (1)
  {
	  fsm_button();
 800106c:	f7ff fcbe 	bl	80009ec <fsm_button>
	  fsm_full_col();
 8001070:	f7ff ff68 	bl	8000f44 <fsm_full_col>
	  fsm_full_row();
 8001074:	f7ff fd8c 	bl	8000b90 <fsm_full_row>
	  fsm_button();
 8001078:	e7f8      	b.n	800106c <main+0x2c>
 800107a:	bf00      	nop
 800107c:	200000a8 	.word	0x200000a8

08001080 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b090      	sub	sp, #64	; 0x40
 8001084:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001086:	f107 0318 	add.w	r3, r7, #24
 800108a:	2228      	movs	r2, #40	; 0x28
 800108c:	2100      	movs	r1, #0
 800108e:	4618      	mov	r0, r3
 8001090:	f001 fd2e 	bl	8002af0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
 800109a:	605a      	str	r2, [r3, #4]
 800109c:	609a      	str	r2, [r3, #8]
 800109e:	60da      	str	r2, [r3, #12]
 80010a0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010a2:	2302      	movs	r3, #2
 80010a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010a6:	2301      	movs	r3, #1
 80010a8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010aa:	2310      	movs	r3, #16
 80010ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010ae:	2300      	movs	r3, #0
 80010b0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010b2:	f107 0318 	add.w	r3, r7, #24
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 fd2a 	bl	8001b10 <HAL_RCC_OscConfig>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80010c2:	f000 f8d3 	bl	800126c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010c6:	230f      	movs	r3, #15
 80010c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010ca:	2300      	movs	r3, #0
 80010cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	2100      	movs	r1, #0
 80010de:	4618      	mov	r0, r3
 80010e0:	f000 ff96 	bl	8002010 <HAL_RCC_ClockConfig>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010ea:	f000 f8bf 	bl	800126c <Error_Handler>
  }
}
 80010ee:	bf00      	nop
 80010f0:	3740      	adds	r7, #64	; 0x40
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010fe:	f107 0308 	add.w	r3, r7, #8
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800110c:	463b      	mov	r3, r7
 800110e:	2200      	movs	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001114:	4b1d      	ldr	r3, [pc, #116]	; (800118c <MX_TIM2_Init+0x94>)
 8001116:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800111a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800111c:	4b1b      	ldr	r3, [pc, #108]	; (800118c <MX_TIM2_Init+0x94>)
 800111e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001122:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001124:	4b19      	ldr	r3, [pc, #100]	; (800118c <MX_TIM2_Init+0x94>)
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800112a:	4b18      	ldr	r3, [pc, #96]	; (800118c <MX_TIM2_Init+0x94>)
 800112c:	2209      	movs	r2, #9
 800112e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001130:	4b16      	ldr	r3, [pc, #88]	; (800118c <MX_TIM2_Init+0x94>)
 8001132:	2200      	movs	r2, #0
 8001134:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001136:	4b15      	ldr	r3, [pc, #84]	; (800118c <MX_TIM2_Init+0x94>)
 8001138:	2200      	movs	r2, #0
 800113a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800113c:	4813      	ldr	r0, [pc, #76]	; (800118c <MX_TIM2_Init+0x94>)
 800113e:	f001 f8cf 	bl	80022e0 <HAL_TIM_Base_Init>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001148:	f000 f890 	bl	800126c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800114c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001150:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001152:	f107 0308 	add.w	r3, r7, #8
 8001156:	4619      	mov	r1, r3
 8001158:	480c      	ldr	r0, [pc, #48]	; (800118c <MX_TIM2_Init+0x94>)
 800115a:	f001 fa65 	bl	8002628 <HAL_TIM_ConfigClockSource>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001164:	f000 f882 	bl	800126c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001168:	2300      	movs	r3, #0
 800116a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800116c:	2300      	movs	r3, #0
 800116e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001170:	463b      	mov	r3, r7
 8001172:	4619      	mov	r1, r3
 8001174:	4805      	ldr	r0, [pc, #20]	; (800118c <MX_TIM2_Init+0x94>)
 8001176:	f001 fc2d 	bl	80029d4 <HAL_TIMEx_MasterConfigSynchronization>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001180:	f000 f874 	bl	800126c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001184:	bf00      	nop
 8001186:	3718      	adds	r7, #24
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	200000a8 	.word	0x200000a8

08001190 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001196:	f107 0308 	add.w	r3, r7, #8
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]
 80011a0:	609a      	str	r2, [r3, #8]
 80011a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a4:	4b28      	ldr	r3, [pc, #160]	; (8001248 <MX_GPIO_Init+0xb8>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	4a27      	ldr	r2, [pc, #156]	; (8001248 <MX_GPIO_Init+0xb8>)
 80011aa:	f043 0304 	orr.w	r3, r3, #4
 80011ae:	6193      	str	r3, [r2, #24]
 80011b0:	4b25      	ldr	r3, [pc, #148]	; (8001248 <MX_GPIO_Init+0xb8>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	f003 0304 	and.w	r3, r3, #4
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011bc:	4b22      	ldr	r3, [pc, #136]	; (8001248 <MX_GPIO_Init+0xb8>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	4a21      	ldr	r2, [pc, #132]	; (8001248 <MX_GPIO_Init+0xb8>)
 80011c2:	f043 0308 	orr.w	r3, r3, #8
 80011c6:	6193      	str	r3, [r2, #24]
 80011c8:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <MX_GPIO_Init+0xb8>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	f003 0308 	and.w	r3, r3, #8
 80011d0:	603b      	str	r3, [r7, #0]
 80011d2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_ROW_Pin|GREEN_ROW_Pin|AMBER_ROW_Pin|RED_COL_Pin
 80011d4:	2200      	movs	r2, #0
 80011d6:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80011da:	481c      	ldr	r0, [pc, #112]	; (800124c <MX_GPIO_Init+0xbc>)
 80011dc:	f000 fc7f 	bl	8001ade <HAL_GPIO_WritePin>
                          |GREEN_COL_Pin|AMBER_COL_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_a_Pin|SEG_b_Pin|SEG_c_Pin|SEG_d_Pin
 80011e0:	2200      	movs	r2, #0
 80011e2:	217f      	movs	r1, #127	; 0x7f
 80011e4:	481a      	ldr	r0, [pc, #104]	; (8001250 <MX_GPIO_Init+0xc0>)
 80011e6:	f000 fc7a 	bl	8001ade <HAL_GPIO_WritePin>
                          |SEG_e_Pin|SEG_f_Pin|SEG_g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED_ROW_Pin GREEN_ROW_Pin AMBER_ROW_Pin RED_COL_Pin
                           GREEN_COL_Pin AMBER_COL_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED_ROW_Pin|GREEN_ROW_Pin|AMBER_ROW_Pin|RED_COL_Pin
 80011ea:	f240 73fe 	movw	r3, #2046	; 0x7fe
 80011ee:	60bb      	str	r3, [r7, #8]
                          |GREEN_COL_Pin|AMBER_COL_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f0:	2301      	movs	r3, #1
 80011f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	2302      	movs	r3, #2
 80011fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fc:	f107 0308 	add.w	r3, r7, #8
 8001200:	4619      	mov	r1, r3
 8001202:	4812      	ldr	r0, [pc, #72]	; (800124c <MX_GPIO_Init+0xbc>)
 8001204:	f000 fada 	bl	80017bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_a_Pin SEG_b_Pin SEG_c_Pin SEG_d_Pin
                           SEG_e_Pin SEG_f_Pin SEG_g_Pin */
  GPIO_InitStruct.Pin = SEG_a_Pin|SEG_b_Pin|SEG_c_Pin|SEG_d_Pin
 8001208:	237f      	movs	r3, #127	; 0x7f
 800120a:	60bb      	str	r3, [r7, #8]
                          |SEG_e_Pin|SEG_f_Pin|SEG_g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120c:	2301      	movs	r3, #1
 800120e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2302      	movs	r3, #2
 8001216:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001218:	f107 0308 	add.w	r3, r7, #8
 800121c:	4619      	mov	r1, r3
 800121e:	480c      	ldr	r0, [pc, #48]	; (8001250 <MX_GPIO_Init+0xc0>)
 8001220:	f000 facc 	bl	80017bc <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8001224:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001228:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800122a:	2300      	movs	r3, #0
 800122c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800122e:	2301      	movs	r3, #1
 8001230:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001232:	f107 0308 	add.w	r3, r7, #8
 8001236:	4619      	mov	r1, r3
 8001238:	4805      	ldr	r0, [pc, #20]	; (8001250 <MX_GPIO_Init+0xc0>)
 800123a:	f000 fabf 	bl	80017bc <HAL_GPIO_Init>

}
 800123e:	bf00      	nop
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40021000 	.word	0x40021000
 800124c:	40010800 	.word	0x40010800
 8001250:	40010c00 	.word	0x40010c00

08001254 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	timerRun();
 800125c:	f000 f8d6 	bl	800140c <timerRun>
	button_reading();
 8001260:	f7fe ff74 	bl	800014c <button_reading>
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001270:	b672      	cpsid	i
}
 8001272:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001274:	e7fe      	b.n	8001274 <Error_Handler+0x8>
	...

08001278 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800127e:	4b15      	ldr	r3, [pc, #84]	; (80012d4 <HAL_MspInit+0x5c>)
 8001280:	699b      	ldr	r3, [r3, #24]
 8001282:	4a14      	ldr	r2, [pc, #80]	; (80012d4 <HAL_MspInit+0x5c>)
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	6193      	str	r3, [r2, #24]
 800128a:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <HAL_MspInit+0x5c>)
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	f003 0301 	and.w	r3, r3, #1
 8001292:	60bb      	str	r3, [r7, #8]
 8001294:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001296:	4b0f      	ldr	r3, [pc, #60]	; (80012d4 <HAL_MspInit+0x5c>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	4a0e      	ldr	r2, [pc, #56]	; (80012d4 <HAL_MspInit+0x5c>)
 800129c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a0:	61d3      	str	r3, [r2, #28]
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <HAL_MspInit+0x5c>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80012ae:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <HAL_MspInit+0x60>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	4a04      	ldr	r2, [pc, #16]	; (80012d8 <HAL_MspInit+0x60>)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ca:	bf00      	nop
 80012cc:	3714      	adds	r7, #20
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr
 80012d4:	40021000 	.word	0x40021000
 80012d8:	40010000 	.word	0x40010000

080012dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012ec:	d113      	bne.n	8001316 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012ee:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <HAL_TIM_Base_MspInit+0x44>)
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	4a0b      	ldr	r2, [pc, #44]	; (8001320 <HAL_TIM_Base_MspInit+0x44>)
 80012f4:	f043 0301 	orr.w	r3, r3, #1
 80012f8:	61d3      	str	r3, [r2, #28]
 80012fa:	4b09      	ldr	r3, [pc, #36]	; (8001320 <HAL_TIM_Base_MspInit+0x44>)
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2100      	movs	r1, #0
 800130a:	201c      	movs	r0, #28
 800130c:	f000 fa1f 	bl	800174e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001310:	201c      	movs	r0, #28
 8001312:	f000 fa38 	bl	8001786 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40021000 	.word	0x40021000

08001324 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001328:	e7fe      	b.n	8001328 <NMI_Handler+0x4>

0800132a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800132a:	b480      	push	{r7}
 800132c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800132e:	e7fe      	b.n	800132e <HardFault_Handler+0x4>

08001330 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001334:	e7fe      	b.n	8001334 <MemManage_Handler+0x4>

08001336 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001336:	b480      	push	{r7}
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800133a:	e7fe      	b.n	800133a <BusFault_Handler+0x4>

0800133c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001340:	e7fe      	b.n	8001340 <UsageFault_Handler+0x4>

08001342 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	46bd      	mov	sp, r7
 800134a:	bc80      	pop	{r7}
 800134c:	4770      	bx	lr

0800134e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800134e:	b480      	push	{r7}
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	46bd      	mov	sp, r7
 8001356:	bc80      	pop	{r7}
 8001358:	4770      	bx	lr

0800135a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800135a:	b480      	push	{r7}
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800135e:	bf00      	nop
 8001360:	46bd      	mov	sp, r7
 8001362:	bc80      	pop	{r7}
 8001364:	4770      	bx	lr

08001366 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800136a:	f000 f8fd 	bl	8001568 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001378:	4802      	ldr	r0, [pc, #8]	; (8001384 <TIM2_IRQHandler+0x10>)
 800137a:	f001 f84d 	bl	8002418 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	200000a8 	.word	0x200000a8

08001388 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800138c:	bf00      	nop
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr

08001394 <setTimer1>:
int timer1Flag = 0;
int timer2Counter = 0;
int timer2Flag = 0;
int timer3Counter = 0;
int timer3Flag = 0;
void setTimer1(int duration){
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
	timer1Counter = duration/TICK;
 800139c:	4a05      	ldr	r2, [pc, #20]	; (80013b4 <setTimer1+0x20>)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6013      	str	r3, [r2, #0]
	timer1Flag = 0;
 80013a2:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <setTimer1+0x24>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
}
 80013a8:	bf00      	nop
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bc80      	pop	{r7}
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	2000008c 	.word	0x2000008c
 80013b8:	20000090 	.word	0x20000090

080013bc <setTimer2>:
void setTimer2(int duration){
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
	timer2Counter = duration/TICK;
 80013c4:	4a05      	ldr	r2, [pc, #20]	; (80013dc <setTimer2+0x20>)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6013      	str	r3, [r2, #0]
	timer2Flag = 0;
 80013ca:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <setTimer2+0x24>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
}
 80013d0:	bf00      	nop
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc80      	pop	{r7}
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	20000094 	.word	0x20000094
 80013e0:	20000098 	.word	0x20000098

080013e4 <setTimer3>:
void setTimer3(int duration){
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	timer3Counter = duration/TICK;
 80013ec:	4a05      	ldr	r2, [pc, #20]	; (8001404 <setTimer3+0x20>)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6013      	str	r3, [r2, #0]
	timer3Flag = 0;
 80013f2:	4b05      	ldr	r3, [pc, #20]	; (8001408 <setTimer3+0x24>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	2000009c 	.word	0x2000009c
 8001408:	200000a0 	.word	0x200000a0

0800140c <timerRun>:
void timerRun(){
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
	if(timer1Counter > 0){
 8001410:	4b19      	ldr	r3, [pc, #100]	; (8001478 <timerRun+0x6c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	dd0b      	ble.n	8001430 <timerRun+0x24>
		timer1Counter--;
 8001418:	4b17      	ldr	r3, [pc, #92]	; (8001478 <timerRun+0x6c>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	3b01      	subs	r3, #1
 800141e:	4a16      	ldr	r2, [pc, #88]	; (8001478 <timerRun+0x6c>)
 8001420:	6013      	str	r3, [r2, #0]
		if(timer1Counter <= 0){
 8001422:	4b15      	ldr	r3, [pc, #84]	; (8001478 <timerRun+0x6c>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2b00      	cmp	r3, #0
 8001428:	dc02      	bgt.n	8001430 <timerRun+0x24>
			timer1Flag = 1;
 800142a:	4b14      	ldr	r3, [pc, #80]	; (800147c <timerRun+0x70>)
 800142c:	2201      	movs	r2, #1
 800142e:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2Counter > 0){
 8001430:	4b13      	ldr	r3, [pc, #76]	; (8001480 <timerRun+0x74>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	dd0b      	ble.n	8001450 <timerRun+0x44>
		timer2Counter--;
 8001438:	4b11      	ldr	r3, [pc, #68]	; (8001480 <timerRun+0x74>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	3b01      	subs	r3, #1
 800143e:	4a10      	ldr	r2, [pc, #64]	; (8001480 <timerRun+0x74>)
 8001440:	6013      	str	r3, [r2, #0]
		if(timer2Counter <= 0){
 8001442:	4b0f      	ldr	r3, [pc, #60]	; (8001480 <timerRun+0x74>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	dc02      	bgt.n	8001450 <timerRun+0x44>
			timer2Flag = 1;
 800144a:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <timerRun+0x78>)
 800144c:	2201      	movs	r2, #1
 800144e:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer3Counter > 0){
 8001450:	4b0d      	ldr	r3, [pc, #52]	; (8001488 <timerRun+0x7c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	dd0b      	ble.n	8001470 <timerRun+0x64>
		timer3Counter--;
 8001458:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <timerRun+0x7c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	3b01      	subs	r3, #1
 800145e:	4a0a      	ldr	r2, [pc, #40]	; (8001488 <timerRun+0x7c>)
 8001460:	6013      	str	r3, [r2, #0]
		if(timer3Counter <= 0){
 8001462:	4b09      	ldr	r3, [pc, #36]	; (8001488 <timerRun+0x7c>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	dc02      	bgt.n	8001470 <timerRun+0x64>
			timer3Flag = 1;
 800146a:	4b08      	ldr	r3, [pc, #32]	; (800148c <timerRun+0x80>)
 800146c:	2201      	movs	r2, #1
 800146e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr
 8001478:	2000008c 	.word	0x2000008c
 800147c:	20000090 	.word	0x20000090
 8001480:	20000094 	.word	0x20000094
 8001484:	20000098 	.word	0x20000098
 8001488:	2000009c 	.word	0x2000009c
 800148c:	200000a0 	.word	0x200000a0

08001490 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001490:	480c      	ldr	r0, [pc, #48]	; (80014c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001492:	490d      	ldr	r1, [pc, #52]	; (80014c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001494:	4a0d      	ldr	r2, [pc, #52]	; (80014cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001496:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001498:	e002      	b.n	80014a0 <LoopCopyDataInit>

0800149a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800149a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800149c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800149e:	3304      	adds	r3, #4

080014a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014a4:	d3f9      	bcc.n	800149a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014a6:	4a0a      	ldr	r2, [pc, #40]	; (80014d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014a8:	4c0a      	ldr	r4, [pc, #40]	; (80014d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014ac:	e001      	b.n	80014b2 <LoopFillZerobss>

080014ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014b0:	3204      	adds	r2, #4

080014b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014b4:	d3fb      	bcc.n	80014ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80014b6:	f7ff ff67 	bl	8001388 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ba:	f001 faf5 	bl	8002aa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014be:	f7ff fdbf 	bl	8001040 <main>
  bx lr
 80014c2:	4770      	bx	lr
  ldr r0, =_sdata
 80014c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014c8:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 80014cc:	08002b40 	.word	0x08002b40
  ldr r2, =_sbss
 80014d0:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 80014d4:	200000f4 	.word	0x200000f4

080014d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014d8:	e7fe      	b.n	80014d8 <ADC1_2_IRQHandler>
	...

080014dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014e0:	4b08      	ldr	r3, [pc, #32]	; (8001504 <HAL_Init+0x28>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a07      	ldr	r2, [pc, #28]	; (8001504 <HAL_Init+0x28>)
 80014e6:	f043 0310 	orr.w	r3, r3, #16
 80014ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014ec:	2003      	movs	r0, #3
 80014ee:	f000 f923 	bl	8001738 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014f2:	200f      	movs	r0, #15
 80014f4:	f000 f808 	bl	8001508 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014f8:	f7ff febe 	bl	8001278 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40022000 	.word	0x40022000

08001508 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001510:	4b12      	ldr	r3, [pc, #72]	; (800155c <HAL_InitTick+0x54>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	4b12      	ldr	r3, [pc, #72]	; (8001560 <HAL_InitTick+0x58>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	4619      	mov	r1, r3
 800151a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800151e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001522:	fbb2 f3f3 	udiv	r3, r2, r3
 8001526:	4618      	mov	r0, r3
 8001528:	f000 f93b 	bl	80017a2 <HAL_SYSTICK_Config>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e00e      	b.n	8001554 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2b0f      	cmp	r3, #15
 800153a:	d80a      	bhi.n	8001552 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800153c:	2200      	movs	r2, #0
 800153e:	6879      	ldr	r1, [r7, #4]
 8001540:	f04f 30ff 	mov.w	r0, #4294967295
 8001544:	f000 f903 	bl	800174e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001548:	4a06      	ldr	r2, [pc, #24]	; (8001564 <HAL_InitTick+0x5c>)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800154e:	2300      	movs	r3, #0
 8001550:	e000      	b.n	8001554 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
}
 8001554:	4618      	mov	r0, r3
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000044 	.word	0x20000044
 8001560:	2000004c 	.word	0x2000004c
 8001564:	20000048 	.word	0x20000048

08001568 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800156c:	4b05      	ldr	r3, [pc, #20]	; (8001584 <HAL_IncTick+0x1c>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	461a      	mov	r2, r3
 8001572:	4b05      	ldr	r3, [pc, #20]	; (8001588 <HAL_IncTick+0x20>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4413      	add	r3, r2
 8001578:	4a03      	ldr	r2, [pc, #12]	; (8001588 <HAL_IncTick+0x20>)
 800157a:	6013      	str	r3, [r2, #0]
}
 800157c:	bf00      	nop
 800157e:	46bd      	mov	sp, r7
 8001580:	bc80      	pop	{r7}
 8001582:	4770      	bx	lr
 8001584:	2000004c 	.word	0x2000004c
 8001588:	200000f0 	.word	0x200000f0

0800158c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  return uwTick;
 8001590:	4b02      	ldr	r3, [pc, #8]	; (800159c <HAL_GetTick+0x10>)
 8001592:	681b      	ldr	r3, [r3, #0]
}
 8001594:	4618      	mov	r0, r3
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	200000f0 	.word	0x200000f0

080015a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f003 0307 	and.w	r3, r3, #7
 80015ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015b0:	4b0c      	ldr	r3, [pc, #48]	; (80015e4 <__NVIC_SetPriorityGrouping+0x44>)
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015b6:	68ba      	ldr	r2, [r7, #8]
 80015b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015bc:	4013      	ands	r3, r2
 80015be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015d2:	4a04      	ldr	r2, [pc, #16]	; (80015e4 <__NVIC_SetPriorityGrouping+0x44>)
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	60d3      	str	r3, [r2, #12]
}
 80015d8:	bf00      	nop
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	bc80      	pop	{r7}
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015ec:	4b04      	ldr	r3, [pc, #16]	; (8001600 <__NVIC_GetPriorityGrouping+0x18>)
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	0a1b      	lsrs	r3, r3, #8
 80015f2:	f003 0307 	and.w	r3, r3, #7
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bc80      	pop	{r7}
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	e000ed00 	.word	0xe000ed00

08001604 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800160e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001612:	2b00      	cmp	r3, #0
 8001614:	db0b      	blt.n	800162e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	f003 021f 	and.w	r2, r3, #31
 800161c:	4906      	ldr	r1, [pc, #24]	; (8001638 <__NVIC_EnableIRQ+0x34>)
 800161e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001622:	095b      	lsrs	r3, r3, #5
 8001624:	2001      	movs	r0, #1
 8001626:	fa00 f202 	lsl.w	r2, r0, r2
 800162a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800162e:	bf00      	nop
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr
 8001638:	e000e100 	.word	0xe000e100

0800163c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	6039      	str	r1, [r7, #0]
 8001646:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164c:	2b00      	cmp	r3, #0
 800164e:	db0a      	blt.n	8001666 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	b2da      	uxtb	r2, r3
 8001654:	490c      	ldr	r1, [pc, #48]	; (8001688 <__NVIC_SetPriority+0x4c>)
 8001656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165a:	0112      	lsls	r2, r2, #4
 800165c:	b2d2      	uxtb	r2, r2
 800165e:	440b      	add	r3, r1
 8001660:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001664:	e00a      	b.n	800167c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	b2da      	uxtb	r2, r3
 800166a:	4908      	ldr	r1, [pc, #32]	; (800168c <__NVIC_SetPriority+0x50>)
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	f003 030f 	and.w	r3, r3, #15
 8001672:	3b04      	subs	r3, #4
 8001674:	0112      	lsls	r2, r2, #4
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	440b      	add	r3, r1
 800167a:	761a      	strb	r2, [r3, #24]
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	bc80      	pop	{r7}
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	e000e100 	.word	0xe000e100
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001690:	b480      	push	{r7}
 8001692:	b089      	sub	sp, #36	; 0x24
 8001694:	af00      	add	r7, sp, #0
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	60b9      	str	r1, [r7, #8]
 800169a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f003 0307 	and.w	r3, r3, #7
 80016a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	f1c3 0307 	rsb	r3, r3, #7
 80016aa:	2b04      	cmp	r3, #4
 80016ac:	bf28      	it	cs
 80016ae:	2304      	movcs	r3, #4
 80016b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	3304      	adds	r3, #4
 80016b6:	2b06      	cmp	r3, #6
 80016b8:	d902      	bls.n	80016c0 <NVIC_EncodePriority+0x30>
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	3b03      	subs	r3, #3
 80016be:	e000      	b.n	80016c2 <NVIC_EncodePriority+0x32>
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c4:	f04f 32ff 	mov.w	r2, #4294967295
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	43da      	mvns	r2, r3
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	401a      	ands	r2, r3
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016d8:	f04f 31ff 	mov.w	r1, #4294967295
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	fa01 f303 	lsl.w	r3, r1, r3
 80016e2:	43d9      	mvns	r1, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e8:	4313      	orrs	r3, r2
         );
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3724      	adds	r7, #36	; 0x24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr

080016f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	3b01      	subs	r3, #1
 8001700:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001704:	d301      	bcc.n	800170a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001706:	2301      	movs	r3, #1
 8001708:	e00f      	b.n	800172a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800170a:	4a0a      	ldr	r2, [pc, #40]	; (8001734 <SysTick_Config+0x40>)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3b01      	subs	r3, #1
 8001710:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001712:	210f      	movs	r1, #15
 8001714:	f04f 30ff 	mov.w	r0, #4294967295
 8001718:	f7ff ff90 	bl	800163c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800171c:	4b05      	ldr	r3, [pc, #20]	; (8001734 <SysTick_Config+0x40>)
 800171e:	2200      	movs	r2, #0
 8001720:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001722:	4b04      	ldr	r3, [pc, #16]	; (8001734 <SysTick_Config+0x40>)
 8001724:	2207      	movs	r2, #7
 8001726:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	e000e010 	.word	0xe000e010

08001738 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f7ff ff2d 	bl	80015a0 <__NVIC_SetPriorityGrouping>
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800174e:	b580      	push	{r7, lr}
 8001750:	b086      	sub	sp, #24
 8001752:	af00      	add	r7, sp, #0
 8001754:	4603      	mov	r3, r0
 8001756:	60b9      	str	r1, [r7, #8]
 8001758:	607a      	str	r2, [r7, #4]
 800175a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001760:	f7ff ff42 	bl	80015e8 <__NVIC_GetPriorityGrouping>
 8001764:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	68b9      	ldr	r1, [r7, #8]
 800176a:	6978      	ldr	r0, [r7, #20]
 800176c:	f7ff ff90 	bl	8001690 <NVIC_EncodePriority>
 8001770:	4602      	mov	r2, r0
 8001772:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001776:	4611      	mov	r1, r2
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff ff5f 	bl	800163c <__NVIC_SetPriority>
}
 800177e:	bf00      	nop
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b082      	sub	sp, #8
 800178a:	af00      	add	r7, sp, #0
 800178c:	4603      	mov	r3, r0
 800178e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff ff35 	bl	8001604 <__NVIC_EnableIRQ>
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b082      	sub	sp, #8
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7ff ffa2 	bl	80016f4 <SysTick_Config>
 80017b0:	4603      	mov	r3, r0
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
	...

080017bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017bc:	b480      	push	{r7}
 80017be:	b08b      	sub	sp, #44	; 0x2c
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017c6:	2300      	movs	r3, #0
 80017c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017ca:	2300      	movs	r3, #0
 80017cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ce:	e148      	b.n	8001a62 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017d0:	2201      	movs	r2, #1
 80017d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	69fa      	ldr	r2, [r7, #28]
 80017e0:	4013      	ands	r3, r2
 80017e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	f040 8137 	bne.w	8001a5c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	4aa3      	ldr	r2, [pc, #652]	; (8001a80 <HAL_GPIO_Init+0x2c4>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d05e      	beq.n	80018b6 <HAL_GPIO_Init+0xfa>
 80017f8:	4aa1      	ldr	r2, [pc, #644]	; (8001a80 <HAL_GPIO_Init+0x2c4>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d875      	bhi.n	80018ea <HAL_GPIO_Init+0x12e>
 80017fe:	4aa1      	ldr	r2, [pc, #644]	; (8001a84 <HAL_GPIO_Init+0x2c8>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d058      	beq.n	80018b6 <HAL_GPIO_Init+0xfa>
 8001804:	4a9f      	ldr	r2, [pc, #636]	; (8001a84 <HAL_GPIO_Init+0x2c8>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d86f      	bhi.n	80018ea <HAL_GPIO_Init+0x12e>
 800180a:	4a9f      	ldr	r2, [pc, #636]	; (8001a88 <HAL_GPIO_Init+0x2cc>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d052      	beq.n	80018b6 <HAL_GPIO_Init+0xfa>
 8001810:	4a9d      	ldr	r2, [pc, #628]	; (8001a88 <HAL_GPIO_Init+0x2cc>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d869      	bhi.n	80018ea <HAL_GPIO_Init+0x12e>
 8001816:	4a9d      	ldr	r2, [pc, #628]	; (8001a8c <HAL_GPIO_Init+0x2d0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d04c      	beq.n	80018b6 <HAL_GPIO_Init+0xfa>
 800181c:	4a9b      	ldr	r2, [pc, #620]	; (8001a8c <HAL_GPIO_Init+0x2d0>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d863      	bhi.n	80018ea <HAL_GPIO_Init+0x12e>
 8001822:	4a9b      	ldr	r2, [pc, #620]	; (8001a90 <HAL_GPIO_Init+0x2d4>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d046      	beq.n	80018b6 <HAL_GPIO_Init+0xfa>
 8001828:	4a99      	ldr	r2, [pc, #612]	; (8001a90 <HAL_GPIO_Init+0x2d4>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d85d      	bhi.n	80018ea <HAL_GPIO_Init+0x12e>
 800182e:	2b12      	cmp	r3, #18
 8001830:	d82a      	bhi.n	8001888 <HAL_GPIO_Init+0xcc>
 8001832:	2b12      	cmp	r3, #18
 8001834:	d859      	bhi.n	80018ea <HAL_GPIO_Init+0x12e>
 8001836:	a201      	add	r2, pc, #4	; (adr r2, 800183c <HAL_GPIO_Init+0x80>)
 8001838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800183c:	080018b7 	.word	0x080018b7
 8001840:	08001891 	.word	0x08001891
 8001844:	080018a3 	.word	0x080018a3
 8001848:	080018e5 	.word	0x080018e5
 800184c:	080018eb 	.word	0x080018eb
 8001850:	080018eb 	.word	0x080018eb
 8001854:	080018eb 	.word	0x080018eb
 8001858:	080018eb 	.word	0x080018eb
 800185c:	080018eb 	.word	0x080018eb
 8001860:	080018eb 	.word	0x080018eb
 8001864:	080018eb 	.word	0x080018eb
 8001868:	080018eb 	.word	0x080018eb
 800186c:	080018eb 	.word	0x080018eb
 8001870:	080018eb 	.word	0x080018eb
 8001874:	080018eb 	.word	0x080018eb
 8001878:	080018eb 	.word	0x080018eb
 800187c:	080018eb 	.word	0x080018eb
 8001880:	08001899 	.word	0x08001899
 8001884:	080018ad 	.word	0x080018ad
 8001888:	4a82      	ldr	r2, [pc, #520]	; (8001a94 <HAL_GPIO_Init+0x2d8>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d013      	beq.n	80018b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800188e:	e02c      	b.n	80018ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	623b      	str	r3, [r7, #32]
          break;
 8001896:	e029      	b.n	80018ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	3304      	adds	r3, #4
 800189e:	623b      	str	r3, [r7, #32]
          break;
 80018a0:	e024      	b.n	80018ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	68db      	ldr	r3, [r3, #12]
 80018a6:	3308      	adds	r3, #8
 80018a8:	623b      	str	r3, [r7, #32]
          break;
 80018aa:	e01f      	b.n	80018ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	330c      	adds	r3, #12
 80018b2:	623b      	str	r3, [r7, #32]
          break;
 80018b4:	e01a      	b.n	80018ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d102      	bne.n	80018c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018be:	2304      	movs	r3, #4
 80018c0:	623b      	str	r3, [r7, #32]
          break;
 80018c2:	e013      	b.n	80018ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d105      	bne.n	80018d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018cc:	2308      	movs	r3, #8
 80018ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	69fa      	ldr	r2, [r7, #28]
 80018d4:	611a      	str	r2, [r3, #16]
          break;
 80018d6:	e009      	b.n	80018ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018d8:	2308      	movs	r3, #8
 80018da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	69fa      	ldr	r2, [r7, #28]
 80018e0:	615a      	str	r2, [r3, #20]
          break;
 80018e2:	e003      	b.n	80018ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018e4:	2300      	movs	r3, #0
 80018e6:	623b      	str	r3, [r7, #32]
          break;
 80018e8:	e000      	b.n	80018ec <HAL_GPIO_Init+0x130>
          break;
 80018ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	2bff      	cmp	r3, #255	; 0xff
 80018f0:	d801      	bhi.n	80018f6 <HAL_GPIO_Init+0x13a>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	e001      	b.n	80018fa <HAL_GPIO_Init+0x13e>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	3304      	adds	r3, #4
 80018fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	2bff      	cmp	r3, #255	; 0xff
 8001900:	d802      	bhi.n	8001908 <HAL_GPIO_Init+0x14c>
 8001902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	e002      	b.n	800190e <HAL_GPIO_Init+0x152>
 8001908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190a:	3b08      	subs	r3, #8
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	210f      	movs	r1, #15
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	fa01 f303 	lsl.w	r3, r1, r3
 800191c:	43db      	mvns	r3, r3
 800191e:	401a      	ands	r2, r3
 8001920:	6a39      	ldr	r1, [r7, #32]
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	fa01 f303 	lsl.w	r3, r1, r3
 8001928:	431a      	orrs	r2, r3
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001936:	2b00      	cmp	r3, #0
 8001938:	f000 8090 	beq.w	8001a5c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800193c:	4b56      	ldr	r3, [pc, #344]	; (8001a98 <HAL_GPIO_Init+0x2dc>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	4a55      	ldr	r2, [pc, #340]	; (8001a98 <HAL_GPIO_Init+0x2dc>)
 8001942:	f043 0301 	orr.w	r3, r3, #1
 8001946:	6193      	str	r3, [r2, #24]
 8001948:	4b53      	ldr	r3, [pc, #332]	; (8001a98 <HAL_GPIO_Init+0x2dc>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	60bb      	str	r3, [r7, #8]
 8001952:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001954:	4a51      	ldr	r2, [pc, #324]	; (8001a9c <HAL_GPIO_Init+0x2e0>)
 8001956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001958:	089b      	lsrs	r3, r3, #2
 800195a:	3302      	adds	r3, #2
 800195c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001960:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	220f      	movs	r2, #15
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	43db      	mvns	r3, r3
 8001972:	68fa      	ldr	r2, [r7, #12]
 8001974:	4013      	ands	r3, r2
 8001976:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4a49      	ldr	r2, [pc, #292]	; (8001aa0 <HAL_GPIO_Init+0x2e4>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d00d      	beq.n	800199c <HAL_GPIO_Init+0x1e0>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4a48      	ldr	r2, [pc, #288]	; (8001aa4 <HAL_GPIO_Init+0x2e8>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d007      	beq.n	8001998 <HAL_GPIO_Init+0x1dc>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	4a47      	ldr	r2, [pc, #284]	; (8001aa8 <HAL_GPIO_Init+0x2ec>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d101      	bne.n	8001994 <HAL_GPIO_Init+0x1d8>
 8001990:	2302      	movs	r3, #2
 8001992:	e004      	b.n	800199e <HAL_GPIO_Init+0x1e2>
 8001994:	2303      	movs	r3, #3
 8001996:	e002      	b.n	800199e <HAL_GPIO_Init+0x1e2>
 8001998:	2301      	movs	r3, #1
 800199a:	e000      	b.n	800199e <HAL_GPIO_Init+0x1e2>
 800199c:	2300      	movs	r3, #0
 800199e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019a0:	f002 0203 	and.w	r2, r2, #3
 80019a4:	0092      	lsls	r2, r2, #2
 80019a6:	4093      	lsls	r3, r2
 80019a8:	68fa      	ldr	r2, [r7, #12]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019ae:	493b      	ldr	r1, [pc, #236]	; (8001a9c <HAL_GPIO_Init+0x2e0>)
 80019b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b2:	089b      	lsrs	r3, r3, #2
 80019b4:	3302      	adds	r3, #2
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d006      	beq.n	80019d6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019c8:	4b38      	ldr	r3, [pc, #224]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	4937      	ldr	r1, [pc, #220]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	600b      	str	r3, [r1, #0]
 80019d4:	e006      	b.n	80019e4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019d6:	4b35      	ldr	r3, [pc, #212]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	43db      	mvns	r3, r3
 80019de:	4933      	ldr	r1, [pc, #204]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 80019e0:	4013      	ands	r3, r2
 80019e2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d006      	beq.n	80019fe <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019f0:	4b2e      	ldr	r3, [pc, #184]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 80019f2:	685a      	ldr	r2, [r3, #4]
 80019f4:	492d      	ldr	r1, [pc, #180]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	604b      	str	r3, [r1, #4]
 80019fc:	e006      	b.n	8001a0c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019fe:	4b2b      	ldr	r3, [pc, #172]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	4929      	ldr	r1, [pc, #164]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 8001a08:	4013      	ands	r3, r2
 8001a0a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d006      	beq.n	8001a26 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a18:	4b24      	ldr	r3, [pc, #144]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 8001a1a:	689a      	ldr	r2, [r3, #8]
 8001a1c:	4923      	ldr	r1, [pc, #140]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	608b      	str	r3, [r1, #8]
 8001a24:	e006      	b.n	8001a34 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a26:	4b21      	ldr	r3, [pc, #132]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 8001a28:	689a      	ldr	r2, [r3, #8]
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	491f      	ldr	r1, [pc, #124]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 8001a30:	4013      	ands	r3, r2
 8001a32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d006      	beq.n	8001a4e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a40:	4b1a      	ldr	r3, [pc, #104]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 8001a42:	68da      	ldr	r2, [r3, #12]
 8001a44:	4919      	ldr	r1, [pc, #100]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	60cb      	str	r3, [r1, #12]
 8001a4c:	e006      	b.n	8001a5c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a4e:	4b17      	ldr	r3, [pc, #92]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 8001a50:	68da      	ldr	r2, [r3, #12]
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	43db      	mvns	r3, r3
 8001a56:	4915      	ldr	r1, [pc, #84]	; (8001aac <HAL_GPIO_Init+0x2f0>)
 8001a58:	4013      	ands	r3, r2
 8001a5a:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5e:	3301      	adds	r3, #1
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a68:	fa22 f303 	lsr.w	r3, r2, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f47f aeaf 	bne.w	80017d0 <HAL_GPIO_Init+0x14>
  }
}
 8001a72:	bf00      	nop
 8001a74:	bf00      	nop
 8001a76:	372c      	adds	r7, #44	; 0x2c
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	10320000 	.word	0x10320000
 8001a84:	10310000 	.word	0x10310000
 8001a88:	10220000 	.word	0x10220000
 8001a8c:	10210000 	.word	0x10210000
 8001a90:	10120000 	.word	0x10120000
 8001a94:	10110000 	.word	0x10110000
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	40010000 	.word	0x40010000
 8001aa0:	40010800 	.word	0x40010800
 8001aa4:	40010c00 	.word	0x40010c00
 8001aa8:	40011000 	.word	0x40011000
 8001aac:	40010400 	.word	0x40010400

08001ab0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689a      	ldr	r2, [r3, #8]
 8001ac0:	887b      	ldrh	r3, [r7, #2]
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d002      	beq.n	8001ace <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	73fb      	strb	r3, [r7, #15]
 8001acc:	e001      	b.n	8001ad2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3714      	adds	r7, #20
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc80      	pop	{r7}
 8001adc:	4770      	bx	lr

08001ade <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	807b      	strh	r3, [r7, #2]
 8001aea:	4613      	mov	r3, r2
 8001aec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001aee:	787b      	ldrb	r3, [r7, #1]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d003      	beq.n	8001afc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001af4:	887a      	ldrh	r2, [r7, #2]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001afa:	e003      	b.n	8001b04 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001afc:	887b      	ldrh	r3, [r7, #2]
 8001afe:	041a      	lsls	r2, r3, #16
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	611a      	str	r2, [r3, #16]
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr
	...

08001b10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e26c      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f000 8087 	beq.w	8001c3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b30:	4b92      	ldr	r3, [pc, #584]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 030c 	and.w	r3, r3, #12
 8001b38:	2b04      	cmp	r3, #4
 8001b3a:	d00c      	beq.n	8001b56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b3c:	4b8f      	ldr	r3, [pc, #572]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 030c 	and.w	r3, r3, #12
 8001b44:	2b08      	cmp	r3, #8
 8001b46:	d112      	bne.n	8001b6e <HAL_RCC_OscConfig+0x5e>
 8001b48:	4b8c      	ldr	r3, [pc, #560]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b54:	d10b      	bne.n	8001b6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b56:	4b89      	ldr	r3, [pc, #548]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d06c      	beq.n	8001c3c <HAL_RCC_OscConfig+0x12c>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d168      	bne.n	8001c3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e246      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b76:	d106      	bne.n	8001b86 <HAL_RCC_OscConfig+0x76>
 8001b78:	4b80      	ldr	r3, [pc, #512]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a7f      	ldr	r2, [pc, #508]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b82:	6013      	str	r3, [r2, #0]
 8001b84:	e02e      	b.n	8001be4 <HAL_RCC_OscConfig+0xd4>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d10c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x98>
 8001b8e:	4b7b      	ldr	r3, [pc, #492]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a7a      	ldr	r2, [pc, #488]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b98:	6013      	str	r3, [r2, #0]
 8001b9a:	4b78      	ldr	r3, [pc, #480]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a77      	ldr	r2, [pc, #476]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	e01d      	b.n	8001be4 <HAL_RCC_OscConfig+0xd4>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bb0:	d10c      	bne.n	8001bcc <HAL_RCC_OscConfig+0xbc>
 8001bb2:	4b72      	ldr	r3, [pc, #456]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a71      	ldr	r2, [pc, #452]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	4b6f      	ldr	r3, [pc, #444]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a6e      	ldr	r2, [pc, #440]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bc8:	6013      	str	r3, [r2, #0]
 8001bca:	e00b      	b.n	8001be4 <HAL_RCC_OscConfig+0xd4>
 8001bcc:	4b6b      	ldr	r3, [pc, #428]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a6a      	ldr	r2, [pc, #424]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bd6:	6013      	str	r3, [r2, #0]
 8001bd8:	4b68      	ldr	r3, [pc, #416]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a67      	ldr	r2, [pc, #412]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001be2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d013      	beq.n	8001c14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bec:	f7ff fcce 	bl	800158c <HAL_GetTick>
 8001bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf4:	f7ff fcca 	bl	800158c <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b64      	cmp	r3, #100	; 0x64
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e1fa      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c06:	4b5d      	ldr	r3, [pc, #372]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d0f0      	beq.n	8001bf4 <HAL_RCC_OscConfig+0xe4>
 8001c12:	e014      	b.n	8001c3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c14:	f7ff fcba 	bl	800158c <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c1c:	f7ff fcb6 	bl	800158c <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b64      	cmp	r3, #100	; 0x64
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e1e6      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c2e:	4b53      	ldr	r3, [pc, #332]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1f0      	bne.n	8001c1c <HAL_RCC_OscConfig+0x10c>
 8001c3a:	e000      	b.n	8001c3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d063      	beq.n	8001d12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c4a:	4b4c      	ldr	r3, [pc, #304]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f003 030c 	and.w	r3, r3, #12
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d00b      	beq.n	8001c6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c56:	4b49      	ldr	r3, [pc, #292]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f003 030c 	and.w	r3, r3, #12
 8001c5e:	2b08      	cmp	r3, #8
 8001c60:	d11c      	bne.n	8001c9c <HAL_RCC_OscConfig+0x18c>
 8001c62:	4b46      	ldr	r3, [pc, #280]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d116      	bne.n	8001c9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c6e:	4b43      	ldr	r3, [pc, #268]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d005      	beq.n	8001c86 <HAL_RCC_OscConfig+0x176>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	691b      	ldr	r3, [r3, #16]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d001      	beq.n	8001c86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e1ba      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c86:	4b3d      	ldr	r3, [pc, #244]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	695b      	ldr	r3, [r3, #20]
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	4939      	ldr	r1, [pc, #228]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c96:	4313      	orrs	r3, r2
 8001c98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9a:	e03a      	b.n	8001d12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	691b      	ldr	r3, [r3, #16]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d020      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ca4:	4b36      	ldr	r3, [pc, #216]	; (8001d80 <HAL_RCC_OscConfig+0x270>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001caa:	f7ff fc6f 	bl	800158c <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cb2:	f7ff fc6b 	bl	800158c <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e19b      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc4:	4b2d      	ldr	r3, [pc, #180]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d0f0      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd0:	4b2a      	ldr	r3, [pc, #168]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	695b      	ldr	r3, [r3, #20]
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	4927      	ldr	r1, [pc, #156]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	600b      	str	r3, [r1, #0]
 8001ce4:	e015      	b.n	8001d12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ce6:	4b26      	ldr	r3, [pc, #152]	; (8001d80 <HAL_RCC_OscConfig+0x270>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cec:	f7ff fc4e 	bl	800158c <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf4:	f7ff fc4a 	bl	800158c <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e17a      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d06:	4b1d      	ldr	r3, [pc, #116]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1f0      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0308 	and.w	r3, r3, #8
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d03a      	beq.n	8001d94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d019      	beq.n	8001d5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d26:	4b17      	ldr	r3, [pc, #92]	; (8001d84 <HAL_RCC_OscConfig+0x274>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d2c:	f7ff fc2e 	bl	800158c <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d32:	e008      	b.n	8001d46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d34:	f7ff fc2a 	bl	800158c <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e15a      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d46:	4b0d      	ldr	r3, [pc, #52]	; (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d0f0      	beq.n	8001d34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d52:	2001      	movs	r0, #1
 8001d54:	f000 faa6 	bl	80022a4 <RCC_Delay>
 8001d58:	e01c      	b.n	8001d94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <HAL_RCC_OscConfig+0x274>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d60:	f7ff fc14 	bl	800158c <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d66:	e00f      	b.n	8001d88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d68:	f7ff fc10 	bl	800158c <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d908      	bls.n	8001d88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e140      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
 8001d7a:	bf00      	nop
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	42420000 	.word	0x42420000
 8001d84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d88:	4b9e      	ldr	r3, [pc, #632]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1e9      	bne.n	8001d68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0304 	and.w	r3, r3, #4
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	f000 80a6 	beq.w	8001eee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001da2:	2300      	movs	r3, #0
 8001da4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001da6:	4b97      	ldr	r3, [pc, #604]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d10d      	bne.n	8001dce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	4b94      	ldr	r3, [pc, #592]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001db4:	69db      	ldr	r3, [r3, #28]
 8001db6:	4a93      	ldr	r2, [pc, #588]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dbc:	61d3      	str	r3, [r2, #28]
 8001dbe:	4b91      	ldr	r3, [pc, #580]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc6:	60bb      	str	r3, [r7, #8]
 8001dc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dce:	4b8e      	ldr	r3, [pc, #568]	; (8002008 <HAL_RCC_OscConfig+0x4f8>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d118      	bne.n	8001e0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dda:	4b8b      	ldr	r3, [pc, #556]	; (8002008 <HAL_RCC_OscConfig+0x4f8>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a8a      	ldr	r2, [pc, #552]	; (8002008 <HAL_RCC_OscConfig+0x4f8>)
 8001de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001de4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001de6:	f7ff fbd1 	bl	800158c <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dee:	f7ff fbcd 	bl	800158c <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b64      	cmp	r3, #100	; 0x64
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e0fd      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e00:	4b81      	ldr	r3, [pc, #516]	; (8002008 <HAL_RCC_OscConfig+0x4f8>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0f0      	beq.n	8001dee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d106      	bne.n	8001e22 <HAL_RCC_OscConfig+0x312>
 8001e14:	4b7b      	ldr	r3, [pc, #492]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e16:	6a1b      	ldr	r3, [r3, #32]
 8001e18:	4a7a      	ldr	r2, [pc, #488]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6213      	str	r3, [r2, #32]
 8001e20:	e02d      	b.n	8001e7e <HAL_RCC_OscConfig+0x36e>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d10c      	bne.n	8001e44 <HAL_RCC_OscConfig+0x334>
 8001e2a:	4b76      	ldr	r3, [pc, #472]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e2c:	6a1b      	ldr	r3, [r3, #32]
 8001e2e:	4a75      	ldr	r2, [pc, #468]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e30:	f023 0301 	bic.w	r3, r3, #1
 8001e34:	6213      	str	r3, [r2, #32]
 8001e36:	4b73      	ldr	r3, [pc, #460]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e38:	6a1b      	ldr	r3, [r3, #32]
 8001e3a:	4a72      	ldr	r2, [pc, #456]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e3c:	f023 0304 	bic.w	r3, r3, #4
 8001e40:	6213      	str	r3, [r2, #32]
 8001e42:	e01c      	b.n	8001e7e <HAL_RCC_OscConfig+0x36e>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	2b05      	cmp	r3, #5
 8001e4a:	d10c      	bne.n	8001e66 <HAL_RCC_OscConfig+0x356>
 8001e4c:	4b6d      	ldr	r3, [pc, #436]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e4e:	6a1b      	ldr	r3, [r3, #32]
 8001e50:	4a6c      	ldr	r2, [pc, #432]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e52:	f043 0304 	orr.w	r3, r3, #4
 8001e56:	6213      	str	r3, [r2, #32]
 8001e58:	4b6a      	ldr	r3, [pc, #424]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	4a69      	ldr	r2, [pc, #420]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e5e:	f043 0301 	orr.w	r3, r3, #1
 8001e62:	6213      	str	r3, [r2, #32]
 8001e64:	e00b      	b.n	8001e7e <HAL_RCC_OscConfig+0x36e>
 8001e66:	4b67      	ldr	r3, [pc, #412]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e68:	6a1b      	ldr	r3, [r3, #32]
 8001e6a:	4a66      	ldr	r2, [pc, #408]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e6c:	f023 0301 	bic.w	r3, r3, #1
 8001e70:	6213      	str	r3, [r2, #32]
 8001e72:	4b64      	ldr	r3, [pc, #400]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	4a63      	ldr	r2, [pc, #396]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001e78:	f023 0304 	bic.w	r3, r3, #4
 8001e7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d015      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e86:	f7ff fb81 	bl	800158c <HAL_GetTick>
 8001e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e8c:	e00a      	b.n	8001ea4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8e:	f7ff fb7d 	bl	800158c <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e0ab      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea4:	4b57      	ldr	r3, [pc, #348]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d0ee      	beq.n	8001e8e <HAL_RCC_OscConfig+0x37e>
 8001eb0:	e014      	b.n	8001edc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eb2:	f7ff fb6b 	bl	800158c <HAL_GetTick>
 8001eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb8:	e00a      	b.n	8001ed0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eba:	f7ff fb67 	bl	800158c <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e095      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed0:	4b4c      	ldr	r3, [pc, #304]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001ed2:	6a1b      	ldr	r3, [r3, #32]
 8001ed4:	f003 0302 	and.w	r3, r3, #2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d1ee      	bne.n	8001eba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001edc:	7dfb      	ldrb	r3, [r7, #23]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d105      	bne.n	8001eee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ee2:	4b48      	ldr	r3, [pc, #288]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	4a47      	ldr	r2, [pc, #284]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001ee8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 8081 	beq.w	8001ffa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ef8:	4b42      	ldr	r3, [pc, #264]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 030c 	and.w	r3, r3, #12
 8001f00:	2b08      	cmp	r3, #8
 8001f02:	d061      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	69db      	ldr	r3, [r3, #28]
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d146      	bne.n	8001f9a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f0c:	4b3f      	ldr	r3, [pc, #252]	; (800200c <HAL_RCC_OscConfig+0x4fc>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f12:	f7ff fb3b 	bl	800158c <HAL_GetTick>
 8001f16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f18:	e008      	b.n	8001f2c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f1a:	f7ff fb37 	bl	800158c <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e067      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f2c:	4b35      	ldr	r3, [pc, #212]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1f0      	bne.n	8001f1a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f40:	d108      	bne.n	8001f54 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f42:	4b30      	ldr	r3, [pc, #192]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	492d      	ldr	r1, [pc, #180]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f54:	4b2b      	ldr	r3, [pc, #172]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a19      	ldr	r1, [r3, #32]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f64:	430b      	orrs	r3, r1
 8001f66:	4927      	ldr	r1, [pc, #156]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f6c:	4b27      	ldr	r3, [pc, #156]	; (800200c <HAL_RCC_OscConfig+0x4fc>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f72:	f7ff fb0b 	bl	800158c <HAL_GetTick>
 8001f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f78:	e008      	b.n	8001f8c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7a:	f7ff fb07 	bl	800158c <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e037      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f8c:	4b1d      	ldr	r3, [pc, #116]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d0f0      	beq.n	8001f7a <HAL_RCC_OscConfig+0x46a>
 8001f98:	e02f      	b.n	8001ffa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f9a:	4b1c      	ldr	r3, [pc, #112]	; (800200c <HAL_RCC_OscConfig+0x4fc>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa0:	f7ff faf4 	bl	800158c <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa8:	f7ff faf0 	bl	800158c <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e020      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fba:	4b12      	ldr	r3, [pc, #72]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f0      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x498>
 8001fc6:	e018      	b.n	8001ffa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	69db      	ldr	r3, [r3, #28]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d101      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e013      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fd4:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <HAL_RCC_OscConfig+0x4f4>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a1b      	ldr	r3, [r3, #32]
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d106      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d001      	beq.n	8001ffa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e000      	b.n	8001ffc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40021000 	.word	0x40021000
 8002008:	40007000 	.word	0x40007000
 800200c:	42420060 	.word	0x42420060

08002010 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d101      	bne.n	8002024 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e0d0      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002024:	4b6a      	ldr	r3, [pc, #424]	; (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d910      	bls.n	8002054 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002032:	4b67      	ldr	r3, [pc, #412]	; (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f023 0207 	bic.w	r2, r3, #7
 800203a:	4965      	ldr	r1, [pc, #404]	; (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	4313      	orrs	r3, r2
 8002040:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002042:	4b63      	ldr	r3, [pc, #396]	; (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0307 	and.w	r3, r3, #7
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	429a      	cmp	r2, r3
 800204e:	d001      	beq.n	8002054 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e0b8      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d020      	beq.n	80020a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	2b00      	cmp	r3, #0
 800206a:	d005      	beq.n	8002078 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800206c:	4b59      	ldr	r3, [pc, #356]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	4a58      	ldr	r2, [pc, #352]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002076:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0308 	and.w	r3, r3, #8
 8002080:	2b00      	cmp	r3, #0
 8002082:	d005      	beq.n	8002090 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002084:	4b53      	ldr	r3, [pc, #332]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	4a52      	ldr	r2, [pc, #328]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800208a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800208e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002090:	4b50      	ldr	r3, [pc, #320]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	494d      	ldr	r1, [pc, #308]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800209e:	4313      	orrs	r3, r2
 80020a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d040      	beq.n	8002130 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d107      	bne.n	80020c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b6:	4b47      	ldr	r3, [pc, #284]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d115      	bne.n	80020ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e07f      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d107      	bne.n	80020de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ce:	4b41      	ldr	r3, [pc, #260]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d109      	bne.n	80020ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e073      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020de:	4b3d      	ldr	r3, [pc, #244]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e06b      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020ee:	4b39      	ldr	r3, [pc, #228]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f023 0203 	bic.w	r2, r3, #3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	4936      	ldr	r1, [pc, #216]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 80020fc:	4313      	orrs	r3, r2
 80020fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002100:	f7ff fa44 	bl	800158c <HAL_GetTick>
 8002104:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002106:	e00a      	b.n	800211e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002108:	f7ff fa40 	bl	800158c <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	f241 3288 	movw	r2, #5000	; 0x1388
 8002116:	4293      	cmp	r3, r2
 8002118:	d901      	bls.n	800211e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e053      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800211e:	4b2d      	ldr	r3, [pc, #180]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f003 020c 	and.w	r2, r3, #12
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	429a      	cmp	r2, r3
 800212e:	d1eb      	bne.n	8002108 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002130:	4b27      	ldr	r3, [pc, #156]	; (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0307 	and.w	r3, r3, #7
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	429a      	cmp	r2, r3
 800213c:	d210      	bcs.n	8002160 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800213e:	4b24      	ldr	r3, [pc, #144]	; (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f023 0207 	bic.w	r2, r3, #7
 8002146:	4922      	ldr	r1, [pc, #136]	; (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	4313      	orrs	r3, r2
 800214c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800214e:	4b20      	ldr	r3, [pc, #128]	; (80021d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0307 	and.w	r3, r3, #7
 8002156:	683a      	ldr	r2, [r7, #0]
 8002158:	429a      	cmp	r2, r3
 800215a:	d001      	beq.n	8002160 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e032      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0304 	and.w	r3, r3, #4
 8002168:	2b00      	cmp	r3, #0
 800216a:	d008      	beq.n	800217e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800216c:	4b19      	ldr	r3, [pc, #100]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	4916      	ldr	r1, [pc, #88]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800217a:	4313      	orrs	r3, r2
 800217c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	2b00      	cmp	r3, #0
 8002188:	d009      	beq.n	800219e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800218a:	4b12      	ldr	r3, [pc, #72]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	490e      	ldr	r1, [pc, #56]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 800219a:	4313      	orrs	r3, r2
 800219c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800219e:	f000 f821 	bl	80021e4 <HAL_RCC_GetSysClockFreq>
 80021a2:	4602      	mov	r2, r0
 80021a4:	4b0b      	ldr	r3, [pc, #44]	; (80021d4 <HAL_RCC_ClockConfig+0x1c4>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	091b      	lsrs	r3, r3, #4
 80021aa:	f003 030f 	and.w	r3, r3, #15
 80021ae:	490a      	ldr	r1, [pc, #40]	; (80021d8 <HAL_RCC_ClockConfig+0x1c8>)
 80021b0:	5ccb      	ldrb	r3, [r1, r3]
 80021b2:	fa22 f303 	lsr.w	r3, r2, r3
 80021b6:	4a09      	ldr	r2, [pc, #36]	; (80021dc <HAL_RCC_ClockConfig+0x1cc>)
 80021b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021ba:	4b09      	ldr	r3, [pc, #36]	; (80021e0 <HAL_RCC_ClockConfig+0x1d0>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff f9a2 	bl	8001508 <HAL_InitTick>

  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40022000 	.word	0x40022000
 80021d4:	40021000 	.word	0x40021000
 80021d8:	08002b28 	.word	0x08002b28
 80021dc:	20000044 	.word	0x20000044
 80021e0:	20000048 	.word	0x20000048

080021e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021e4:	b490      	push	{r4, r7}
 80021e6:	b08a      	sub	sp, #40	; 0x28
 80021e8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80021ea:	4b2a      	ldr	r3, [pc, #168]	; (8002294 <HAL_RCC_GetSysClockFreq+0xb0>)
 80021ec:	1d3c      	adds	r4, r7, #4
 80021ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80021f4:	f240 2301 	movw	r3, #513	; 0x201
 80021f8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021fa:	2300      	movs	r3, #0
 80021fc:	61fb      	str	r3, [r7, #28]
 80021fe:	2300      	movs	r3, #0
 8002200:	61bb      	str	r3, [r7, #24]
 8002202:	2300      	movs	r3, #0
 8002204:	627b      	str	r3, [r7, #36]	; 0x24
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800220a:	2300      	movs	r3, #0
 800220c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800220e:	4b22      	ldr	r3, [pc, #136]	; (8002298 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	f003 030c 	and.w	r3, r3, #12
 800221a:	2b04      	cmp	r3, #4
 800221c:	d002      	beq.n	8002224 <HAL_RCC_GetSysClockFreq+0x40>
 800221e:	2b08      	cmp	r3, #8
 8002220:	d003      	beq.n	800222a <HAL_RCC_GetSysClockFreq+0x46>
 8002222:	e02d      	b.n	8002280 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002224:	4b1d      	ldr	r3, [pc, #116]	; (800229c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002226:	623b      	str	r3, [r7, #32]
      break;
 8002228:	e02d      	b.n	8002286 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	0c9b      	lsrs	r3, r3, #18
 800222e:	f003 030f 	and.w	r3, r3, #15
 8002232:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002236:	4413      	add	r3, r2
 8002238:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800223c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d013      	beq.n	8002270 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002248:	4b13      	ldr	r3, [pc, #76]	; (8002298 <HAL_RCC_GetSysClockFreq+0xb4>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	0c5b      	lsrs	r3, r3, #17
 800224e:	f003 0301 	and.w	r3, r3, #1
 8002252:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002256:	4413      	add	r3, r2
 8002258:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800225c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	4a0e      	ldr	r2, [pc, #56]	; (800229c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002262:	fb02 f203 	mul.w	r2, r2, r3
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	fbb2 f3f3 	udiv	r3, r2, r3
 800226c:	627b      	str	r3, [r7, #36]	; 0x24
 800226e:	e004      	b.n	800227a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	4a0b      	ldr	r2, [pc, #44]	; (80022a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002274:	fb02 f303 	mul.w	r3, r2, r3
 8002278:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800227a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227c:	623b      	str	r3, [r7, #32]
      break;
 800227e:	e002      	b.n	8002286 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002280:	4b06      	ldr	r3, [pc, #24]	; (800229c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002282:	623b      	str	r3, [r7, #32]
      break;
 8002284:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002286:	6a3b      	ldr	r3, [r7, #32]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3728      	adds	r7, #40	; 0x28
 800228c:	46bd      	mov	sp, r7
 800228e:	bc90      	pop	{r4, r7}
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	08002b18 	.word	0x08002b18
 8002298:	40021000 	.word	0x40021000
 800229c:	007a1200 	.word	0x007a1200
 80022a0:	003d0900 	.word	0x003d0900

080022a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022ac:	4b0a      	ldr	r3, [pc, #40]	; (80022d8 <RCC_Delay+0x34>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a0a      	ldr	r2, [pc, #40]	; (80022dc <RCC_Delay+0x38>)
 80022b2:	fba2 2303 	umull	r2, r3, r2, r3
 80022b6:	0a5b      	lsrs	r3, r3, #9
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	fb02 f303 	mul.w	r3, r2, r3
 80022be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022c0:	bf00      	nop
  }
  while (Delay --);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	1e5a      	subs	r2, r3, #1
 80022c6:	60fa      	str	r2, [r7, #12]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1f9      	bne.n	80022c0 <RCC_Delay+0x1c>
}
 80022cc:	bf00      	nop
 80022ce:	bf00      	nop
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bc80      	pop	{r7}
 80022d6:	4770      	bx	lr
 80022d8:	20000044 	.word	0x20000044
 80022dc:	10624dd3 	.word	0x10624dd3

080022e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e041      	b.n	8002376 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d106      	bne.n	800230c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f7fe ffe8 	bl	80012dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2202      	movs	r2, #2
 8002310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3304      	adds	r3, #4
 800231c:	4619      	mov	r1, r3
 800231e:	4610      	mov	r0, r2
 8002320:	f000 fa6a 	bl	80027f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
	...

08002380 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b01      	cmp	r3, #1
 8002392:	d001      	beq.n	8002398 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e035      	b.n	8002404 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2202      	movs	r2, #2
 800239c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68da      	ldr	r2, [r3, #12]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 0201 	orr.w	r2, r2, #1
 80023ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a16      	ldr	r2, [pc, #88]	; (8002410 <HAL_TIM_Base_Start_IT+0x90>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d009      	beq.n	80023ce <HAL_TIM_Base_Start_IT+0x4e>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023c2:	d004      	beq.n	80023ce <HAL_TIM_Base_Start_IT+0x4e>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a12      	ldr	r2, [pc, #72]	; (8002414 <HAL_TIM_Base_Start_IT+0x94>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d111      	bne.n	80023f2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f003 0307 	and.w	r3, r3, #7
 80023d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2b06      	cmp	r3, #6
 80023de:	d010      	beq.n	8002402 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f042 0201 	orr.w	r2, r2, #1
 80023ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023f0:	e007      	b.n	8002402 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f042 0201 	orr.w	r2, r2, #1
 8002400:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3714      	adds	r7, #20
 8002408:	46bd      	mov	sp, r7
 800240a:	bc80      	pop	{r7}
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	40012c00 	.word	0x40012c00
 8002414:	40000400 	.word	0x40000400

08002418 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b02      	cmp	r3, #2
 800242c:	d122      	bne.n	8002474 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	f003 0302 	and.w	r3, r3, #2
 8002438:	2b02      	cmp	r3, #2
 800243a:	d11b      	bne.n	8002474 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f06f 0202 	mvn.w	r2, #2
 8002444:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2201      	movs	r2, #1
 800244a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	699b      	ldr	r3, [r3, #24]
 8002452:	f003 0303 	and.w	r3, r3, #3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 f9b1 	bl	80027c2 <HAL_TIM_IC_CaptureCallback>
 8002460:	e005      	b.n	800246e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 f9a4 	bl	80027b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 f9b3 	bl	80027d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	f003 0304 	and.w	r3, r3, #4
 800247e:	2b04      	cmp	r3, #4
 8002480:	d122      	bne.n	80024c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	f003 0304 	and.w	r3, r3, #4
 800248c:	2b04      	cmp	r3, #4
 800248e:	d11b      	bne.n	80024c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f06f 0204 	mvn.w	r2, #4
 8002498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2202      	movs	r2, #2
 800249e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d003      	beq.n	80024b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f000 f987 	bl	80027c2 <HAL_TIM_IC_CaptureCallback>
 80024b4:	e005      	b.n	80024c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 f97a 	bl	80027b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f000 f989 	bl	80027d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	f003 0308 	and.w	r3, r3, #8
 80024d2:	2b08      	cmp	r3, #8
 80024d4:	d122      	bne.n	800251c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	f003 0308 	and.w	r3, r3, #8
 80024e0:	2b08      	cmp	r3, #8
 80024e2:	d11b      	bne.n	800251c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f06f 0208 	mvn.w	r2, #8
 80024ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2204      	movs	r2, #4
 80024f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	f003 0303 	and.w	r3, r3, #3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f000 f95d 	bl	80027c2 <HAL_TIM_IC_CaptureCallback>
 8002508:	e005      	b.n	8002516 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f000 f950 	bl	80027b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f000 f95f 	bl	80027d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	f003 0310 	and.w	r3, r3, #16
 8002526:	2b10      	cmp	r3, #16
 8002528:	d122      	bne.n	8002570 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	f003 0310 	and.w	r3, r3, #16
 8002534:	2b10      	cmp	r3, #16
 8002536:	d11b      	bne.n	8002570 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f06f 0210 	mvn.w	r2, #16
 8002540:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2208      	movs	r2, #8
 8002546:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002552:	2b00      	cmp	r3, #0
 8002554:	d003      	beq.n	800255e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 f933 	bl	80027c2 <HAL_TIM_IC_CaptureCallback>
 800255c:	e005      	b.n	800256a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 f926 	bl	80027b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f000 f935 	bl	80027d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	691b      	ldr	r3, [r3, #16]
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	2b01      	cmp	r3, #1
 800257c:	d10e      	bne.n	800259c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	2b01      	cmp	r3, #1
 800258a:	d107      	bne.n	800259c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f06f 0201 	mvn.w	r2, #1
 8002594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7fe fe5c 	bl	8001254 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025a6:	2b80      	cmp	r3, #128	; 0x80
 80025a8:	d10e      	bne.n	80025c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025b4:	2b80      	cmp	r3, #128	; 0x80
 80025b6:	d107      	bne.n	80025c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80025c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 fa67 	bl	8002a96 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025d2:	2b40      	cmp	r3, #64	; 0x40
 80025d4:	d10e      	bne.n	80025f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025e0:	2b40      	cmp	r3, #64	; 0x40
 80025e2:	d107      	bne.n	80025f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f000 f8f9 	bl	80027e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	f003 0320 	and.w	r3, r3, #32
 80025fe:	2b20      	cmp	r3, #32
 8002600:	d10e      	bne.n	8002620 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	f003 0320 	and.w	r3, r3, #32
 800260c:	2b20      	cmp	r3, #32
 800260e:	d107      	bne.n	8002620 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f06f 0220 	mvn.w	r2, #32
 8002618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 fa32 	bl	8002a84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002620:	bf00      	nop
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002638:	2b01      	cmp	r3, #1
 800263a:	d101      	bne.n	8002640 <HAL_TIM_ConfigClockSource+0x18>
 800263c:	2302      	movs	r3, #2
 800263e:	e0b3      	b.n	80027a8 <HAL_TIM_ConfigClockSource+0x180>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2202      	movs	r2, #2
 800264c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800265e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002666:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	68fa      	ldr	r2, [r7, #12]
 800266e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002678:	d03e      	beq.n	80026f8 <HAL_TIM_ConfigClockSource+0xd0>
 800267a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800267e:	f200 8087 	bhi.w	8002790 <HAL_TIM_ConfigClockSource+0x168>
 8002682:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002686:	f000 8085 	beq.w	8002794 <HAL_TIM_ConfigClockSource+0x16c>
 800268a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800268e:	d87f      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x168>
 8002690:	2b70      	cmp	r3, #112	; 0x70
 8002692:	d01a      	beq.n	80026ca <HAL_TIM_ConfigClockSource+0xa2>
 8002694:	2b70      	cmp	r3, #112	; 0x70
 8002696:	d87b      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x168>
 8002698:	2b60      	cmp	r3, #96	; 0x60
 800269a:	d050      	beq.n	800273e <HAL_TIM_ConfigClockSource+0x116>
 800269c:	2b60      	cmp	r3, #96	; 0x60
 800269e:	d877      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x168>
 80026a0:	2b50      	cmp	r3, #80	; 0x50
 80026a2:	d03c      	beq.n	800271e <HAL_TIM_ConfigClockSource+0xf6>
 80026a4:	2b50      	cmp	r3, #80	; 0x50
 80026a6:	d873      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x168>
 80026a8:	2b40      	cmp	r3, #64	; 0x40
 80026aa:	d058      	beq.n	800275e <HAL_TIM_ConfigClockSource+0x136>
 80026ac:	2b40      	cmp	r3, #64	; 0x40
 80026ae:	d86f      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x168>
 80026b0:	2b30      	cmp	r3, #48	; 0x30
 80026b2:	d064      	beq.n	800277e <HAL_TIM_ConfigClockSource+0x156>
 80026b4:	2b30      	cmp	r3, #48	; 0x30
 80026b6:	d86b      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x168>
 80026b8:	2b20      	cmp	r3, #32
 80026ba:	d060      	beq.n	800277e <HAL_TIM_ConfigClockSource+0x156>
 80026bc:	2b20      	cmp	r3, #32
 80026be:	d867      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x168>
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d05c      	beq.n	800277e <HAL_TIM_ConfigClockSource+0x156>
 80026c4:	2b10      	cmp	r3, #16
 80026c6:	d05a      	beq.n	800277e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80026c8:	e062      	b.n	8002790 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6818      	ldr	r0, [r3, #0]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	6899      	ldr	r1, [r3, #8]
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685a      	ldr	r2, [r3, #4]
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	f000 f95c 	bl	8002996 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026ec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68fa      	ldr	r2, [r7, #12]
 80026f4:	609a      	str	r2, [r3, #8]
      break;
 80026f6:	e04e      	b.n	8002796 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6818      	ldr	r0, [r3, #0]
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	6899      	ldr	r1, [r3, #8]
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	f000 f945 	bl	8002996 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689a      	ldr	r2, [r3, #8]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800271a:	609a      	str	r2, [r3, #8]
      break;
 800271c:	e03b      	b.n	8002796 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6818      	ldr	r0, [r3, #0]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	6859      	ldr	r1, [r3, #4]
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	461a      	mov	r2, r3
 800272c:	f000 f8bc 	bl	80028a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2150      	movs	r1, #80	; 0x50
 8002736:	4618      	mov	r0, r3
 8002738:	f000 f913 	bl	8002962 <TIM_ITRx_SetConfig>
      break;
 800273c:	e02b      	b.n	8002796 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6818      	ldr	r0, [r3, #0]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	6859      	ldr	r1, [r3, #4]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	461a      	mov	r2, r3
 800274c:	f000 f8da 	bl	8002904 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2160      	movs	r1, #96	; 0x60
 8002756:	4618      	mov	r0, r3
 8002758:	f000 f903 	bl	8002962 <TIM_ITRx_SetConfig>
      break;
 800275c:	e01b      	b.n	8002796 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6818      	ldr	r0, [r3, #0]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	6859      	ldr	r1, [r3, #4]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	461a      	mov	r2, r3
 800276c:	f000 f89c 	bl	80028a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2140      	movs	r1, #64	; 0x40
 8002776:	4618      	mov	r0, r3
 8002778:	f000 f8f3 	bl	8002962 <TIM_ITRx_SetConfig>
      break;
 800277c:	e00b      	b.n	8002796 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4619      	mov	r1, r3
 8002788:	4610      	mov	r0, r2
 800278a:	f000 f8ea 	bl	8002962 <TIM_ITRx_SetConfig>
        break;
 800278e:	e002      	b.n	8002796 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002790:	bf00      	nop
 8002792:	e000      	b.n	8002796 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002794:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2201      	movs	r2, #1
 800279a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3710      	adds	r7, #16
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr

080027c2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b083      	sub	sp, #12
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027ca:	bf00      	nop
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bc80      	pop	{r7}
 80027d2:	4770      	bx	lr

080027d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027dc:	bf00      	nop
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bc80      	pop	{r7}
 80027e4:	4770      	bx	lr

080027e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027e6:	b480      	push	{r7}
 80027e8:	b083      	sub	sp, #12
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027ee:	bf00      	nop
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bc80      	pop	{r7}
 80027f6:	4770      	bx	lr

080027f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a25      	ldr	r2, [pc, #148]	; (80028a0 <TIM_Base_SetConfig+0xa8>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d007      	beq.n	8002820 <TIM_Base_SetConfig+0x28>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002816:	d003      	beq.n	8002820 <TIM_Base_SetConfig+0x28>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a22      	ldr	r2, [pc, #136]	; (80028a4 <TIM_Base_SetConfig+0xac>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d108      	bne.n	8002832 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002826:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	4313      	orrs	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a1a      	ldr	r2, [pc, #104]	; (80028a0 <TIM_Base_SetConfig+0xa8>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d007      	beq.n	800284a <TIM_Base_SetConfig+0x52>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002840:	d003      	beq.n	800284a <TIM_Base_SetConfig+0x52>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a17      	ldr	r2, [pc, #92]	; (80028a4 <TIM_Base_SetConfig+0xac>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d108      	bne.n	800285c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002850:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	68fa      	ldr	r2, [r7, #12]
 8002858:	4313      	orrs	r3, r2
 800285a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	4313      	orrs	r3, r2
 8002868:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4a07      	ldr	r2, [pc, #28]	; (80028a0 <TIM_Base_SetConfig+0xa8>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d103      	bne.n	8002890 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	691a      	ldr	r2, [r3, #16]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2201      	movs	r2, #1
 8002894:	615a      	str	r2, [r3, #20]
}
 8002896:	bf00      	nop
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr
 80028a0:	40012c00 	.word	0x40012c00
 80028a4:	40000400 	.word	0x40000400

080028a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b087      	sub	sp, #28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	6a1b      	ldr	r3, [r3, #32]
 80028b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	f023 0201 	bic.w	r2, r3, #1
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	699b      	ldr	r3, [r3, #24]
 80028ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	011b      	lsls	r3, r3, #4
 80028d8:	693a      	ldr	r2, [r7, #16]
 80028da:	4313      	orrs	r3, r2
 80028dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	f023 030a 	bic.w	r3, r3, #10
 80028e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028e6:	697a      	ldr	r2, [r7, #20]
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	621a      	str	r2, [r3, #32]
}
 80028fa:	bf00      	nop
 80028fc:	371c      	adds	r7, #28
 80028fe:	46bd      	mov	sp, r7
 8002900:	bc80      	pop	{r7}
 8002902:	4770      	bx	lr

08002904 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002904:	b480      	push	{r7}
 8002906:	b087      	sub	sp, #28
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6a1b      	ldr	r3, [r3, #32]
 8002914:	f023 0210 	bic.w	r2, r3, #16
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6a1b      	ldr	r3, [r3, #32]
 8002926:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800292e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	031b      	lsls	r3, r3, #12
 8002934:	697a      	ldr	r2, [r7, #20]
 8002936:	4313      	orrs	r3, r2
 8002938:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002940:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	011b      	lsls	r3, r3, #4
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	4313      	orrs	r3, r2
 800294a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	621a      	str	r2, [r3, #32]
}
 8002958:	bf00      	nop
 800295a:	371c      	adds	r7, #28
 800295c:	46bd      	mov	sp, r7
 800295e:	bc80      	pop	{r7}
 8002960:	4770      	bx	lr

08002962 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002962:	b480      	push	{r7}
 8002964:	b085      	sub	sp, #20
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
 800296a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002978:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800297a:	683a      	ldr	r2, [r7, #0]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4313      	orrs	r3, r2
 8002980:	f043 0307 	orr.w	r3, r3, #7
 8002984:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	68fa      	ldr	r2, [r7, #12]
 800298a:	609a      	str	r2, [r3, #8]
}
 800298c:	bf00      	nop
 800298e:	3714      	adds	r7, #20
 8002990:	46bd      	mov	sp, r7
 8002992:	bc80      	pop	{r7}
 8002994:	4770      	bx	lr

08002996 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002996:	b480      	push	{r7}
 8002998:	b087      	sub	sp, #28
 800299a:	af00      	add	r7, sp, #0
 800299c:	60f8      	str	r0, [r7, #12]
 800299e:	60b9      	str	r1, [r7, #8]
 80029a0:	607a      	str	r2, [r7, #4]
 80029a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029b0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	021a      	lsls	r2, r3, #8
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	431a      	orrs	r2, r3
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	4313      	orrs	r3, r2
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	697a      	ldr	r2, [r7, #20]
 80029c8:	609a      	str	r2, [r3, #8]
}
 80029ca:	bf00      	nop
 80029cc:	371c      	adds	r7, #28
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr

080029d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b085      	sub	sp, #20
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d101      	bne.n	80029ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029e8:	2302      	movs	r3, #2
 80029ea:	e041      	b.n	8002a70 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2202      	movs	r2, #2
 80029f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68fa      	ldr	r2, [r7, #12]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a14      	ldr	r2, [pc, #80]	; (8002a7c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d009      	beq.n	8002a44 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a38:	d004      	beq.n	8002a44 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a10      	ldr	r2, [pc, #64]	; (8002a80 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d10c      	bne.n	8002a5e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a4a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	68ba      	ldr	r2, [r7, #8]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68ba      	ldr	r2, [r7, #8]
 8002a5c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2201      	movs	r2, #1
 8002a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bc80      	pop	{r7}
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	40012c00 	.word	0x40012c00
 8002a80:	40000400 	.word	0x40000400

08002a84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bc80      	pop	{r7}
 8002a94:	4770      	bx	lr

08002a96 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a96:	b480      	push	{r7}
 8002a98:	b083      	sub	sp, #12
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a9e:	bf00      	nop
 8002aa0:	370c      	adds	r7, #12
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bc80      	pop	{r7}
 8002aa6:	4770      	bx	lr

08002aa8 <__libc_init_array>:
 8002aa8:	b570      	push	{r4, r5, r6, lr}
 8002aaa:	2600      	movs	r6, #0
 8002aac:	4d0c      	ldr	r5, [pc, #48]	; (8002ae0 <__libc_init_array+0x38>)
 8002aae:	4c0d      	ldr	r4, [pc, #52]	; (8002ae4 <__libc_init_array+0x3c>)
 8002ab0:	1b64      	subs	r4, r4, r5
 8002ab2:	10a4      	asrs	r4, r4, #2
 8002ab4:	42a6      	cmp	r6, r4
 8002ab6:	d109      	bne.n	8002acc <__libc_init_array+0x24>
 8002ab8:	f000 f822 	bl	8002b00 <_init>
 8002abc:	2600      	movs	r6, #0
 8002abe:	4d0a      	ldr	r5, [pc, #40]	; (8002ae8 <__libc_init_array+0x40>)
 8002ac0:	4c0a      	ldr	r4, [pc, #40]	; (8002aec <__libc_init_array+0x44>)
 8002ac2:	1b64      	subs	r4, r4, r5
 8002ac4:	10a4      	asrs	r4, r4, #2
 8002ac6:	42a6      	cmp	r6, r4
 8002ac8:	d105      	bne.n	8002ad6 <__libc_init_array+0x2e>
 8002aca:	bd70      	pop	{r4, r5, r6, pc}
 8002acc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ad0:	4798      	blx	r3
 8002ad2:	3601      	adds	r6, #1
 8002ad4:	e7ee      	b.n	8002ab4 <__libc_init_array+0xc>
 8002ad6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ada:	4798      	blx	r3
 8002adc:	3601      	adds	r6, #1
 8002ade:	e7f2      	b.n	8002ac6 <__libc_init_array+0x1e>
 8002ae0:	08002b38 	.word	0x08002b38
 8002ae4:	08002b38 	.word	0x08002b38
 8002ae8:	08002b38 	.word	0x08002b38
 8002aec:	08002b3c 	.word	0x08002b3c

08002af0 <memset>:
 8002af0:	4603      	mov	r3, r0
 8002af2:	4402      	add	r2, r0
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d100      	bne.n	8002afa <memset+0xa>
 8002af8:	4770      	bx	lr
 8002afa:	f803 1b01 	strb.w	r1, [r3], #1
 8002afe:	e7f9      	b.n	8002af4 <memset+0x4>

08002b00 <_init>:
 8002b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b02:	bf00      	nop
 8002b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b06:	bc08      	pop	{r3}
 8002b08:	469e      	mov	lr, r3
 8002b0a:	4770      	bx	lr

08002b0c <_fini>:
 8002b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b0e:	bf00      	nop
 8002b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b12:	bc08      	pop	{r3}
 8002b14:	469e      	mov	lr, r3
 8002b16:	4770      	bx	lr
