$date
	Thu Mar 27 15:58:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lab3_p2_TBv2 $end
$var wire 7 ! output_7seg2 [6:0] $end
$var wire 7 " output_7seg1 [6:0] $end
$var reg 4 # count [3:0] $end
$var reg 4 $ input_binary [3:0] $end
$scope module instantiate_lab3_p2_v2 $end
$var wire 4 % v [3:0] $end
$var reg 7 & d1 [6:0] $end
$var reg 7 ' d2 [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111111 '
b111111 &
b0 %
b0 $
b0 #
b111111 "
b111111 !
$end
#50000
b1101101 !
b1101101 '
b101 $
b101 %
b1 #
#100000
b111111 !
b111111 '
b110 "
b110 &
b1010 $
b1010 %
b10 #
#150000
b110 !
b110 '
b1011 $
b1011 %
b11 #
#200000
b1011011 !
b1011011 '
b1100 $
b1100 %
b100 #
#250000
b1001111 !
b1001111 '
b1101 $
b1101 %
b101 #
#300000
b1100110 !
b1100110 '
b1110 $
b1110 %
b110 #
#350000
b1001111 !
b1001111 '
b111111 "
b111111 &
b11 $
b11 %
b111 #
#400000
b1000 #
#450000
b1001 #
#500000
b1010 #
