LOG STARTS The current time is Mon Jan  5 19:45:08 2026
TA took 0 seconds.
LOG ENDS The current time is Mon Jan  5 19:45:09 2026



The current time is Mon Jan  5 19:45:09 2026
CPUs=4
EXE="C:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\eda-placer.exe"
BuildDir=C:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23
BuildPath="C:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23"
CWD=C:\Users\ASUS\AppData\Local\Temp\RCObxgxP\out\minplacer\00001_pa01_00003_wl
LogFile=minplacer_00001_pa01_00003.log
PrintScreen=..\_00001_pa01_stdout.txt
Command line: C:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\eda-placer.exe -print_screen ..\_00001_pa01_stdout.txt -eflx_call_minplacer 00001_pa01_00003_wl__out__mux
	Arg[0] C:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\eda-placer.exe
	Arg[1] -print_screen
	Arg[2] ..\_00001_pa01_stdout.txt
	Arg[3] -eflx_call_minplacer
	Arg[4] 00001_pa01_00003_wl__out__mux
Report CFG start:
            minplacer_output_clkloc = ..\..\minplacer\00001_pa01_00003_wl\minplacer_clkloc.txt
           minplacer_ignore_regions = 0
    minplacer_output_vacant_lrbbloc = ..\..\minplacer\00001_pa01_00003_wl\minplacer_vacant_lrbbloc.txt
          minplacer_input_timingdef = ..\..\minplacer\00001_pa01_00002_setup\minplacer.timing_def
               minplacer_input_edif = ..\..\minplacer\00001_pa01_00002_setup\minplacer.edf
                               loga = minplacer_00001_pa01_00003.log
              ta_report_limit_paths = 3
              minplacer_input_rd2sm = ..\..\minplacer\00001_pa01_00002_setup\minplacer.rnode2sm_def
                minplacer_skip_hifi = 1
                            verbose = 1
       minplacer_accept_stop_signal = ..\..\minplacer\stop_all.txt
       minplacer_regionleg_ran_seed = 0
         minplacer_input_rd2sitepin = ..\..\minplacer\00001_pa01_00002_setup\minplacer.rnode2sitepin_def
minplacer_report_timing_side_effect = 0
            minplacer_output_rbbloc = ..\..\minplacer\00001_pa01_00003_wl\minplacer_rbbloc.txt
         minplacer_pann_random_walk = 3
                    minplacer_no_lu = 0
            minplacer_input_chipdef = ..\..\minplacer\00001_pa01_00002_setup\minplacer.chip_def
      minplacer_accept_stop_signal2 = ..\..\minplacer\stop_00001_pa01_.txt
                eflx_call_minplacer = 00001_pa01_00003_wl__out__mux
                  minplacer_max_cpu = 1
                  minplacer_inflate = 1
                          qor_stats = 1
         minplacer_output_tilerange = ..\..\minplacer\00001_pa01_00003_wl\minplacer_tilerange.txt
                  rfinder_use_table = 0
       minplacer_input_branchdlydef = ..\..\minplacer\00001_pa01_00002_setup\minplacer.branchdly_def
                       print_screen = ..\_00001_pa01_stdout.txt
             minplacer_input_rgraph = ..\..\minplacer\00001_pa01_00002_setup\minplacer.rgraph_def
                  minplacer_flow_wl = 1
                     ta_report_hold = 1
          minplacer_input_clklatdef = ..\..\minplacer\00001_pa01_00002_setup\minplacer.clklat_def
Report CFG end:
PLACER_STANDALONE STARTS.
	INPUTS:
	minplacer_input_edif=..\..\minplacer\00001_pa01_00002_setup\minplacer.edf
	minplacer_input_chipdef=..\..\minplacer\00001_pa01_00002_setup\minplacer.chip_def
	minplacer_input_ramdef=<none>
	minplacer_input_timingdef=..\..\minplacer\00001_pa01_00002_setup\minplacer.timing_def
	minplacer_input_clklatdef=..\..\minplacer\00001_pa01_00002_setup\minplacer.clklat_def
	minplacer_input_rbbloc=<none>
	minplacer_input_tilerange=<none>
	minplacer_input_nledit=<none>
	minplacer_input_rgraph=..\..\minplacer\00001_pa01_00002_setup\minplacer.rgraph_def
	minplacer_input_rd2sm=..\..\minplacer\00001_pa01_00002_setup\minplacer.rnode2sm_def
	minplacer_input_rd2sitepin=..\..\minplacer\00001_pa01_00002_setup\minplacer.rnode2sitepin_def
	minplacer_input_branchdlydef=..\..\minplacer\00001_pa01_00002_setup\minplacer.branchdly_def
	minplacer_input_ravecs=<none>
	minplacer_input_rstarting_priority=<none>
	OUTPUTS:
	minplacer_output_edif=<none>
	minplacer_output_timingdef=<none>
	minplacer_output_clklatdef=<none>
	minplacer_output_rbbloc=..\..\minplacer\00001_pa01_00003_wl\minplacer_rbbloc.txt
	minplacer_output_vacant_lrbbloc=..\..\minplacer\00001_pa01_00003_wl\minplacer_vacant_lrbbloc.txt
	minplacer_output_clkloc=..\..\minplacer\00001_pa01_00003_wl\minplacer_clkloc.txt
	minplacer_output_rteloc=<none>
	minplacer_output_tilerange=..\..\minplacer\00001_pa01_00003_wl\minplacer_tilerange.txt
	minplacer_output_nledit=<none>
	minplacer_output_branchdlydef=<none>
	minplacer_output_ravecs=<none>
	minplacer_output_rstarting_priority=<none>
pProblemIni. isNmax=0 inflat=1 mem_dump_mode=0
Set ARRAYINFO: 32x32
ARRAYINFO: locs_per_tile=[32,32] pos_interval=[10,10] boundary_penalty=[20,10] l_shift_x0,xmult,yvalue=<1,3,0> max_iob_width=4 is_x2=0 clock=<max-num=2,max-inv=1,inv-noninv-as-one=false,ram-independent=false>
SITETYPE L LAYER=L SIDE=WEST NPIN=26/14
SITETYPE l LAYER=L SIDE=WEST NPIN=26/14
SITETYPE M LAYER=M SIDE=WEST NPIN=26/14
SITETYPE m LAYER=M SIDE=WEST NPIN=26/14
SITETYPE D LAYER=DSP SIDE=WEST NPIN=238/190
SITETYPE b LAYER=IOB SIDE=WEST NPIN=4/2
SITETYPE N LAYER=NCLT SIDE=WEST NPIN=96/48
SITETYPE R LAYER=RCLT SIDE=WEST NPIN=96/48
Getting tinfo M 0 0 64/64
Skip tile size [64,64] for TILE M X64Y64. Expecting [32,32]
Getting tinfo D 0 0 64/64
Skip tile size [64,64] for TILE D X64Y64. Expecting [32,32]
Getting tinfo I 0 0 64/64
Skip tile size [64,64] for TILE I X64Y64. Expecting [32,32]
Getting tinfo N 0 0 64/64
Skip tile size [64,64] for TILE N X64Y64. Expecting [32,32]
Getting tinfo Z 0 0 64/64
Skip tile size [64,64] for TILE Z X64Y64. Expecting [32,32]
Getting tinfo M 0 0 32/32
Getting tinfo M 10 0 64/64
Skip tile size [64,64] for TILEWHITE M 10 0 X64Y64. Expecting [32,32]
Getting tinfo M 20 0 64/64
Skip tile size [64,64] for TILEWHITE M 20 0 X64Y64. Expecting [32,32]
Getting tinfo M 30 0 64/64
Skip tile size [64,64] for TILEWHITE M 30 0 X64Y64. Expecting [32,32]
Getting tinfo D 10 0 64/64
Skip tile size [64,64] for TILEWHITE D 10 0 X64Y64. Expecting [32,32]
Getting tinfo D 20 0 64/64
Skip tile size [64,64] for TILEWHITE D 20 0 X64Y64. Expecting [32,32]
Getting tinfo D 30 0 64/64
Skip tile size [64,64] for TILEWHITE D 30 0 X64Y64. Expecting [32,32]
Getting tinfo I 10 0 64/64
Skip tile size [64,64] for TILEWHITE I 10 0 X64Y64. Expecting [32,32]
Getting tinfo I 20 0 64/64
Skip tile size [64,64] for TILEWHITE I 20 0 X64Y64. Expecting [32,32]
Getting tinfo I 30 0 64/64
Skip tile size [64,64] for TILEWHITE I 30 0 X64Y64. Expecting [32,32]
Getting tinfo N 99 0 64/64
Skip tile size [64,64] for TILEWHITE N 99 0 X64Y64. Expecting [32,32]
Getting tinfo Z 99 0 64/64
Skip tile size [64,64] for TILEWHITE Z 99 0 X64Y64. Expecting [32,32]
GeometryDumpMap starts.
GeometryDumpMap ends.
GeometryDumpMap starts.
GeometryDumpMap ends.
Layer[L] has 14/10 sites, total_cap=140
Layer[M] has 4/10 sites, total_cap=40
Layer[DSP] has 0/0 sites, total_cap=0
Layer[NCLT] has 0/0 sites, total_cap=0
Layer[RCLT] has 0/0 sites, total_cap=0
Setup 40 LM mapping.
Layer[ZIOB] has 0/0 sites, total_cap=0
GeometryDumpLayers starts.
GeometryDumpLayers ends.
pProblemIni. eramclkAsClock=1
pProblemIniNetlist. skip_hifi=1, skip_pppff=2147483647
Netlist=NETLIST_mux NumInst=4 NumNet=3
NumPinst=2
	DontPlace=0, NonRootRbbChainMember=0, NonRootDspChainMember=0, Const=1, ClkBuf=1
There are 4 instances. After combining instances in chains, there are 2 instances to place.
	Clock[0] OrigClock[0] net (net_index=6) virtual_clock
NumPnet=1
NumTrivial=0 NumDriverless=0
AverageFO=1.00 #HifiNet=0 AverageFO_HifiNet=0.00
NumClk=1 (with 0 inverted)
There are 1 nets in the design, 0 of which have fanout larger than 49. Average fanout is 1.00.
There is 1 clock in the design.
NumInsts=2
Resource usages:
 Type=L: Capacity=140 Utilized=0 NumInst=0.
 Type=M: Capacity=40 Utilized=0 NumInst=0.
 Type=IOB: Capacity=184 Utilized=2 NumInst=2.
Min-placement step: Global placement and legalization.
pDelayLibIni read 0 in-tile and 255 cross-tile data points (220 extrapolated) from C:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\placedelaylib.txt
pDelayLibIni. pdelay_estimate_pppff_delay=120
TileRange read: File is not given. Use whole chip.
Reading timing_def file ..\..\minplacer\00001_pa01_00002_setup\minplacer.timing_def
pPipeAlloc: OptMode=1 PppFfInsertDone=0 MinPipeRtDly=98 #Chain=0 AveChainLen=0.0 MaxChainLen=0 #Net=0 AveChainFan=0.0 MaxChainFan=0 #MixedZeroFan=0 Opt_UseLatency=0 OptLine_RightSlack_WorseThreshold=100
(0): Ini TileRange={0,1; 0,1}. IsTiny=0 IsLowUtil=0. CurMem=235261952 PeakMem=368898048
ALWAYS_CLKPLC=0
RandomPlacement ends.
FORCE(1): Initial random illegal placement generated.
FORCE(1): Initial random placement. TWL_WLSYS=320 (10,310)
PANN_TILERANGE LayerMask=38 TileRange={0,1; 0,1} RangeDivider=4 WL=320 (10, 310) StartingIter=0 NumIters=1
PANN_TILERANGE ENDS TIMESPENT=0
PANN_TILERANGE LayerMask=4 TileRange={0,1; 0,1} RangeDivider=4 WL=320 (10, 310) StartingIter=0 NumIters=1
PANN_TILERANGE ENDS TIMESPENT=0
PANN_TILERANGE LayerMask=2 TileRange={0,1; 0,1} RangeDivider=4 WL=320 (10, 310) StartingIter=0 NumIters=1
PANN_TILERANGE ENDS TIMESPENT=0
PANN_TILERANGE LayerMask=1 TileRange={0,1; 0,1} RangeDivider=4 WL=320 (10, 310) StartingIter=0 NumIters=1
PANN_TILERANGE Add LAYER_M to the layermask.
PANN_TILERANGE ENDS TIMESPENT=0
CROSS-TILE STAT: [0]=1
Wrote 0 RBB-locations out of 0 core insts and 0 chained insts to EFLX file ..\..\minplacer\00001_pa01_00003_wl\minplacer_rbbloc.txt.
Wrote 2 RBB-locations out of 2 IOB insts to EFLX file ..\..\minplacer\00001_pa01_00003_wl\minplacer_rbbloc.txt.
Wrote 0 RBB-locations out of 2 INTIOB insts to EFLX file ..\..\minplacer\00001_pa01_00003_wl\minplacer_rbbloc.txt.
CLOCKPLAN_INI_NETLIST: NUM_CLOCKS=1 NUM_PINSTS=2
	 #Inst/Usage        L           M         DSP       SPRAM       UPRAM       2PRAM         IOB        ZIOB        NCLT        RCLT      
	   CLOCK[ 0]*                                                                                                                         
	   NON_CLOCK                                                                                                                          
CLOCKPLAN_INI_GEO: NUM_TILE_SLICES=1/1
{Rsc/Util/MinThre={L=140/0/50 ,M=40/0/8 ,DSP=0/0/4 ,SPRAM=0/0/0 ,UPRAM=0/0/0 ,2PRAM=0/0/0 ,IOB=184/2/16 ,ZIOB=0/0/0 ,NCLT=0/0/0 ,RCLT=0/0/0}
CLOCKPLAN_INI_PORTLOCKS
	CLOCK[0]* port locks:
BuildGaps
	GAPS[0]: - -
	GAPS[1]: - -
CreateReachables:
	CLOCK[0] reachables: [0,0]
	CLOCK[0] distance: 0
pClockAap: #TIlE=[1,1]
#Parts=1
	Part[0]: [0,0] W1 W0 E1 E0 S1 S0 N1 N0
BuildRelationalGroups: PrProperty=<none>
#Group=1
	Group: #Clocks=1 DIRBM=NONE
		Clock ID=0 #LoadParts=1 DIRBM=NONE
			LoadPart[0]: DIRBM=NONE [0,0] COL=0 ROW=0 
#Unassigned(align)=1. Initial filtering of signle-choices.
#Unassigned(align)=1. Start working on aligned-choices.
	GROUP(CLK=0):
		PER_TILE_PORT: {EW}=P ASSIGN([0,0]E1=0) OK
#Unassigned(noalign)=0. Work on the remainder with any-choices.
#AssignedSingle=0 #AssignedAligned=1 #AssignedAny=0 #Unassigned=0
=================================================================================================================
#Parts=1
	Part[0]: [0,0] W1 W0 E1=0 E0 S1 S0 N1 N0
#Group=1
	Group: #Clocks=1 DIRBM=EW
		Clock ID=0 #LoadParts=1 DIRBM=EW
			LoadPart[0]: DIRBM=EW [0,0] COL=0 ROW=0  ASSIGNED_PORT= [0,0]E1=0
pClockAap: SUCCESSFUL.
ClockPortFile ..\..\minplacer\00001_pa01_00003_wl\minplacer_clkloc.txt written.

*********************************** TILE REPORT ***************************************
|------------------------|
|TILE_X0Y0               |
|#INST=2                 |
|#CLK=1 #INVCLK=0        |
|#ERAM_CP    0           |
|#         0   0         |
|#           0           |
|*                       |
|eb0                     |
|IOB=2 C2                |
|------------------------|
CLUSTER[0] LAYER0=IOB TILE=[0,0] CLK=<0,-1> ERAMCLK=<0,0> REGION=<none>
 {IOB=2 C2 LCHAIN=0 DCHAIN=0} #NEI=0 REACHABLES:
CLOCK[0] #LockedPort=0 #AssignedPort=1 #OutputPort=0 TX0Y0={#Cluster=1 IOB=2}
*********************************** TILE REPORT ***************************************


Placement timing:
         Clock        Group  Achievable Frequency(MHz)
--------------  -----------  -------------------------


pDelayLibFin
(14): Fin. CurMem=33480704 PeakMem=368898048
pProblemFin.
Min-placement step ends: Global placement and legalization. Runtime: 0:0:10 (CPU time), 0:0:10 (real time); peak memory: 1304MB.


The current time is Mon Jan  5 19:45:19 2026



