Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 29 23:13:34 2024
| Host         : DESKTOP-AJ2V9VE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_RAM_TFT_timing_summary_routed.rpt -pb UART_RAM_TFT_timing_summary_routed.pb -rpx UART_RAM_TFT_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_RAM_TFT
| Device       : 7z015-clg485
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 157 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1269 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.265        0.000                      0                  866        0.124        0.000                      0                  866        7.000        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
MMCM/inst/clk_in1     {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 15.152}     30.303          33.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MMCM/inst/clk_in1                                                                                                                                                       7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       21.265        0.000                      0                  866        0.124        0.000                      0                  866       14.298        0.000                       0                   142  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MMCM/inst/clk_in1
  To Clock:  MMCM/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.265ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            VGA_CTRL/VGA_RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 1.077ns (12.166%)  route 7.775ns (87.834%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 31.614 - 30.303 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.496     1.496    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -1.619 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -0.083    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.456     1.458    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X78Y55         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y55         FDRE (Prop_fdre_C_Q)         0.433     1.891 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          4.293     6.184    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X9Y20          LUT6 (Prop_lut6_I2_O)        0.105     6.289 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.289    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_8_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.182     6.471 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_3/O
                         net (fo=1, routed)           2.828     9.299    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I3_O)        0.252     9.551 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.654    10.205    VGA_CTRL/doutb[11]
    SLICE_X82Y46         LUT6 (Prop_lut6_I5_O)        0.105    10.310 r  VGA_CTRL/VGA_RGB[11]_i_1/O
                         net (fo=1, routed)           0.000    10.310    VGA_CTRL/disp_data[11]
    SLICE_X82Y46         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.303 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.328    31.631    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    28.836 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    30.228    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.305 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.309    31.614    VGA_CTRL/clk_out1
    SLICE_X82Y46         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[11]/C
                         clock pessimism              0.000    31.614    
                         clock uncertainty           -0.110    31.504    
    SLICE_X82Y46         FDRE (Setup_fdre_C_D)        0.072    31.576    VGA_CTRL/VGA_RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         31.576    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 21.265    

Slack (MET) :             21.276ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            VGA_CTRL/VGA_RGB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 1.062ns (12.011%)  route 7.780ns (87.989%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 31.614 - 30.303 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.496     1.496    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -1.619 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -0.083    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.456     1.458    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X78Y55         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y55         FDRE (Prop_fdre_C_Q)         0.433     1.891 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          4.299     6.190    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.105     6.295 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.295    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_8_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.178     6.473 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.805     9.279    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X80Y36         LUT6 (Prop_lut6_I3_O)        0.241     9.520 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.675    10.195    VGA_CTRL/doutb[7]
    SLICE_X82Y47         LUT6 (Prop_lut6_I5_O)        0.105    10.300 r  VGA_CTRL/VGA_RGB[7]_i_1/O
                         net (fo=1, routed)           0.000    10.300    VGA_CTRL/VGA_RGB[7]_i_1_n_0
    SLICE_X82Y47         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.303 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.328    31.631    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    28.836 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    30.228    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.305 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.309    31.614    VGA_CTRL/clk_out1
    SLICE_X82Y47         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[7]/C
                         clock pessimism              0.000    31.614    
                         clock uncertainty           -0.110    31.504    
    SLICE_X82Y47         FDRE (Setup_fdre_C_D)        0.072    31.576    VGA_CTRL/VGA_RGB_reg[7]
  -------------------------------------------------------------------
                         required time                         31.576    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 21.276    

Slack (MET) :             21.569ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            VGA_CTRL/VGA_RGB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 1.062ns (12.485%)  route 7.444ns (87.515%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 31.614 - 30.303 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.496     1.496    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -1.619 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -0.083    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.456     1.458    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X78Y55         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y55         FDRE (Prop_fdre_C_Q)         0.433     1.891 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          4.062     5.953    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.105     6.058 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.058    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_8_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I1_O)      0.178     6.236 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           2.788     9.024    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I3_O)        0.241     9.265 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.594     9.859    VGA_CTRL/doutb[10]
    SLICE_X83Y45         LUT6 (Prop_lut6_I5_O)        0.105     9.964 r  VGA_CTRL/VGA_RGB[10]_i_1/O
                         net (fo=1, routed)           0.000     9.964    VGA_CTRL/VGA_RGB[10]_i_1_n_0
    SLICE_X83Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.303 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.328    31.631    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    28.836 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    30.228    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.305 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.309    31.614    VGA_CTRL/clk_out1
    SLICE_X83Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[10]/C
                         clock pessimism              0.000    31.614    
                         clock uncertainty           -0.110    31.504    
    SLICE_X83Y45         FDRE (Setup_fdre_C_D)        0.030    31.534    VGA_CTRL/VGA_RGB_reg[10]
  -------------------------------------------------------------------
                         required time                         31.534    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                 21.569    

Slack (MET) :             21.605ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            VGA_CTRL/VGA_RGB_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.474ns  (logic 1.091ns (12.875%)  route 7.383ns (87.125%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 31.615 - 30.303 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.496     1.496    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -1.619 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -0.083    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.456     1.458    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X78Y55         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y55         FDRE (Prop_fdre_C_Q)         0.433     1.891 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          4.171     6.062    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.105     6.167 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.167    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_8_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I1_O)      0.206     6.373 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_3/O
                         net (fo=1, routed)           2.431     8.804    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_3_n_0
    SLICE_X79Y36         LUT6 (Prop_lut6_I3_O)        0.242     9.046 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=1, routed)           0.780     9.827    VGA_CTRL/doutb[15]
    SLICE_X84Y45         LUT6 (Prop_lut6_I5_O)        0.105     9.932 r  VGA_CTRL/VGA_RGB[15]_i_2/O
                         net (fo=1, routed)           0.000     9.932    VGA_CTRL/disp_data[15]
    SLICE_X84Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.303 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.328    31.631    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    28.836 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    30.228    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.305 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.310    31.615    VGA_CTRL/clk_out1
    SLICE_X84Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[15]/C
                         clock pessimism              0.000    31.615    
                         clock uncertainty           -0.110    31.505    
    SLICE_X84Y45         FDRE (Setup_fdre_C_D)        0.032    31.537    VGA_CTRL/VGA_RGB_reg[15]
  -------------------------------------------------------------------
                         required time                         31.537    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                 21.605    

Slack (MET) :             21.731ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            VGA_CTRL/VGA_RGB_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 1.062ns (12.722%)  route 7.286ns (87.278%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 31.615 - 30.303 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.496     1.496    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -1.619 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -0.083    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.456     1.458    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X78Y55         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y55         FDRE (Prop_fdre_C_Q)         0.433     1.891 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          4.054     5.945    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y22          LUT6 (Prop_lut6_I2_O)        0.105     6.050 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.050    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_8_n_0
    SLICE_X8Y22          MUXF7 (Prop_muxf7_I1_O)      0.178     6.228 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           2.574     8.803    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X78Y37         LUT6 (Prop_lut6_I3_O)        0.241     9.044 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.657     9.701    VGA_CTRL/doutb[8]
    SLICE_X84Y45         LUT6 (Prop_lut6_I5_O)        0.105     9.806 r  VGA_CTRL/VGA_RGB[8]_i_1/O
                         net (fo=1, routed)           0.000     9.806    VGA_CTRL/VGA_RGB[8]_i_1_n_0
    SLICE_X84Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.303 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.328    31.631    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    28.836 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    30.228    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.305 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.310    31.615    VGA_CTRL/clk_out1
    SLICE_X84Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[8]/C
                         clock pessimism              0.000    31.615    
                         clock uncertainty           -0.110    31.505    
    SLICE_X84Y45         FDRE (Setup_fdre_C_D)        0.032    31.537    VGA_CTRL/VGA_RGB_reg[8]
  -------------------------------------------------------------------
                         required time                         31.537    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                 21.731    

Slack (MET) :             21.745ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            VGA_CTRL/VGA_RGB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 1.077ns (12.926%)  route 7.255ns (87.074%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 31.615 - 30.303 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.496     1.496    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -1.619 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -0.083    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.456     1.458    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X78Y55         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y55         FDRE (Prop_fdre_C_Q)         0.433     1.891 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          4.049     5.940    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.105     6.045 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.045    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_8_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I1_O)      0.182     6.227 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           2.598     8.825    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X80Y38         LUT6 (Prop_lut6_I3_O)        0.252     9.077 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=1, routed)           0.608     9.685    VGA_CTRL/doutb[14]
    SLICE_X84Y45         LUT6 (Prop_lut6_I5_O)        0.105     9.790 r  VGA_CTRL/VGA_RGB[14]_i_1/O
                         net (fo=1, routed)           0.000     9.790    VGA_CTRL/disp_data[14]
    SLICE_X84Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.303 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.328    31.631    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    28.836 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    30.228    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.305 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.310    31.615    VGA_CTRL/clk_out1
    SLICE_X84Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[14]/C
                         clock pessimism              0.000    31.615    
                         clock uncertainty           -0.110    31.505    
    SLICE_X84Y45         FDRE (Setup_fdre_C_D)        0.030    31.535    VGA_CTRL/VGA_RGB_reg[14]
  -------------------------------------------------------------------
                         required time                         31.535    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                 21.745    

Slack (MET) :             21.797ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            VGA_CTRL/VGA_RGB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 1.086ns (13.113%)  route 7.196ns (86.887%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 31.615 - 30.303 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.496     1.496    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -1.619 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -0.083    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.456     1.458    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X78Y55         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y55         FDRE (Prop_fdre_C_Q)         0.433     1.891 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          4.290     6.181    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.105     6.286 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.286    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.201     6.487 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.361     8.848    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3_n_0
    SLICE_X80Y36         LUT6 (Prop_lut6_I3_O)        0.242     9.090 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.544     9.635    VGA_CTRL/doutb[9]
    SLICE_X85Y45         LUT6 (Prop_lut6_I5_O)        0.105     9.740 r  VGA_CTRL/VGA_RGB[9]_i_1/O
                         net (fo=1, routed)           0.000     9.740    VGA_CTRL/VGA_RGB[9]_i_1_n_0
    SLICE_X85Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.303 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.328    31.631    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    28.836 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    30.228    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.305 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.310    31.615    VGA_CTRL/clk_out1
    SLICE_X85Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[9]/C
                         clock pessimism              0.000    31.615    
                         clock uncertainty           -0.110    31.505    
    SLICE_X85Y45         FDRE (Setup_fdre_C_D)        0.032    31.537    VGA_CTRL/VGA_RGB_reg[9]
  -------------------------------------------------------------------
                         required time                         31.537    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                 21.797    

Slack (MET) :             21.860ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            VGA_CTRL/VGA_RGB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 1.086ns (13.216%)  route 7.131ns (86.784%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 31.615 - 30.303 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.496     1.496    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -1.619 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -0.083    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.456     1.458    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X78Y55         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y55         FDRE (Prop_fdre_C_Q)         0.433     1.891 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          4.055     5.946    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.105     6.051 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.051    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_7_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.201     6.252 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_3/O
                         net (fo=1, routed)           2.460     8.712    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_3_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I3_O)        0.242     8.954 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=1, routed)           0.616     9.570    VGA_CTRL/doutb[12]
    SLICE_X85Y45         LUT6 (Prop_lut6_I5_O)        0.105     9.675 r  VGA_CTRL/VGA_RGB[12]_i_1/O
                         net (fo=1, routed)           0.000     9.675    VGA_CTRL/disp_data[12]
    SLICE_X85Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.303 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.328    31.631    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    28.836 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    30.228    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.305 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.310    31.615    VGA_CTRL/clk_out1
    SLICE_X85Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[12]/C
                         clock pessimism              0.000    31.615    
                         clock uncertainty           -0.110    31.505    
    SLICE_X85Y45         FDRE (Setup_fdre_C_D)        0.030    31.535    VGA_CTRL/VGA_RGB_reg[12]
  -------------------------------------------------------------------
                         required time                         31.535    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                 21.860    

Slack (MET) :             21.871ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            VGA_CTRL/VGA_RGB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 1.057ns (12.877%)  route 7.151ns (87.123%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 31.615 - 30.303 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.496     1.496    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -1.619 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -0.083    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.456     1.458    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X78Y55         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y55         FDRE (Prop_fdre_C_Q)         0.433     1.891 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.978     5.869    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.105     5.974 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     5.974    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_7_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I0_O)      0.173     6.147 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_3/O
                         net (fo=1, routed)           2.504     8.652    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_3_n_0
    SLICE_X79Y36         LUT6 (Prop_lut6_I3_O)        0.241     8.893 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=1, routed)           0.668     9.561    VGA_CTRL/doutb[13]
    SLICE_X85Y45         LUT6 (Prop_lut6_I5_O)        0.105     9.666 r  VGA_CTRL/VGA_RGB[13]_i_1/O
                         net (fo=1, routed)           0.000     9.666    VGA_CTRL/disp_data[13]
    SLICE_X85Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.303 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.328    31.631    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    28.836 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    30.228    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.305 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.310    31.615    VGA_CTRL/clk_out1
    SLICE_X85Y45         FDRE                                         r  VGA_CTRL/VGA_RGB_reg[13]/C
                         clock pessimism              0.000    31.615    
                         clock uncertainty           -0.110    31.505    
    SLICE_X85Y45         FDRE (Setup_fdre_C_D)        0.032    31.537    VGA_CTRL/VGA_RGB_reg[13]
  -------------------------------------------------------------------
                         required time                         31.537    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                 21.871    

Slack (MET) :             22.930ns  (required time - arrival time)
  Source:                 ram_rdaddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_clk_wiz_0 rise@30.303ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 0.379ns (5.701%)  route 6.269ns (94.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 31.638 - 30.303 ) 
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.208ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.496     1.496    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -1.619 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -0.083    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.470     1.472    VGA_CLK_OBUF
    SLICE_X81Y47         FDCE                                         r  ram_rdaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDCE (Prop_fdce_C_Q)         0.379     1.851 r  ram_rdaddr_reg[6]/Q
                         net (fo=51, routed)          6.269     8.120    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.303    30.303 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.303 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.328    31.631    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    28.836 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    30.228    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.305 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         1.333    31.638    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.012    31.650    
                         clock uncertainty           -0.110    31.540    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    31.050    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.050    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 22.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ram_rdaddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.993%)  route 0.240ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.571     0.571    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.527 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -0.024    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.587     0.589    VGA_CLK_OBUF
    SLICE_X81Y47         FDCE                                         r  ram_rdaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  ram_rdaddr_reg[6]/Q
                         net (fo=51, routed)          0.240     0.970    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y9          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.840     0.840    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.579 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -0.027    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.894     0.896    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.662    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.845    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ram_rdaddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.420%)  route 0.246ns (63.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.571     0.571    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.527 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -0.024    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.587     0.589    VGA_CLK_OBUF
    SLICE_X81Y47         FDCE                                         r  ram_rdaddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  ram_rdaddr_reg[5]/Q
                         net (fo=51, routed)          0.246     0.976    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y9          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.840     0.840    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.579 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -0.027    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.894     0.896    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.662    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.845    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ram_rdaddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.414%)  route 0.246ns (63.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.571     0.571    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.527 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -0.024    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.587     0.589    VGA_CLK_OBUF
    SLICE_X81Y47         FDCE                                         r  ram_rdaddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  ram_rdaddr_reg[8]/Q
                         net (fo=51, routed)          0.246     0.976    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[8]
    RAMB36_X2Y9          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.840     0.840    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.579 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -0.027    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.894     0.896    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.662    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.845    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ram_rdaddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.589%)  route 0.255ns (64.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.571     0.571    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.527 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -0.024    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.586     0.588    VGA_CLK_OBUF
    SLICE_X81Y46         FDCE                                         r  ram_rdaddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y46         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  ram_rdaddr_reg[1]/Q
                         net (fo=51, routed)          0.255     0.984    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[1]
    RAMB36_X2Y9          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.840     0.840    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.579 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -0.027    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.894     0.896    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.662    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.845    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ram_rdaddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.029%)  route 0.499ns (77.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.571     0.571    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.527 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -0.024    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.586     0.588    VGA_CLK_OBUF
    SLICE_X81Y46         FDCE                                         r  ram_rdaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y46         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  ram_rdaddr_reg[2]/Q
                         net (fo=51, routed)          0.499     1.228    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y10         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.840     0.840    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.579 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -0.027    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.898     0.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.900    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.083    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ram_rdaddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.704%)  route 0.509ns (78.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.571     0.571    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.527 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -0.024    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.587     0.589    VGA_CLK_OBUF
    SLICE_X81Y48         FDCE                                         r  ram_rdaddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  ram_rdaddr_reg[11]/Q
                         net (fo=52, routed)          0.509     1.238    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[11]
    RAMB36_X3Y10         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.840     0.840    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.579 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -0.027    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.898     0.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.900    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.083    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ram_rdaddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.205%)  route 0.260ns (64.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.571     0.571    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.527 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -0.024    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.585     0.587    VGA_CLK_OBUF
    SLICE_X79Y46         FDCE                                         r  ram_rdaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  ram_rdaddr_reg[0]/Q
                         net (fo=52, routed)          0.260     0.987    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[0]
    RAMB36_X2Y9          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.840     0.840    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.579 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -0.027    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.894     0.896    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.641    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.824    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ram_rdaddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.406%)  route 0.518ns (78.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.571     0.571    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.527 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -0.024    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.587     0.589    VGA_CLK_OBUF
    SLICE_X81Y47         FDCE                                         r  ram_rdaddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  ram_rdaddr_reg[5]/Q
                         net (fo=51, routed)          0.518     1.247    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y10         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.840     0.840    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.579 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -0.027    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.898     0.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.900    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.083    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ram_rdaddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.141ns (21.371%)  route 0.519ns (78.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.571     0.571    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.527 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -0.024    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.587     0.589    VGA_CLK_OBUF
    SLICE_X81Y47         FDCE                                         r  ram_rdaddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  ram_rdaddr_reg[8]/Q
                         net (fo=51, routed)          0.519     1.248    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y10         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.840     0.840    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.579 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -0.027    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.898     0.900    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.900    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.083    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ram_rdaddr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.481%)  route 0.515ns (78.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.571     0.571    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.527 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -0.024    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.587     0.589    VGA_CLK_OBUF
    SLICE_X81Y49         FDCE                                         r  ram_rdaddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  ram_rdaddr_reg[14]/Q
                         net (fo=51, routed)          0.515     1.245    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[14]
    RAMB36_X2Y11         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.840     0.840    MMCM/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.579 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -0.027    MMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  MMCM/inst/clkout1_buf/O
                         net (fo=141, routed)         0.894     0.896    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.896    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.079    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 15.152 }
Period(ns):         30.303
Sources:            { MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         30.303      27.914     RAMB36_X3Y11     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         30.303      27.914     RAMB36_X3Y13     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         30.303      27.914     RAMB36_X2Y1      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         30.303      27.914     RAMB36_X2Y4      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         30.303      27.914     RAMB36_X4Y10     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         30.303      27.914     RAMB36_X1Y8      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         30.303      27.914     RAMB36_X4Y11     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         30.303      27.914     RAMB36_X1Y9      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         30.303      27.914     RAMB36_X3Y12     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         30.303      27.914     RAMB36_X2Y0      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       30.303      183.057    MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         15.152      14.298     SLICE_X86Y53     VGA_CTRL/VGA_HS_r_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         15.152      14.298     SLICE_X90Y48     VGA_CTRL/VGA_BLK_r_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         15.152      14.298     SLICE_X90Y48     VGA_CTRL/VGA_BLK_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         15.152      14.298     SLICE_X90Y48     VGA_CTRL/VGA_VS_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         15.152      14.298     SLICE_X90Y48     VGA_CTRL/VGA_VS_r_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         15.152      14.298     SLICE_X86Y53     VGA_CTRL/VGA_HS_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X86Y53     VGA_CTRL/VGA_HS_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X83Y45     VGA_CTRL/VGA_RGB_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X82Y46     VGA_CTRL/VGA_RGB_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X82Y47     VGA_CTRL/VGA_RGB_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         15.152      14.298     SLICE_X90Y48     VGA_CTRL/VGA_BLK_r_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         15.152      14.298     SLICE_X90Y48     VGA_CTRL/VGA_BLK_r_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         15.152      14.298     SLICE_X86Y53     VGA_CTRL/VGA_HS_r_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         15.152      14.298     SLICE_X86Y53     VGA_CTRL/VGA_HS_r_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         15.152      14.298     SLICE_X90Y48     VGA_CTRL/VGA_VS_r_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         15.152      14.298     SLICE_X90Y48     VGA_CTRL/VGA_VS_r_reg[1]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X81Y34     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X81Y34     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X84Y47     VGA_CTRL/Data_Req_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X84Y47     VGA_CTRL/Data_Req_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKFBOUT



