<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>A_IO_L2_in_boundary_x0</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>1.963</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>156338</Best-caseLatency>
<Average-caseLatency>746162</Average-caseLatency>
<Worst-caseLatency>1335986</Worst-caseLatency>
<Best-caseRealTimeLatency>0.521 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.487 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>4.453 ms</Worst-caseRealTimeLatency>
<Interval-min>156338</Interval-min>
<Interval-max>1335986</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_boundary_x0_loop_1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>156192</min>
<max>1335840</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>520587</min>
<max>4452354</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>9762</min>
<max>83490</max>
</range>
</IterationLatency>
<A_IO_L2_in_boundary_x0_loop_2>
<TripCount>16</TripCount>
<Latency>
<range>
<min>9760</min>
<max>83488</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>32530</min>
<max>278265</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>610</min>
<max>5218</max>
</range>
</IterationLatency>
<A_IO_L2_in_boundary_x0_loop_3>
<TripCount>32</TripCount>
<Latency>
<range>
<min>608</min>
<max>5216</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>2026</min>
<max>17384</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>19</min>
<max>163</max>
</range>
</IterationLatency>
<A_IO_L2_in_boundary_x0_loop_5>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</A_IO_L2_in_boundary_x0_loop_5>
<A_IO_L2_in_boundary_x0_loop_6>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>479</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<A_IO_L2_in_boundary_x0_loop_7>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</A_IO_L2_in_boundary_x0_loop_7>
</A_IO_L2_in_boundary_x0_loop_6>
<A_IO_L2_in_boundary_x0_loop_9>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</A_IO_L2_in_boundary_x0_loop_9>
<A_IO_L2_in_boundary_x0_loop_10>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>479</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<A_IO_L2_in_boundary_x0_loop_11>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</A_IO_L2_in_boundary_x0_loop_11>
</A_IO_L2_in_boundary_x0_loop_10>
</A_IO_L2_in_boundary_x0_loop_3>
</A_IO_L2_in_boundary_x0_loop_2>
</A_IO_L2_in_boundary_x0_loop_1>
<A_IO_L2_in_boundary_x0_loop_12>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>479</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<A_IO_L2_in_boundary_x0_loop_13>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</A_IO_L2_in_boundary_x0_loop_13>
</A_IO_L2_in_boundary_x0_loop_12>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<FF>637</FF>
<LUT>1035</LUT>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x011_dout</name>
<Object>fifo_A_A_IO_L2_in_7_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x011_empty_n</name>
<Object>fifo_A_A_IO_L2_in_7_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_7_x011_read</name>
<Object>fifo_A_A_IO_L2_in_7_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x083_din</name>
<Object>fifo_A_PE_7_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x083_full_n</name>
<Object>fifo_A_PE_7_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_7_0_x083_write</name>
<Object>fifo_A_PE_7_0_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
