{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 21:35:52 2018 " "Info: Processing started: Sun Oct 28 21:35:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off five_char_dis -c five_char_dis " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off five_char_dis -c five_char_dis" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 five_to_one_mult_comp-Behavior " "Info: Found design unit 1: five_to_one_mult_comp-Behavior" {  } { { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 five_to_one_mult_comp " "Info: Found entity 1: five_to_one_mult_comp" {  } { { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../seven_segment_decoder_comp/seven_seg_comp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../seven_segment_decoder_comp/seven_seg_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_comp-Behavior " "Info: Found design unit 1: seven_seg_comp-Behavior" {  } { { "../seven_segment_decoder_comp/seven_seg_comp.vhd" "" { Text "E:/EDA/seven_segment_decoder_comp/seven_seg_comp.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_comp " "Info: Found entity 1: seven_seg_comp" {  } { { "../seven_segment_decoder_comp/seven_seg_comp.vhd" "" { Text "E:/EDA/seven_segment_decoder_comp/seven_seg_comp.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" five_char_dis.vhd(13) " "Error (10500): VHDL syntax error at five_char_dis.vhd(13) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" five_char_dis.vhd(22) " "Error (10500): VHDL syntax error at five_char_dis.vhd(22) near text \"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "five_char_dis five_char_dis.vhd(42) " "Error (10396): VHDL syntax error at five_char_dis.vhd(42): name used in construct must match previously specified name \"five_char_dis\"" {  } { { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 42 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "five_char_dis five_char_dis.vhd(4) " "Error (10523): Ignored construct five_char_dis at five_char_dis.vhd(4) due to previous errors" {  } { { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_char_dis.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file five_char_dis.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Error: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 28 21:35:52 2018 " "Error: Processing ended: Sun Oct 28 21:35:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
