`timescale 1ns / 1ps
(* dont_touch = "true" *)
module pc_reg (
    input  wire        clk,
    input  wire        rst,
    input  wire        stall,
    input  wire [31:0] pc_next,
    output reg  [31:0] pc_out
);
    always @(posedge clk or posedge rst) begin
        if (rst)
            pc_out <= 32'h00000000;
        else if (!stall)
            pc_out <= pc_next;
    end
endmodule