
./uart.axf:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <__TEXT_START>:
	.extern __bss_start
	.extern __bss_end
	.section .text.first
	.global _start
_start:
	adr	x0, vectors
       0:	1000c000 	adr	x0, 1800 <vectors>
	switch_el x1, 3f, 2f, 1f
       4:	d5384241 	mrs	x1, currentel
       8:	f100303f 	cmp	x1, #0xc
       c:	540000a0 	b.eq	20 <__TEXT_START+0x20>  // b.none
      10:	f100203f 	cmp	x1, #0x8
      14:	54000120 	b.eq	38 <__TEXT_START+0x38>  // b.none
      18:	f100103f 	cmp	x1, #0x4
      1c:	54000160 	b.eq	48 <__TEXT_START+0x48>  // b.none
3:	msr	vbar_el3, x0
      20:	d51ec000 	msr	vbar_el3, x0
	mrs	x0, scr_el3
      24:	d53e1100 	mrs	x0, scr_el3
	orr	x0, x0, #0xf			/* SCR_EL3.NS|IRQ|FIQ|EA */
      28:	b2400c00 	orr	x0, x0, #0xf
	msr	scr_el3, x0
      2c:	d51e1100 	msr	scr_el3, x0
	msr	cptr_el3, xzr			/* Enable FP/SIMD */
      30:	d51e115f 	msr	cptr_el3, xzr
	b	0f
      34:	14000008 	b	54 <__TEXT_START+0x54>
2:	msr	vbar_el2, x0
      38:	d51cc000 	msr	vbar_el2, x0
	mov	x0, #0x33ff
      3c:	d2867fe0 	mov	x0, #0x33ff                	// #13311
	msr	cptr_el2, x0			/* Enable FP/SIMD */
      40:	d51c1140 	msr	cptr_el2, x0
	b	0f
      44:	14000004 	b	54 <__TEXT_START+0x54>
1:	msr	vbar_el1, x0
      48:	d518c000 	msr	vbar_el1, x0
	mov	x0, #3 << 20
      4c:	d2a00600 	mov	x0, #0x300000              	// #3145728
	msr	cpacr_el1, x0			/* Enable FP/SIMD */
      50:	d5181040 	msr	cpacr_el1, x0
0:

	adr x0, _b_start
      54:	10000d60 	adr	x0, 200 <_b_start>
	ldr x0, [x0]
      58:	f9400000 	ldr	x0, [x0]
	adr x1, _b_end
      5c:	10001521 	adr	x1, 300 <_b_end>
	ldr x1, [x1]
      60:	f9400021 	ldr	x1, [x1]
	mov x2, #0x0
      64:	d2800002 	mov	x2, #0x0                   	// #0

0000000000000068 <clbss_l>:
clbss_l:
	str x2, [x0]
      68:	f9000002 	.word	0xf9000002
	add x0, x0, #8
      6c:	91002000 	.word	0x91002000
	cmp x0, x1
      70:	eb01001f 	.word	0xeb01001f
	ble clbss_l
      74:	54ffffad 	.word	0x54ffffad

	bl gic_init_secure
      78:	94000007 	.word	0x94000007
	bl gic_init_secure_percpu
      7c:	94000014 	.word	0x94000014
	msr daifclr, #0x3
      80:	d50343ff 	.word	0xd50343ff
	adr x0, _stack_top
      84:	10001be0 	.word	0x10001be0
	ldr x0, [x0]
      88:	f9400000 	.word	0xf9400000
	mov sp, x0
      8c:	9100001f 	.word	0x9100001f
	bl	main
      90:	9400091a 	.word	0x9400091a

0000000000000094 <gic_init_secure>:


gic_init_secure:
	ldr x0,=GICD_BASE
      94:	5800a360 	.word	0x5800a360
	/*
	 * Initialize Distributor
	 * x0: Distributor Base
	 */
	mov	w9, #0x37		/* EnableGrp0 | EnableGrp1NS */
      98:	528006e9 	.word	0x528006e9
					/* EnableGrp1S | ARE_S | ARE_NS */
	str	w9, [x0, GICD_CTLR]	/* Secure GICD_CTLR */
      9c:	b9000009 	.word	0xb9000009
	ldr	w9, [x0, GICD_TYPER]
      a0:	b9400409 	.word	0xb9400409
	and	w10, w9, #0x1f		/* ITLinesNumber */
      a4:	1200112a 	.word	0x1200112a
	cbz	w10, 6f			/* No SPIs */
      a8:	3400010a 	.word	0x3400010a
	add	x11, x0, (GICD_IGROUPRn + 4)
      ac:	9102100b 	.word	0x9102100b
	add	x12, x0, (GICD_IGROUPMODRn + 4)
      b0:	9134100c 	.word	0x9134100c
	mov	w9, #~0
      b4:	12800009 	.word	0x12800009
5:	str	w9, [x11], #0x4
      b8:	b8004569 	.word	0xb8004569
	str	wzr, [x12], #0x4	/* Config SPIs as Group1NS */
      bc:	b800459f 	.word	0xb800459f
	sub	w10, w10, #0x1
      c0:	5100054a 	.word	0x5100054a
	cbnz	w10, 5b
      c4:	35ffffaa 	.word	0x35ffffaa
6:
	ret
      c8:	d65f03c0 	.word	0xd65f03c0

00000000000000cc <gic_init_secure_percpu>:
gic_init_secure_percpu:
	/*
	 * Initialize ReDistributor
	 * x0: ReDistributor Base
	 */
	ldr 	x0,=GICR_BASE
      cc:	5800a1e0 	.word	0x5800a1e0
	mrs	x10, mpidr_el1
      d0:	d53800aa 	.word	0xd53800aa
	lsr	x9, x10, #32
      d4:	d360fd49 	.word	0xd360fd49
	bfi	x10, x9, #24, #8	/* w10 is aff3:aff2:aff1:aff0 */
      d8:	b3681d2a 	.word	0xb3681d2a
	lsr	x10, x10, #0x8
      dc:	d348fd4a 	.word	0xd348fd4a
	mov	x9, x0
      e0:	aa0003e9 	.word	0xaa0003e9
7:	ldr	x11, [x9, GICR_TYPER]
      e4:	f940052b 	.word	0xf940052b
	lsr	x11, x11, #32		/* w11 is aff3:aff2:aff1:aff0 */
      e8:	d360fd6b 	.word	0xd360fd6b
	cmp	w10, w11
      ec:	6b0b015f 	.word	0x6b0b015f
	b.eq	8f
      f0:	54000060 	.word	0x54000060
	add	x9, x9, #(2 << 16)
      f4:	91408129 	.word	0x91408129
	b	7b
      f8:	17fffffb 	.word	0x17fffffb

	/* x9: ReDistributor Base Address of Current CPU */
8:	mov	w10, #0x0
      fc:	5280000a 	.word	0x5280000a
	str	w10, [x9, GICR_PWRR]
     100:	b900252a 	.word	0xb900252a
	nop
     104:	d503201f 	.word	0xd503201f
	nop
     108:	d503201f 	.word	0xd503201f
	nop
     10c:	d503201f 	.word	0xd503201f
	mov	w10, #~0x2
     110:	1280004a 	.word	0x1280004a
	ldr	w11, [x9, GICR_WAKER]
     114:	b940152b 	.word	0xb940152b
	and	w11, w11, w10		/* Clear ProcessorSleep */
     118:	0a0a016b 	.word	0x0a0a016b
	str	w11, [x9, GICR_WAKER]
     11c:	b900152b 	.word	0xb900152b
	dsb	st
     120:	d5033e9f 	.word	0xd5033e9f
	isb
     124:	d5033fdf 	.word	0xd5033fdf
9:	ldr	w10, [x9, GICR_WAKER]
     128:	b940152a 	.word	0xb940152a
	tbnz	w10, #2, 9b		/* Wait Children be Alive */
     12c:	3717ffea 	.word	0x3717ffea
	add	x10, x9, #(1 << 16)	/* SGI_Base */
     130:	9140412a 	.word	0x9140412a
	mov	w11, #~0
     134:	1280000b 	.word	0x1280000b
	str	w11, [x10, GICR_IGROUPRn]
     138:	b900814b 	.word	0xb900814b
	str	wzr, [x10, GICR_IGROUPMODRn]	/* SGIs|PPIs Group1NS */
     13c:	b90d015f 	.word	0xb90d015f
	mov	w11, #0x1		/* Enable SGI 0 */
     140:	5280002b 	.word	0x5280002b
	str	w11, [x10, GICR_ISENABLERn]
     144:	b901014b 	.word	0xb901014b
	/* Initialize Cpu Interface */
	mrs	x10, ICC_SRE_EL3
     148:	d53eccaa 	.word	0xd53eccaa
	orr	x10, x10, #0xf		/* SRE & Disable IRQ/FIQ Bypass & */
     14c:	b2400d4a 	.word	0xb2400d4a
					/* Allow EL2 access to ICC_SRE_EL2 */
	msr	ICC_SRE_EL3, x10
     150:	d51eccaa 	.word	0xd51eccaa
	isb
     154:	d5033fdf 	.word	0xd5033fdf
	mrs	x10, ICC_SRE_EL2
     158:	d53cc9aa 	.word	0xd53cc9aa
	orr	x10, x10, #0xf		/* SRE & Disable IRQ/FIQ Bypass & */
     15c:	b2400d4a 	.word	0xb2400d4a
					/* Allow EL1 access to ICC_SRE_EL1 */
	msr	ICC_SRE_EL2, x10
     160:	d51cc9aa 	.word	0xd51cc9aa
	isb
     164:	d5033fdf 	.word	0xd5033fdf
	mov	x10, #0x3		/* EnableGrp1NS | EnableGrp1S */
     168:	d280006a 	.word	0xd280006a
	msr	ICC_IGRPEN1_EL3, x10
     16c:	d51eccea 	.word	0xd51eccea
	isb
     170:	d5033fdf 	.word	0xd5033fdf
	msr	ICC_CTLR_EL3, xzr
     174:	d51ecc9f 	.word	0xd51ecc9f
	isb
     178:	d5033fdf 	.word	0xd5033fdf
	msr	ICC_CTLR_EL1, xzr	/* NonSecure ICC_CTLR_EL1 */
     17c:	d518cc9f 	.word	0xd518cc9f
	isb
     180:	d5033fdf 	.word	0xd5033fdf
	mov	x10, #0x1 << 7		/* Non-Secure access to ICC_PMR_EL1 */
     184:	d280100a 	.word	0xd280100a
	msr	ICC_PMR_EL1, x10
     188:	d518460a 	.word	0xd518460a
	isb
     18c:	d5033fdf 	.word	0xd5033fdf
	ret
     190:	d65f03c0 	.word	0xd65f03c0

0000000000000194 <request_irq>:

	.global request_irq
request_irq:
	ldr x1,=GICD_BASE
     194:	58009b61 	.word	0x58009b61
	add x1,x1,#0x100
     198:	91040021 	.word	0x91040021
	lsr x2,x0,#0x5
     19c:	d345fc02 	.word	0xd345fc02
	lsl x2,x2,#0x2
     1a0:	d37ef442 	.word	0xd37ef442
	add x1,x1,x2
     1a4:	8b020021 	.word	0x8b020021
	and x2,x0,#0x1f
     1a8:	92401002 	.word	0x92401002
	mov x3,#0x1
     1ac:	d2800023 	.word	0xd2800023
	lsl x2,x3,x2
     1b0:	9ac22062 	.word	0x9ac22062
	str w2,[x1]
     1b4:	b9000022 	.word	0xb9000022

	ldr x1,=GICD_BASE
     1b8:	58009a41 	.word	0x58009a41
	add x1,x1,#0x6000
     1bc:	91401821 	.word	0x91401821
	lsl x2,x0,#0x3
     1c0:	d37df002 	.word	0xd37df002
	add x1,x1,x2
     1c4:	8b020021 	.word	0x8b020021
	mov x3,#0x0
     1c8:	d2800003 	.word	0xd2800003
	str x3,[x1]
     1cc:	f9000023 	.word	0xf9000023
	isb
     1d0:	d5033fdf 	.word	0xd5033fdf
	ret
     1d4:	d65f03c0 	.word	0xd65f03c0
     1d8:	d503201f 	.word	0xd503201f
     1dc:	d503201f 	.word	0xd503201f
     1e0:	d503201f 	.word	0xd503201f
     1e4:	d503201f 	.word	0xd503201f
     1e8:	d503201f 	.word	0xd503201f
     1ec:	d503201f 	.word	0xd503201f
     1f0:	d503201f 	.word	0xd503201f
     1f4:	d503201f 	.word	0xd503201f
     1f8:	d503201f 	.word	0xd503201f
     1fc:	d503201f 	.word	0xd503201f

0000000000000200 <_b_start>:
     200:	00002540 	.word	0x00002540
     204:	00000000 	.word	0x00000000
     208:	d503201f 	nop
     20c:	d503201f 	nop
     210:	d503201f 	nop
     214:	d503201f 	nop
     218:	d503201f 	nop
     21c:	d503201f 	nop
     220:	d503201f 	nop
     224:	d503201f 	nop
     228:	d503201f 	nop
     22c:	d503201f 	nop
     230:	d503201f 	nop
     234:	d503201f 	nop
     238:	d503201f 	nop
     23c:	d503201f 	nop
     240:	d503201f 	nop
     244:	d503201f 	nop
     248:	d503201f 	nop
     24c:	d503201f 	nop
     250:	d503201f 	nop
     254:	d503201f 	nop
     258:	d503201f 	nop
     25c:	d503201f 	nop
     260:	d503201f 	nop
     264:	d503201f 	nop
     268:	d503201f 	nop
     26c:	d503201f 	nop
     270:	d503201f 	nop
     274:	d503201f 	nop
     278:	d503201f 	nop
     27c:	d503201f 	nop
     280:	d503201f 	nop
     284:	d503201f 	nop
     288:	d503201f 	nop
     28c:	d503201f 	nop
     290:	d503201f 	nop
     294:	d503201f 	nop
     298:	d503201f 	nop
     29c:	d503201f 	nop
     2a0:	d503201f 	nop
     2a4:	d503201f 	nop
     2a8:	d503201f 	nop
     2ac:	d503201f 	nop
     2b0:	d503201f 	nop
     2b4:	d503201f 	nop
     2b8:	d503201f 	nop
     2bc:	d503201f 	nop
     2c0:	d503201f 	nop
     2c4:	d503201f 	nop
     2c8:	d503201f 	nop
     2cc:	d503201f 	nop
     2d0:	d503201f 	nop
     2d4:	d503201f 	nop
     2d8:	d503201f 	nop
     2dc:	d503201f 	nop
     2e0:	d503201f 	nop
     2e4:	d503201f 	nop
     2e8:	d503201f 	nop
     2ec:	d503201f 	nop
     2f0:	d503201f 	nop
     2f4:	d503201f 	nop
     2f8:	d503201f 	nop
     2fc:	d503201f 	nop

0000000000000300 <_b_end>:
     300:	00002560 	.word	0x00002560
     304:	00000000 	.word	0x00000000
     308:	d503201f 	nop
     30c:	d503201f 	nop
     310:	d503201f 	nop
     314:	d503201f 	nop
     318:	d503201f 	nop
     31c:	d503201f 	nop
     320:	d503201f 	nop
     324:	d503201f 	nop
     328:	d503201f 	nop
     32c:	d503201f 	nop
     330:	d503201f 	nop
     334:	d503201f 	nop
     338:	d503201f 	nop
     33c:	d503201f 	nop
     340:	d503201f 	nop
     344:	d503201f 	nop
     348:	d503201f 	nop
     34c:	d503201f 	nop
     350:	d503201f 	nop
     354:	d503201f 	nop
     358:	d503201f 	nop
     35c:	d503201f 	nop
     360:	d503201f 	nop
     364:	d503201f 	nop
     368:	d503201f 	nop
     36c:	d503201f 	nop
     370:	d503201f 	nop
     374:	d503201f 	nop
     378:	d503201f 	nop
     37c:	d503201f 	nop
     380:	d503201f 	nop
     384:	d503201f 	nop
     388:	d503201f 	nop
     38c:	d503201f 	nop
     390:	d503201f 	nop
     394:	d503201f 	nop
     398:	d503201f 	nop
     39c:	d503201f 	nop
     3a0:	d503201f 	nop
     3a4:	d503201f 	nop
     3a8:	d503201f 	nop
     3ac:	d503201f 	nop
     3b0:	d503201f 	nop
     3b4:	d503201f 	nop
     3b8:	d503201f 	nop
     3bc:	d503201f 	nop
     3c0:	d503201f 	nop
     3c4:	d503201f 	nop
     3c8:	d503201f 	nop
     3cc:	d503201f 	nop
     3d0:	d503201f 	nop
     3d4:	d503201f 	nop
     3d8:	d503201f 	nop
     3dc:	d503201f 	nop
     3e0:	d503201f 	nop
     3e4:	d503201f 	nop
     3e8:	d503201f 	nop
     3ec:	d503201f 	nop
     3f0:	d503201f 	nop
     3f4:	d503201f 	nop
     3f8:	d503201f 	nop
     3fc:	d503201f 	nop

0000000000000400 <_stack_top>:
     400:	00001500 	.word	0x00001500
     404:	00000000 	.word	0x00000000
     408:	d503201f 	nop
     40c:	d503201f 	nop
     410:	d503201f 	nop
     414:	d503201f 	nop
     418:	d503201f 	nop
     41c:	d503201f 	nop
     420:	d503201f 	nop
     424:	d503201f 	nop
     428:	d503201f 	nop
     42c:	d503201f 	nop
     430:	d503201f 	nop
     434:	d503201f 	nop
     438:	d503201f 	nop
     43c:	d503201f 	nop
     440:	d503201f 	nop
     444:	d503201f 	nop
     448:	d503201f 	nop
     44c:	d503201f 	nop
     450:	d503201f 	nop
     454:	d503201f 	nop
     458:	d503201f 	nop
     45c:	d503201f 	nop
     460:	d503201f 	nop
     464:	d503201f 	nop
     468:	d503201f 	nop
     46c:	d503201f 	nop
     470:	d503201f 	nop
     474:	d503201f 	nop
     478:	d503201f 	nop
     47c:	d503201f 	nop
     480:	d503201f 	nop
     484:	d503201f 	nop
     488:	d503201f 	nop
     48c:	d503201f 	nop
     490:	d503201f 	nop
     494:	d503201f 	nop
     498:	d503201f 	nop
     49c:	d503201f 	nop
     4a0:	d503201f 	nop
     4a4:	d503201f 	nop
     4a8:	d503201f 	nop
     4ac:	d503201f 	nop
     4b0:	d503201f 	nop
     4b4:	d503201f 	nop
     4b8:	d503201f 	nop
     4bc:	d503201f 	nop
     4c0:	d503201f 	nop
     4c4:	d503201f 	nop
     4c8:	d503201f 	nop
     4cc:	d503201f 	nop
     4d0:	d503201f 	nop
     4d4:	d503201f 	nop
     4d8:	d503201f 	nop
     4dc:	d503201f 	nop
     4e0:	d503201f 	nop
     4e4:	d503201f 	nop
     4e8:	d503201f 	nop
     4ec:	d503201f 	nop
     4f0:	d503201f 	nop
     4f4:	d503201f 	nop
     4f8:	d503201f 	nop
     4fc:	d503201f 	nop
     500:	ffffffff 	.word	0xffffffff
     504:	ffffffff 	.word	0xffffffff
     508:	ffffffff 	.word	0xffffffff
     50c:	ffffffff 	.word	0xffffffff
     510:	ffffffff 	.word	0xffffffff
     514:	ffffffff 	.word	0xffffffff
     518:	ffffffff 	.word	0xffffffff
     51c:	ffffffff 	.word	0xffffffff
     520:	ffffffff 	.word	0xffffffff
     524:	ffffffff 	.word	0xffffffff
     528:	ffffffff 	.word	0xffffffff
     52c:	ffffffff 	.word	0xffffffff
     530:	ffffffff 	.word	0xffffffff
     534:	ffffffff 	.word	0xffffffff
     538:	ffffffff 	.word	0xffffffff
     53c:	ffffffff 	.word	0xffffffff
     540:	ffffffff 	.word	0xffffffff
     544:	ffffffff 	.word	0xffffffff
     548:	ffffffff 	.word	0xffffffff
     54c:	ffffffff 	.word	0xffffffff
     550:	ffffffff 	.word	0xffffffff
     554:	ffffffff 	.word	0xffffffff
     558:	ffffffff 	.word	0xffffffff
     55c:	ffffffff 	.word	0xffffffff
     560:	ffffffff 	.word	0xffffffff
     564:	ffffffff 	.word	0xffffffff
     568:	ffffffff 	.word	0xffffffff
     56c:	ffffffff 	.word	0xffffffff
     570:	ffffffff 	.word	0xffffffff
     574:	ffffffff 	.word	0xffffffff
     578:	ffffffff 	.word	0xffffffff
     57c:	ffffffff 	.word	0xffffffff
     580:	ffffffff 	.word	0xffffffff
     584:	ffffffff 	.word	0xffffffff
     588:	ffffffff 	.word	0xffffffff
     58c:	ffffffff 	.word	0xffffffff
     590:	ffffffff 	.word	0xffffffff
     594:	ffffffff 	.word	0xffffffff
     598:	ffffffff 	.word	0xffffffff
     59c:	ffffffff 	.word	0xffffffff
     5a0:	ffffffff 	.word	0xffffffff
     5a4:	ffffffff 	.word	0xffffffff
     5a8:	ffffffff 	.word	0xffffffff
     5ac:	ffffffff 	.word	0xffffffff
     5b0:	ffffffff 	.word	0xffffffff
     5b4:	ffffffff 	.word	0xffffffff
     5b8:	ffffffff 	.word	0xffffffff
     5bc:	ffffffff 	.word	0xffffffff
     5c0:	ffffffff 	.word	0xffffffff
     5c4:	ffffffff 	.word	0xffffffff
     5c8:	ffffffff 	.word	0xffffffff
     5cc:	ffffffff 	.word	0xffffffff
     5d0:	ffffffff 	.word	0xffffffff
     5d4:	ffffffff 	.word	0xffffffff
     5d8:	ffffffff 	.word	0xffffffff
     5dc:	ffffffff 	.word	0xffffffff
     5e0:	ffffffff 	.word	0xffffffff
     5e4:	ffffffff 	.word	0xffffffff
     5e8:	ffffffff 	.word	0xffffffff
     5ec:	ffffffff 	.word	0xffffffff
     5f0:	ffffffff 	.word	0xffffffff
     5f4:	ffffffff 	.word	0xffffffff
     5f8:	ffffffff 	.word	0xffffffff
     5fc:	ffffffff 	.word	0xffffffff
     600:	ffffffff 	.word	0xffffffff
     604:	ffffffff 	.word	0xffffffff
     608:	ffffffff 	.word	0xffffffff
     60c:	ffffffff 	.word	0xffffffff
     610:	ffffffff 	.word	0xffffffff
     614:	ffffffff 	.word	0xffffffff
     618:	ffffffff 	.word	0xffffffff
     61c:	ffffffff 	.word	0xffffffff
     620:	ffffffff 	.word	0xffffffff
     624:	ffffffff 	.word	0xffffffff
     628:	ffffffff 	.word	0xffffffff
     62c:	ffffffff 	.word	0xffffffff
     630:	ffffffff 	.word	0xffffffff
     634:	ffffffff 	.word	0xffffffff
     638:	ffffffff 	.word	0xffffffff
     63c:	ffffffff 	.word	0xffffffff
     640:	ffffffff 	.word	0xffffffff
     644:	ffffffff 	.word	0xffffffff
     648:	ffffffff 	.word	0xffffffff
     64c:	ffffffff 	.word	0xffffffff
     650:	ffffffff 	.word	0xffffffff
     654:	ffffffff 	.word	0xffffffff
     658:	ffffffff 	.word	0xffffffff
     65c:	ffffffff 	.word	0xffffffff
     660:	ffffffff 	.word	0xffffffff
     664:	ffffffff 	.word	0xffffffff
     668:	ffffffff 	.word	0xffffffff
     66c:	ffffffff 	.word	0xffffffff
     670:	ffffffff 	.word	0xffffffff
     674:	ffffffff 	.word	0xffffffff
     678:	ffffffff 	.word	0xffffffff
     67c:	ffffffff 	.word	0xffffffff
     680:	ffffffff 	.word	0xffffffff
     684:	ffffffff 	.word	0xffffffff
     688:	ffffffff 	.word	0xffffffff
     68c:	ffffffff 	.word	0xffffffff
     690:	ffffffff 	.word	0xffffffff
     694:	ffffffff 	.word	0xffffffff
     698:	ffffffff 	.word	0xffffffff
     69c:	ffffffff 	.word	0xffffffff
     6a0:	ffffffff 	.word	0xffffffff
     6a4:	ffffffff 	.word	0xffffffff
     6a8:	ffffffff 	.word	0xffffffff
     6ac:	ffffffff 	.word	0xffffffff
     6b0:	ffffffff 	.word	0xffffffff
     6b4:	ffffffff 	.word	0xffffffff
     6b8:	ffffffff 	.word	0xffffffff
     6bc:	ffffffff 	.word	0xffffffff
     6c0:	ffffffff 	.word	0xffffffff
     6c4:	ffffffff 	.word	0xffffffff
     6c8:	ffffffff 	.word	0xffffffff
     6cc:	ffffffff 	.word	0xffffffff
     6d0:	ffffffff 	.word	0xffffffff
     6d4:	ffffffff 	.word	0xffffffff
     6d8:	ffffffff 	.word	0xffffffff
     6dc:	ffffffff 	.word	0xffffffff
     6e0:	ffffffff 	.word	0xffffffff
     6e4:	ffffffff 	.word	0xffffffff
     6e8:	ffffffff 	.word	0xffffffff
     6ec:	ffffffff 	.word	0xffffffff
     6f0:	ffffffff 	.word	0xffffffff
     6f4:	ffffffff 	.word	0xffffffff
     6f8:	ffffffff 	.word	0xffffffff
     6fc:	ffffffff 	.word	0xffffffff
     700:	ffffffff 	.word	0xffffffff
     704:	ffffffff 	.word	0xffffffff
     708:	ffffffff 	.word	0xffffffff
     70c:	ffffffff 	.word	0xffffffff
     710:	ffffffff 	.word	0xffffffff
     714:	ffffffff 	.word	0xffffffff
     718:	ffffffff 	.word	0xffffffff
     71c:	ffffffff 	.word	0xffffffff
     720:	ffffffff 	.word	0xffffffff
     724:	ffffffff 	.word	0xffffffff
     728:	ffffffff 	.word	0xffffffff
     72c:	ffffffff 	.word	0xffffffff
     730:	ffffffff 	.word	0xffffffff
     734:	ffffffff 	.word	0xffffffff
     738:	ffffffff 	.word	0xffffffff
     73c:	ffffffff 	.word	0xffffffff
     740:	ffffffff 	.word	0xffffffff
     744:	ffffffff 	.word	0xffffffff
     748:	ffffffff 	.word	0xffffffff
     74c:	ffffffff 	.word	0xffffffff
     750:	ffffffff 	.word	0xffffffff
     754:	ffffffff 	.word	0xffffffff
     758:	ffffffff 	.word	0xffffffff
     75c:	ffffffff 	.word	0xffffffff
     760:	ffffffff 	.word	0xffffffff
     764:	ffffffff 	.word	0xffffffff
     768:	ffffffff 	.word	0xffffffff
     76c:	ffffffff 	.word	0xffffffff
     770:	ffffffff 	.word	0xffffffff
     774:	ffffffff 	.word	0xffffffff
     778:	ffffffff 	.word	0xffffffff
     77c:	ffffffff 	.word	0xffffffff
     780:	ffffffff 	.word	0xffffffff
     784:	ffffffff 	.word	0xffffffff
     788:	ffffffff 	.word	0xffffffff
     78c:	ffffffff 	.word	0xffffffff
     790:	ffffffff 	.word	0xffffffff
     794:	ffffffff 	.word	0xffffffff
     798:	ffffffff 	.word	0xffffffff
     79c:	ffffffff 	.word	0xffffffff
     7a0:	ffffffff 	.word	0xffffffff
     7a4:	ffffffff 	.word	0xffffffff
     7a8:	ffffffff 	.word	0xffffffff
     7ac:	ffffffff 	.word	0xffffffff
     7b0:	ffffffff 	.word	0xffffffff
     7b4:	ffffffff 	.word	0xffffffff
     7b8:	ffffffff 	.word	0xffffffff
     7bc:	ffffffff 	.word	0xffffffff
     7c0:	ffffffff 	.word	0xffffffff
     7c4:	ffffffff 	.word	0xffffffff
     7c8:	ffffffff 	.word	0xffffffff
     7cc:	ffffffff 	.word	0xffffffff
     7d0:	ffffffff 	.word	0xffffffff
     7d4:	ffffffff 	.word	0xffffffff
     7d8:	ffffffff 	.word	0xffffffff
     7dc:	ffffffff 	.word	0xffffffff
     7e0:	ffffffff 	.word	0xffffffff
     7e4:	ffffffff 	.word	0xffffffff
     7e8:	ffffffff 	.word	0xffffffff
     7ec:	ffffffff 	.word	0xffffffff
     7f0:	ffffffff 	.word	0xffffffff
     7f4:	ffffffff 	.word	0xffffffff
     7f8:	ffffffff 	.word	0xffffffff
     7fc:	ffffffff 	.word	0xffffffff
     800:	ffffffff 	.word	0xffffffff
     804:	ffffffff 	.word	0xffffffff
     808:	ffffffff 	.word	0xffffffff
     80c:	ffffffff 	.word	0xffffffff
     810:	ffffffff 	.word	0xffffffff
     814:	ffffffff 	.word	0xffffffff
     818:	ffffffff 	.word	0xffffffff
     81c:	ffffffff 	.word	0xffffffff
     820:	ffffffff 	.word	0xffffffff
     824:	ffffffff 	.word	0xffffffff
     828:	ffffffff 	.word	0xffffffff
     82c:	ffffffff 	.word	0xffffffff
     830:	ffffffff 	.word	0xffffffff
     834:	ffffffff 	.word	0xffffffff
     838:	ffffffff 	.word	0xffffffff
     83c:	ffffffff 	.word	0xffffffff
     840:	ffffffff 	.word	0xffffffff
     844:	ffffffff 	.word	0xffffffff
     848:	ffffffff 	.word	0xffffffff
     84c:	ffffffff 	.word	0xffffffff
     850:	ffffffff 	.word	0xffffffff
     854:	ffffffff 	.word	0xffffffff
     858:	ffffffff 	.word	0xffffffff
     85c:	ffffffff 	.word	0xffffffff
     860:	ffffffff 	.word	0xffffffff
     864:	ffffffff 	.word	0xffffffff
     868:	ffffffff 	.word	0xffffffff
     86c:	ffffffff 	.word	0xffffffff
     870:	ffffffff 	.word	0xffffffff
     874:	ffffffff 	.word	0xffffffff
     878:	ffffffff 	.word	0xffffffff
     87c:	ffffffff 	.word	0xffffffff
     880:	ffffffff 	.word	0xffffffff
     884:	ffffffff 	.word	0xffffffff
     888:	ffffffff 	.word	0xffffffff
     88c:	ffffffff 	.word	0xffffffff
     890:	ffffffff 	.word	0xffffffff
     894:	ffffffff 	.word	0xffffffff
     898:	ffffffff 	.word	0xffffffff
     89c:	ffffffff 	.word	0xffffffff
     8a0:	ffffffff 	.word	0xffffffff
     8a4:	ffffffff 	.word	0xffffffff
     8a8:	ffffffff 	.word	0xffffffff
     8ac:	ffffffff 	.word	0xffffffff
     8b0:	ffffffff 	.word	0xffffffff
     8b4:	ffffffff 	.word	0xffffffff
     8b8:	ffffffff 	.word	0xffffffff
     8bc:	ffffffff 	.word	0xffffffff
     8c0:	ffffffff 	.word	0xffffffff
     8c4:	ffffffff 	.word	0xffffffff
     8c8:	ffffffff 	.word	0xffffffff
     8cc:	ffffffff 	.word	0xffffffff
     8d0:	ffffffff 	.word	0xffffffff
     8d4:	ffffffff 	.word	0xffffffff
     8d8:	ffffffff 	.word	0xffffffff
     8dc:	ffffffff 	.word	0xffffffff
     8e0:	ffffffff 	.word	0xffffffff
     8e4:	ffffffff 	.word	0xffffffff
     8e8:	ffffffff 	.word	0xffffffff
     8ec:	ffffffff 	.word	0xffffffff
     8f0:	ffffffff 	.word	0xffffffff
     8f4:	ffffffff 	.word	0xffffffff
     8f8:	ffffffff 	.word	0xffffffff
     8fc:	ffffffff 	.word	0xffffffff
     900:	ffffffff 	.word	0xffffffff
     904:	ffffffff 	.word	0xffffffff
     908:	ffffffff 	.word	0xffffffff
     90c:	ffffffff 	.word	0xffffffff
     910:	ffffffff 	.word	0xffffffff
     914:	ffffffff 	.word	0xffffffff
     918:	ffffffff 	.word	0xffffffff
     91c:	ffffffff 	.word	0xffffffff
     920:	ffffffff 	.word	0xffffffff
     924:	ffffffff 	.word	0xffffffff
     928:	ffffffff 	.word	0xffffffff
     92c:	ffffffff 	.word	0xffffffff
     930:	ffffffff 	.word	0xffffffff
     934:	ffffffff 	.word	0xffffffff
     938:	ffffffff 	.word	0xffffffff
     93c:	ffffffff 	.word	0xffffffff
     940:	ffffffff 	.word	0xffffffff
     944:	ffffffff 	.word	0xffffffff
     948:	ffffffff 	.word	0xffffffff
     94c:	ffffffff 	.word	0xffffffff
     950:	ffffffff 	.word	0xffffffff
     954:	ffffffff 	.word	0xffffffff
     958:	ffffffff 	.word	0xffffffff
     95c:	ffffffff 	.word	0xffffffff
     960:	ffffffff 	.word	0xffffffff
     964:	ffffffff 	.word	0xffffffff
     968:	ffffffff 	.word	0xffffffff
     96c:	ffffffff 	.word	0xffffffff
     970:	ffffffff 	.word	0xffffffff
     974:	ffffffff 	.word	0xffffffff
     978:	ffffffff 	.word	0xffffffff
     97c:	ffffffff 	.word	0xffffffff
     980:	ffffffff 	.word	0xffffffff
     984:	ffffffff 	.word	0xffffffff
     988:	ffffffff 	.word	0xffffffff
     98c:	ffffffff 	.word	0xffffffff
     990:	ffffffff 	.word	0xffffffff
     994:	ffffffff 	.word	0xffffffff
     998:	ffffffff 	.word	0xffffffff
     99c:	ffffffff 	.word	0xffffffff
     9a0:	ffffffff 	.word	0xffffffff
     9a4:	ffffffff 	.word	0xffffffff
     9a8:	ffffffff 	.word	0xffffffff
     9ac:	ffffffff 	.word	0xffffffff
     9b0:	ffffffff 	.word	0xffffffff
     9b4:	ffffffff 	.word	0xffffffff
     9b8:	ffffffff 	.word	0xffffffff
     9bc:	ffffffff 	.word	0xffffffff
     9c0:	ffffffff 	.word	0xffffffff
     9c4:	ffffffff 	.word	0xffffffff
     9c8:	ffffffff 	.word	0xffffffff
     9cc:	ffffffff 	.word	0xffffffff
     9d0:	ffffffff 	.word	0xffffffff
     9d4:	ffffffff 	.word	0xffffffff
     9d8:	ffffffff 	.word	0xffffffff
     9dc:	ffffffff 	.word	0xffffffff
     9e0:	ffffffff 	.word	0xffffffff
     9e4:	ffffffff 	.word	0xffffffff
     9e8:	ffffffff 	.word	0xffffffff
     9ec:	ffffffff 	.word	0xffffffff
     9f0:	ffffffff 	.word	0xffffffff
     9f4:	ffffffff 	.word	0xffffffff
     9f8:	ffffffff 	.word	0xffffffff
     9fc:	ffffffff 	.word	0xffffffff
     a00:	ffffffff 	.word	0xffffffff
     a04:	ffffffff 	.word	0xffffffff
     a08:	ffffffff 	.word	0xffffffff
     a0c:	ffffffff 	.word	0xffffffff
     a10:	ffffffff 	.word	0xffffffff
     a14:	ffffffff 	.word	0xffffffff
     a18:	ffffffff 	.word	0xffffffff
     a1c:	ffffffff 	.word	0xffffffff
     a20:	ffffffff 	.word	0xffffffff
     a24:	ffffffff 	.word	0xffffffff
     a28:	ffffffff 	.word	0xffffffff
     a2c:	ffffffff 	.word	0xffffffff
     a30:	ffffffff 	.word	0xffffffff
     a34:	ffffffff 	.word	0xffffffff
     a38:	ffffffff 	.word	0xffffffff
     a3c:	ffffffff 	.word	0xffffffff
     a40:	ffffffff 	.word	0xffffffff
     a44:	ffffffff 	.word	0xffffffff
     a48:	ffffffff 	.word	0xffffffff
     a4c:	ffffffff 	.word	0xffffffff
     a50:	ffffffff 	.word	0xffffffff
     a54:	ffffffff 	.word	0xffffffff
     a58:	ffffffff 	.word	0xffffffff
     a5c:	ffffffff 	.word	0xffffffff
     a60:	ffffffff 	.word	0xffffffff
     a64:	ffffffff 	.word	0xffffffff
     a68:	ffffffff 	.word	0xffffffff
     a6c:	ffffffff 	.word	0xffffffff
     a70:	ffffffff 	.word	0xffffffff
     a74:	ffffffff 	.word	0xffffffff
     a78:	ffffffff 	.word	0xffffffff
     a7c:	ffffffff 	.word	0xffffffff
     a80:	ffffffff 	.word	0xffffffff
     a84:	ffffffff 	.word	0xffffffff
     a88:	ffffffff 	.word	0xffffffff
     a8c:	ffffffff 	.word	0xffffffff
     a90:	ffffffff 	.word	0xffffffff
     a94:	ffffffff 	.word	0xffffffff
     a98:	ffffffff 	.word	0xffffffff
     a9c:	ffffffff 	.word	0xffffffff
     aa0:	ffffffff 	.word	0xffffffff
     aa4:	ffffffff 	.word	0xffffffff
     aa8:	ffffffff 	.word	0xffffffff
     aac:	ffffffff 	.word	0xffffffff
     ab0:	ffffffff 	.word	0xffffffff
     ab4:	ffffffff 	.word	0xffffffff
     ab8:	ffffffff 	.word	0xffffffff
     abc:	ffffffff 	.word	0xffffffff
     ac0:	ffffffff 	.word	0xffffffff
     ac4:	ffffffff 	.word	0xffffffff
     ac8:	ffffffff 	.word	0xffffffff
     acc:	ffffffff 	.word	0xffffffff
     ad0:	ffffffff 	.word	0xffffffff
     ad4:	ffffffff 	.word	0xffffffff
     ad8:	ffffffff 	.word	0xffffffff
     adc:	ffffffff 	.word	0xffffffff
     ae0:	ffffffff 	.word	0xffffffff
     ae4:	ffffffff 	.word	0xffffffff
     ae8:	ffffffff 	.word	0xffffffff
     aec:	ffffffff 	.word	0xffffffff
     af0:	ffffffff 	.word	0xffffffff
     af4:	ffffffff 	.word	0xffffffff
     af8:	ffffffff 	.word	0xffffffff
     afc:	ffffffff 	.word	0xffffffff
     b00:	ffffffff 	.word	0xffffffff
     b04:	ffffffff 	.word	0xffffffff
     b08:	ffffffff 	.word	0xffffffff
     b0c:	ffffffff 	.word	0xffffffff
     b10:	ffffffff 	.word	0xffffffff
     b14:	ffffffff 	.word	0xffffffff
     b18:	ffffffff 	.word	0xffffffff
     b1c:	ffffffff 	.word	0xffffffff
     b20:	ffffffff 	.word	0xffffffff
     b24:	ffffffff 	.word	0xffffffff
     b28:	ffffffff 	.word	0xffffffff
     b2c:	ffffffff 	.word	0xffffffff
     b30:	ffffffff 	.word	0xffffffff
     b34:	ffffffff 	.word	0xffffffff
     b38:	ffffffff 	.word	0xffffffff
     b3c:	ffffffff 	.word	0xffffffff
     b40:	ffffffff 	.word	0xffffffff
     b44:	ffffffff 	.word	0xffffffff
     b48:	ffffffff 	.word	0xffffffff
     b4c:	ffffffff 	.word	0xffffffff
     b50:	ffffffff 	.word	0xffffffff
     b54:	ffffffff 	.word	0xffffffff
     b58:	ffffffff 	.word	0xffffffff
     b5c:	ffffffff 	.word	0xffffffff
     b60:	ffffffff 	.word	0xffffffff
     b64:	ffffffff 	.word	0xffffffff
     b68:	ffffffff 	.word	0xffffffff
     b6c:	ffffffff 	.word	0xffffffff
     b70:	ffffffff 	.word	0xffffffff
     b74:	ffffffff 	.word	0xffffffff
     b78:	ffffffff 	.word	0xffffffff
     b7c:	ffffffff 	.word	0xffffffff
     b80:	ffffffff 	.word	0xffffffff
     b84:	ffffffff 	.word	0xffffffff
     b88:	ffffffff 	.word	0xffffffff
     b8c:	ffffffff 	.word	0xffffffff
     b90:	ffffffff 	.word	0xffffffff
     b94:	ffffffff 	.word	0xffffffff
     b98:	ffffffff 	.word	0xffffffff
     b9c:	ffffffff 	.word	0xffffffff
     ba0:	ffffffff 	.word	0xffffffff
     ba4:	ffffffff 	.word	0xffffffff
     ba8:	ffffffff 	.word	0xffffffff
     bac:	ffffffff 	.word	0xffffffff
     bb0:	ffffffff 	.word	0xffffffff
     bb4:	ffffffff 	.word	0xffffffff
     bb8:	ffffffff 	.word	0xffffffff
     bbc:	ffffffff 	.word	0xffffffff
     bc0:	ffffffff 	.word	0xffffffff
     bc4:	ffffffff 	.word	0xffffffff
     bc8:	ffffffff 	.word	0xffffffff
     bcc:	ffffffff 	.word	0xffffffff
     bd0:	ffffffff 	.word	0xffffffff
     bd4:	ffffffff 	.word	0xffffffff
     bd8:	ffffffff 	.word	0xffffffff
     bdc:	ffffffff 	.word	0xffffffff
     be0:	ffffffff 	.word	0xffffffff
     be4:	ffffffff 	.word	0xffffffff
     be8:	ffffffff 	.word	0xffffffff
     bec:	ffffffff 	.word	0xffffffff
     bf0:	ffffffff 	.word	0xffffffff
     bf4:	ffffffff 	.word	0xffffffff
     bf8:	ffffffff 	.word	0xffffffff
     bfc:	ffffffff 	.word	0xffffffff
     c00:	ffffffff 	.word	0xffffffff
     c04:	ffffffff 	.word	0xffffffff
     c08:	ffffffff 	.word	0xffffffff
     c0c:	ffffffff 	.word	0xffffffff
     c10:	ffffffff 	.word	0xffffffff
     c14:	ffffffff 	.word	0xffffffff
     c18:	ffffffff 	.word	0xffffffff
     c1c:	ffffffff 	.word	0xffffffff
     c20:	ffffffff 	.word	0xffffffff
     c24:	ffffffff 	.word	0xffffffff
     c28:	ffffffff 	.word	0xffffffff
     c2c:	ffffffff 	.word	0xffffffff
     c30:	ffffffff 	.word	0xffffffff
     c34:	ffffffff 	.word	0xffffffff
     c38:	ffffffff 	.word	0xffffffff
     c3c:	ffffffff 	.word	0xffffffff
     c40:	ffffffff 	.word	0xffffffff
     c44:	ffffffff 	.word	0xffffffff
     c48:	ffffffff 	.word	0xffffffff
     c4c:	ffffffff 	.word	0xffffffff
     c50:	ffffffff 	.word	0xffffffff
     c54:	ffffffff 	.word	0xffffffff
     c58:	ffffffff 	.word	0xffffffff
     c5c:	ffffffff 	.word	0xffffffff
     c60:	ffffffff 	.word	0xffffffff
     c64:	ffffffff 	.word	0xffffffff
     c68:	ffffffff 	.word	0xffffffff
     c6c:	ffffffff 	.word	0xffffffff
     c70:	ffffffff 	.word	0xffffffff
     c74:	ffffffff 	.word	0xffffffff
     c78:	ffffffff 	.word	0xffffffff
     c7c:	ffffffff 	.word	0xffffffff
     c80:	ffffffff 	.word	0xffffffff
     c84:	ffffffff 	.word	0xffffffff
     c88:	ffffffff 	.word	0xffffffff
     c8c:	ffffffff 	.word	0xffffffff
     c90:	ffffffff 	.word	0xffffffff
     c94:	ffffffff 	.word	0xffffffff
     c98:	ffffffff 	.word	0xffffffff
     c9c:	ffffffff 	.word	0xffffffff
     ca0:	ffffffff 	.word	0xffffffff
     ca4:	ffffffff 	.word	0xffffffff
     ca8:	ffffffff 	.word	0xffffffff
     cac:	ffffffff 	.word	0xffffffff
     cb0:	ffffffff 	.word	0xffffffff
     cb4:	ffffffff 	.word	0xffffffff
     cb8:	ffffffff 	.word	0xffffffff
     cbc:	ffffffff 	.word	0xffffffff
     cc0:	ffffffff 	.word	0xffffffff
     cc4:	ffffffff 	.word	0xffffffff
     cc8:	ffffffff 	.word	0xffffffff
     ccc:	ffffffff 	.word	0xffffffff
     cd0:	ffffffff 	.word	0xffffffff
     cd4:	ffffffff 	.word	0xffffffff
     cd8:	ffffffff 	.word	0xffffffff
     cdc:	ffffffff 	.word	0xffffffff
     ce0:	ffffffff 	.word	0xffffffff
     ce4:	ffffffff 	.word	0xffffffff
     ce8:	ffffffff 	.word	0xffffffff
     cec:	ffffffff 	.word	0xffffffff
     cf0:	ffffffff 	.word	0xffffffff
     cf4:	ffffffff 	.word	0xffffffff
     cf8:	ffffffff 	.word	0xffffffff
     cfc:	ffffffff 	.word	0xffffffff
     d00:	ffffffff 	.word	0xffffffff
     d04:	ffffffff 	.word	0xffffffff
     d08:	ffffffff 	.word	0xffffffff
     d0c:	ffffffff 	.word	0xffffffff
     d10:	ffffffff 	.word	0xffffffff
     d14:	ffffffff 	.word	0xffffffff
     d18:	ffffffff 	.word	0xffffffff
     d1c:	ffffffff 	.word	0xffffffff
     d20:	ffffffff 	.word	0xffffffff
     d24:	ffffffff 	.word	0xffffffff
     d28:	ffffffff 	.word	0xffffffff
     d2c:	ffffffff 	.word	0xffffffff
     d30:	ffffffff 	.word	0xffffffff
     d34:	ffffffff 	.word	0xffffffff
     d38:	ffffffff 	.word	0xffffffff
     d3c:	ffffffff 	.word	0xffffffff
     d40:	ffffffff 	.word	0xffffffff
     d44:	ffffffff 	.word	0xffffffff
     d48:	ffffffff 	.word	0xffffffff
     d4c:	ffffffff 	.word	0xffffffff
     d50:	ffffffff 	.word	0xffffffff
     d54:	ffffffff 	.word	0xffffffff
     d58:	ffffffff 	.word	0xffffffff
     d5c:	ffffffff 	.word	0xffffffff
     d60:	ffffffff 	.word	0xffffffff
     d64:	ffffffff 	.word	0xffffffff
     d68:	ffffffff 	.word	0xffffffff
     d6c:	ffffffff 	.word	0xffffffff
     d70:	ffffffff 	.word	0xffffffff
     d74:	ffffffff 	.word	0xffffffff
     d78:	ffffffff 	.word	0xffffffff
     d7c:	ffffffff 	.word	0xffffffff
     d80:	ffffffff 	.word	0xffffffff
     d84:	ffffffff 	.word	0xffffffff
     d88:	ffffffff 	.word	0xffffffff
     d8c:	ffffffff 	.word	0xffffffff
     d90:	ffffffff 	.word	0xffffffff
     d94:	ffffffff 	.word	0xffffffff
     d98:	ffffffff 	.word	0xffffffff
     d9c:	ffffffff 	.word	0xffffffff
     da0:	ffffffff 	.word	0xffffffff
     da4:	ffffffff 	.word	0xffffffff
     da8:	ffffffff 	.word	0xffffffff
     dac:	ffffffff 	.word	0xffffffff
     db0:	ffffffff 	.word	0xffffffff
     db4:	ffffffff 	.word	0xffffffff
     db8:	ffffffff 	.word	0xffffffff
     dbc:	ffffffff 	.word	0xffffffff
     dc0:	ffffffff 	.word	0xffffffff
     dc4:	ffffffff 	.word	0xffffffff
     dc8:	ffffffff 	.word	0xffffffff
     dcc:	ffffffff 	.word	0xffffffff
     dd0:	ffffffff 	.word	0xffffffff
     dd4:	ffffffff 	.word	0xffffffff
     dd8:	ffffffff 	.word	0xffffffff
     ddc:	ffffffff 	.word	0xffffffff
     de0:	ffffffff 	.word	0xffffffff
     de4:	ffffffff 	.word	0xffffffff
     de8:	ffffffff 	.word	0xffffffff
     dec:	ffffffff 	.word	0xffffffff
     df0:	ffffffff 	.word	0xffffffff
     df4:	ffffffff 	.word	0xffffffff
     df8:	ffffffff 	.word	0xffffffff
     dfc:	ffffffff 	.word	0xffffffff
     e00:	ffffffff 	.word	0xffffffff
     e04:	ffffffff 	.word	0xffffffff
     e08:	ffffffff 	.word	0xffffffff
     e0c:	ffffffff 	.word	0xffffffff
     e10:	ffffffff 	.word	0xffffffff
     e14:	ffffffff 	.word	0xffffffff
     e18:	ffffffff 	.word	0xffffffff
     e1c:	ffffffff 	.word	0xffffffff
     e20:	ffffffff 	.word	0xffffffff
     e24:	ffffffff 	.word	0xffffffff
     e28:	ffffffff 	.word	0xffffffff
     e2c:	ffffffff 	.word	0xffffffff
     e30:	ffffffff 	.word	0xffffffff
     e34:	ffffffff 	.word	0xffffffff
     e38:	ffffffff 	.word	0xffffffff
     e3c:	ffffffff 	.word	0xffffffff
     e40:	ffffffff 	.word	0xffffffff
     e44:	ffffffff 	.word	0xffffffff
     e48:	ffffffff 	.word	0xffffffff
     e4c:	ffffffff 	.word	0xffffffff
     e50:	ffffffff 	.word	0xffffffff
     e54:	ffffffff 	.word	0xffffffff
     e58:	ffffffff 	.word	0xffffffff
     e5c:	ffffffff 	.word	0xffffffff
     e60:	ffffffff 	.word	0xffffffff
     e64:	ffffffff 	.word	0xffffffff
     e68:	ffffffff 	.word	0xffffffff
     e6c:	ffffffff 	.word	0xffffffff
     e70:	ffffffff 	.word	0xffffffff
     e74:	ffffffff 	.word	0xffffffff
     e78:	ffffffff 	.word	0xffffffff
     e7c:	ffffffff 	.word	0xffffffff
     e80:	ffffffff 	.word	0xffffffff
     e84:	ffffffff 	.word	0xffffffff
     e88:	ffffffff 	.word	0xffffffff
     e8c:	ffffffff 	.word	0xffffffff
     e90:	ffffffff 	.word	0xffffffff
     e94:	ffffffff 	.word	0xffffffff
     e98:	ffffffff 	.word	0xffffffff
     e9c:	ffffffff 	.word	0xffffffff
     ea0:	ffffffff 	.word	0xffffffff
     ea4:	ffffffff 	.word	0xffffffff
     ea8:	ffffffff 	.word	0xffffffff
     eac:	ffffffff 	.word	0xffffffff
     eb0:	ffffffff 	.word	0xffffffff
     eb4:	ffffffff 	.word	0xffffffff
     eb8:	ffffffff 	.word	0xffffffff
     ebc:	ffffffff 	.word	0xffffffff
     ec0:	ffffffff 	.word	0xffffffff
     ec4:	ffffffff 	.word	0xffffffff
     ec8:	ffffffff 	.word	0xffffffff
     ecc:	ffffffff 	.word	0xffffffff
     ed0:	ffffffff 	.word	0xffffffff
     ed4:	ffffffff 	.word	0xffffffff
     ed8:	ffffffff 	.word	0xffffffff
     edc:	ffffffff 	.word	0xffffffff
     ee0:	ffffffff 	.word	0xffffffff
     ee4:	ffffffff 	.word	0xffffffff
     ee8:	ffffffff 	.word	0xffffffff
     eec:	ffffffff 	.word	0xffffffff
     ef0:	ffffffff 	.word	0xffffffff
     ef4:	ffffffff 	.word	0xffffffff
     ef8:	ffffffff 	.word	0xffffffff
     efc:	ffffffff 	.word	0xffffffff
     f00:	ffffffff 	.word	0xffffffff
     f04:	ffffffff 	.word	0xffffffff
     f08:	ffffffff 	.word	0xffffffff
     f0c:	ffffffff 	.word	0xffffffff
     f10:	ffffffff 	.word	0xffffffff
     f14:	ffffffff 	.word	0xffffffff
     f18:	ffffffff 	.word	0xffffffff
     f1c:	ffffffff 	.word	0xffffffff
     f20:	ffffffff 	.word	0xffffffff
     f24:	ffffffff 	.word	0xffffffff
     f28:	ffffffff 	.word	0xffffffff
     f2c:	ffffffff 	.word	0xffffffff
     f30:	ffffffff 	.word	0xffffffff
     f34:	ffffffff 	.word	0xffffffff
     f38:	ffffffff 	.word	0xffffffff
     f3c:	ffffffff 	.word	0xffffffff
     f40:	ffffffff 	.word	0xffffffff
     f44:	ffffffff 	.word	0xffffffff
     f48:	ffffffff 	.word	0xffffffff
     f4c:	ffffffff 	.word	0xffffffff
     f50:	ffffffff 	.word	0xffffffff
     f54:	ffffffff 	.word	0xffffffff
     f58:	ffffffff 	.word	0xffffffff
     f5c:	ffffffff 	.word	0xffffffff
     f60:	ffffffff 	.word	0xffffffff
     f64:	ffffffff 	.word	0xffffffff
     f68:	ffffffff 	.word	0xffffffff
     f6c:	ffffffff 	.word	0xffffffff
     f70:	ffffffff 	.word	0xffffffff
     f74:	ffffffff 	.word	0xffffffff
     f78:	ffffffff 	.word	0xffffffff
     f7c:	ffffffff 	.word	0xffffffff
     f80:	ffffffff 	.word	0xffffffff
     f84:	ffffffff 	.word	0xffffffff
     f88:	ffffffff 	.word	0xffffffff
     f8c:	ffffffff 	.word	0xffffffff
     f90:	ffffffff 	.word	0xffffffff
     f94:	ffffffff 	.word	0xffffffff
     f98:	ffffffff 	.word	0xffffffff
     f9c:	ffffffff 	.word	0xffffffff
     fa0:	ffffffff 	.word	0xffffffff
     fa4:	ffffffff 	.word	0xffffffff
     fa8:	ffffffff 	.word	0xffffffff
     fac:	ffffffff 	.word	0xffffffff
     fb0:	ffffffff 	.word	0xffffffff
     fb4:	ffffffff 	.word	0xffffffff
     fb8:	ffffffff 	.word	0xffffffff
     fbc:	ffffffff 	.word	0xffffffff
     fc0:	ffffffff 	.word	0xffffffff
     fc4:	ffffffff 	.word	0xffffffff
     fc8:	ffffffff 	.word	0xffffffff
     fcc:	ffffffff 	.word	0xffffffff
     fd0:	ffffffff 	.word	0xffffffff
     fd4:	ffffffff 	.word	0xffffffff
     fd8:	ffffffff 	.word	0xffffffff
     fdc:	ffffffff 	.word	0xffffffff
     fe0:	ffffffff 	.word	0xffffffff
     fe4:	ffffffff 	.word	0xffffffff
     fe8:	ffffffff 	.word	0xffffffff
     fec:	ffffffff 	.word	0xffffffff
     ff0:	ffffffff 	.word	0xffffffff
     ff4:	ffffffff 	.word	0xffffffff
     ff8:	ffffffff 	.word	0xffffffff
     ffc:	ffffffff 	.word	0xffffffff
    1000:	ffffffff 	.word	0xffffffff
    1004:	ffffffff 	.word	0xffffffff
    1008:	ffffffff 	.word	0xffffffff
    100c:	ffffffff 	.word	0xffffffff
    1010:	ffffffff 	.word	0xffffffff
    1014:	ffffffff 	.word	0xffffffff
    1018:	ffffffff 	.word	0xffffffff
    101c:	ffffffff 	.word	0xffffffff
    1020:	ffffffff 	.word	0xffffffff
    1024:	ffffffff 	.word	0xffffffff
    1028:	ffffffff 	.word	0xffffffff
    102c:	ffffffff 	.word	0xffffffff
    1030:	ffffffff 	.word	0xffffffff
    1034:	ffffffff 	.word	0xffffffff
    1038:	ffffffff 	.word	0xffffffff
    103c:	ffffffff 	.word	0xffffffff
    1040:	ffffffff 	.word	0xffffffff
    1044:	ffffffff 	.word	0xffffffff
    1048:	ffffffff 	.word	0xffffffff
    104c:	ffffffff 	.word	0xffffffff
    1050:	ffffffff 	.word	0xffffffff
    1054:	ffffffff 	.word	0xffffffff
    1058:	ffffffff 	.word	0xffffffff
    105c:	ffffffff 	.word	0xffffffff
    1060:	ffffffff 	.word	0xffffffff
    1064:	ffffffff 	.word	0xffffffff
    1068:	ffffffff 	.word	0xffffffff
    106c:	ffffffff 	.word	0xffffffff
    1070:	ffffffff 	.word	0xffffffff
    1074:	ffffffff 	.word	0xffffffff
    1078:	ffffffff 	.word	0xffffffff
    107c:	ffffffff 	.word	0xffffffff
    1080:	ffffffff 	.word	0xffffffff
    1084:	ffffffff 	.word	0xffffffff
    1088:	ffffffff 	.word	0xffffffff
    108c:	ffffffff 	.word	0xffffffff
    1090:	ffffffff 	.word	0xffffffff
    1094:	ffffffff 	.word	0xffffffff
    1098:	ffffffff 	.word	0xffffffff
    109c:	ffffffff 	.word	0xffffffff
    10a0:	ffffffff 	.word	0xffffffff
    10a4:	ffffffff 	.word	0xffffffff
    10a8:	ffffffff 	.word	0xffffffff
    10ac:	ffffffff 	.word	0xffffffff
    10b0:	ffffffff 	.word	0xffffffff
    10b4:	ffffffff 	.word	0xffffffff
    10b8:	ffffffff 	.word	0xffffffff
    10bc:	ffffffff 	.word	0xffffffff
    10c0:	ffffffff 	.word	0xffffffff
    10c4:	ffffffff 	.word	0xffffffff
    10c8:	ffffffff 	.word	0xffffffff
    10cc:	ffffffff 	.word	0xffffffff
    10d0:	ffffffff 	.word	0xffffffff
    10d4:	ffffffff 	.word	0xffffffff
    10d8:	ffffffff 	.word	0xffffffff
    10dc:	ffffffff 	.word	0xffffffff
    10e0:	ffffffff 	.word	0xffffffff
    10e4:	ffffffff 	.word	0xffffffff
    10e8:	ffffffff 	.word	0xffffffff
    10ec:	ffffffff 	.word	0xffffffff
    10f0:	ffffffff 	.word	0xffffffff
    10f4:	ffffffff 	.word	0xffffffff
    10f8:	ffffffff 	.word	0xffffffff
    10fc:	ffffffff 	.word	0xffffffff
    1100:	ffffffff 	.word	0xffffffff
    1104:	ffffffff 	.word	0xffffffff
    1108:	ffffffff 	.word	0xffffffff
    110c:	ffffffff 	.word	0xffffffff
    1110:	ffffffff 	.word	0xffffffff
    1114:	ffffffff 	.word	0xffffffff
    1118:	ffffffff 	.word	0xffffffff
    111c:	ffffffff 	.word	0xffffffff
    1120:	ffffffff 	.word	0xffffffff
    1124:	ffffffff 	.word	0xffffffff
    1128:	ffffffff 	.word	0xffffffff
    112c:	ffffffff 	.word	0xffffffff
    1130:	ffffffff 	.word	0xffffffff
    1134:	ffffffff 	.word	0xffffffff
    1138:	ffffffff 	.word	0xffffffff
    113c:	ffffffff 	.word	0xffffffff
    1140:	ffffffff 	.word	0xffffffff
    1144:	ffffffff 	.word	0xffffffff
    1148:	ffffffff 	.word	0xffffffff
    114c:	ffffffff 	.word	0xffffffff
    1150:	ffffffff 	.word	0xffffffff
    1154:	ffffffff 	.word	0xffffffff
    1158:	ffffffff 	.word	0xffffffff
    115c:	ffffffff 	.word	0xffffffff
    1160:	ffffffff 	.word	0xffffffff
    1164:	ffffffff 	.word	0xffffffff
    1168:	ffffffff 	.word	0xffffffff
    116c:	ffffffff 	.word	0xffffffff
    1170:	ffffffff 	.word	0xffffffff
    1174:	ffffffff 	.word	0xffffffff
    1178:	ffffffff 	.word	0xffffffff
    117c:	ffffffff 	.word	0xffffffff
    1180:	ffffffff 	.word	0xffffffff
    1184:	ffffffff 	.word	0xffffffff
    1188:	ffffffff 	.word	0xffffffff
    118c:	ffffffff 	.word	0xffffffff
    1190:	ffffffff 	.word	0xffffffff
    1194:	ffffffff 	.word	0xffffffff
    1198:	ffffffff 	.word	0xffffffff
    119c:	ffffffff 	.word	0xffffffff
    11a0:	ffffffff 	.word	0xffffffff
    11a4:	ffffffff 	.word	0xffffffff
    11a8:	ffffffff 	.word	0xffffffff
    11ac:	ffffffff 	.word	0xffffffff
    11b0:	ffffffff 	.word	0xffffffff
    11b4:	ffffffff 	.word	0xffffffff
    11b8:	ffffffff 	.word	0xffffffff
    11bc:	ffffffff 	.word	0xffffffff
    11c0:	ffffffff 	.word	0xffffffff
    11c4:	ffffffff 	.word	0xffffffff
    11c8:	ffffffff 	.word	0xffffffff
    11cc:	ffffffff 	.word	0xffffffff
    11d0:	ffffffff 	.word	0xffffffff
    11d4:	ffffffff 	.word	0xffffffff
    11d8:	ffffffff 	.word	0xffffffff
    11dc:	ffffffff 	.word	0xffffffff
    11e0:	ffffffff 	.word	0xffffffff
    11e4:	ffffffff 	.word	0xffffffff
    11e8:	ffffffff 	.word	0xffffffff
    11ec:	ffffffff 	.word	0xffffffff
    11f0:	ffffffff 	.word	0xffffffff
    11f4:	ffffffff 	.word	0xffffffff
    11f8:	ffffffff 	.word	0xffffffff
    11fc:	ffffffff 	.word	0xffffffff
    1200:	ffffffff 	.word	0xffffffff
    1204:	ffffffff 	.word	0xffffffff
    1208:	ffffffff 	.word	0xffffffff
    120c:	ffffffff 	.word	0xffffffff
    1210:	ffffffff 	.word	0xffffffff
    1214:	ffffffff 	.word	0xffffffff
    1218:	ffffffff 	.word	0xffffffff
    121c:	ffffffff 	.word	0xffffffff
    1220:	ffffffff 	.word	0xffffffff
    1224:	ffffffff 	.word	0xffffffff
    1228:	ffffffff 	.word	0xffffffff
    122c:	ffffffff 	.word	0xffffffff
    1230:	ffffffff 	.word	0xffffffff
    1234:	ffffffff 	.word	0xffffffff
    1238:	ffffffff 	.word	0xffffffff
    123c:	ffffffff 	.word	0xffffffff
    1240:	ffffffff 	.word	0xffffffff
    1244:	ffffffff 	.word	0xffffffff
    1248:	ffffffff 	.word	0xffffffff
    124c:	ffffffff 	.word	0xffffffff
    1250:	ffffffff 	.word	0xffffffff
    1254:	ffffffff 	.word	0xffffffff
    1258:	ffffffff 	.word	0xffffffff
    125c:	ffffffff 	.word	0xffffffff
    1260:	ffffffff 	.word	0xffffffff
    1264:	ffffffff 	.word	0xffffffff
    1268:	ffffffff 	.word	0xffffffff
    126c:	ffffffff 	.word	0xffffffff
    1270:	ffffffff 	.word	0xffffffff
    1274:	ffffffff 	.word	0xffffffff
    1278:	ffffffff 	.word	0xffffffff
    127c:	ffffffff 	.word	0xffffffff
    1280:	ffffffff 	.word	0xffffffff
    1284:	ffffffff 	.word	0xffffffff
    1288:	ffffffff 	.word	0xffffffff
    128c:	ffffffff 	.word	0xffffffff
    1290:	ffffffff 	.word	0xffffffff
    1294:	ffffffff 	.word	0xffffffff
    1298:	ffffffff 	.word	0xffffffff
    129c:	ffffffff 	.word	0xffffffff
    12a0:	ffffffff 	.word	0xffffffff
    12a4:	ffffffff 	.word	0xffffffff
    12a8:	ffffffff 	.word	0xffffffff
    12ac:	ffffffff 	.word	0xffffffff
    12b0:	ffffffff 	.word	0xffffffff
    12b4:	ffffffff 	.word	0xffffffff
    12b8:	ffffffff 	.word	0xffffffff
    12bc:	ffffffff 	.word	0xffffffff
    12c0:	ffffffff 	.word	0xffffffff
    12c4:	ffffffff 	.word	0xffffffff
    12c8:	ffffffff 	.word	0xffffffff
    12cc:	ffffffff 	.word	0xffffffff
    12d0:	ffffffff 	.word	0xffffffff
    12d4:	ffffffff 	.word	0xffffffff
    12d8:	ffffffff 	.word	0xffffffff
    12dc:	ffffffff 	.word	0xffffffff
    12e0:	ffffffff 	.word	0xffffffff
    12e4:	ffffffff 	.word	0xffffffff
    12e8:	ffffffff 	.word	0xffffffff
    12ec:	ffffffff 	.word	0xffffffff
    12f0:	ffffffff 	.word	0xffffffff
    12f4:	ffffffff 	.word	0xffffffff
    12f8:	ffffffff 	.word	0xffffffff
    12fc:	ffffffff 	.word	0xffffffff
    1300:	ffffffff 	.word	0xffffffff
    1304:	ffffffff 	.word	0xffffffff
    1308:	ffffffff 	.word	0xffffffff
    130c:	ffffffff 	.word	0xffffffff
    1310:	ffffffff 	.word	0xffffffff
    1314:	ffffffff 	.word	0xffffffff
    1318:	ffffffff 	.word	0xffffffff
    131c:	ffffffff 	.word	0xffffffff
    1320:	ffffffff 	.word	0xffffffff
    1324:	ffffffff 	.word	0xffffffff
    1328:	ffffffff 	.word	0xffffffff
    132c:	ffffffff 	.word	0xffffffff
    1330:	ffffffff 	.word	0xffffffff
    1334:	ffffffff 	.word	0xffffffff
    1338:	ffffffff 	.word	0xffffffff
    133c:	ffffffff 	.word	0xffffffff
    1340:	ffffffff 	.word	0xffffffff
    1344:	ffffffff 	.word	0xffffffff
    1348:	ffffffff 	.word	0xffffffff
    134c:	ffffffff 	.word	0xffffffff
    1350:	ffffffff 	.word	0xffffffff
    1354:	ffffffff 	.word	0xffffffff
    1358:	ffffffff 	.word	0xffffffff
    135c:	ffffffff 	.word	0xffffffff
    1360:	ffffffff 	.word	0xffffffff
    1364:	ffffffff 	.word	0xffffffff
    1368:	ffffffff 	.word	0xffffffff
    136c:	ffffffff 	.word	0xffffffff
    1370:	ffffffff 	.word	0xffffffff
    1374:	ffffffff 	.word	0xffffffff
    1378:	ffffffff 	.word	0xffffffff
    137c:	ffffffff 	.word	0xffffffff
    1380:	ffffffff 	.word	0xffffffff
    1384:	ffffffff 	.word	0xffffffff
    1388:	ffffffff 	.word	0xffffffff
    138c:	ffffffff 	.word	0xffffffff
    1390:	ffffffff 	.word	0xffffffff
    1394:	ffffffff 	.word	0xffffffff
    1398:	ffffffff 	.word	0xffffffff
    139c:	ffffffff 	.word	0xffffffff
    13a0:	ffffffff 	.word	0xffffffff
    13a4:	ffffffff 	.word	0xffffffff
    13a8:	ffffffff 	.word	0xffffffff
    13ac:	ffffffff 	.word	0xffffffff
    13b0:	ffffffff 	.word	0xffffffff
    13b4:	ffffffff 	.word	0xffffffff
    13b8:	ffffffff 	.word	0xffffffff
    13bc:	ffffffff 	.word	0xffffffff
    13c0:	ffffffff 	.word	0xffffffff
    13c4:	ffffffff 	.word	0xffffffff
    13c8:	ffffffff 	.word	0xffffffff
    13cc:	ffffffff 	.word	0xffffffff
    13d0:	ffffffff 	.word	0xffffffff
    13d4:	ffffffff 	.word	0xffffffff
    13d8:	ffffffff 	.word	0xffffffff
    13dc:	ffffffff 	.word	0xffffffff
    13e0:	ffffffff 	.word	0xffffffff
    13e4:	ffffffff 	.word	0xffffffff
    13e8:	ffffffff 	.word	0xffffffff
    13ec:	ffffffff 	.word	0xffffffff
    13f0:	ffffffff 	.word	0xffffffff
    13f4:	ffffffff 	.word	0xffffffff
    13f8:	ffffffff 	.word	0xffffffff
    13fc:	ffffffff 	.word	0xffffffff
    1400:	ffffffff 	.word	0xffffffff
    1404:	ffffffff 	.word	0xffffffff
    1408:	ffffffff 	.word	0xffffffff
    140c:	ffffffff 	.word	0xffffffff
    1410:	ffffffff 	.word	0xffffffff
    1414:	ffffffff 	.word	0xffffffff
    1418:	ffffffff 	.word	0xffffffff
    141c:	ffffffff 	.word	0xffffffff
    1420:	ffffffff 	.word	0xffffffff
    1424:	ffffffff 	.word	0xffffffff
    1428:	ffffffff 	.word	0xffffffff
    142c:	ffffffff 	.word	0xffffffff
    1430:	ffffffff 	.word	0xffffffff
    1434:	ffffffff 	.word	0xffffffff
    1438:	ffffffff 	.word	0xffffffff
    143c:	ffffffff 	.word	0xffffffff
    1440:	ffffffff 	.word	0xffffffff
    1444:	ffffffff 	.word	0xffffffff
    1448:	ffffffff 	.word	0xffffffff
    144c:	ffffffff 	.word	0xffffffff
    1450:	ffffffff 	.word	0xffffffff
    1454:	ffffffff 	.word	0xffffffff
    1458:	ffffffff 	.word	0xffffffff
    145c:	ffffffff 	.word	0xffffffff
    1460:	ffffffff 	.word	0xffffffff
    1464:	ffffffff 	.word	0xffffffff
    1468:	ffffffff 	.word	0xffffffff
    146c:	ffffffff 	.word	0xffffffff
    1470:	ffffffff 	.word	0xffffffff
    1474:	ffffffff 	.word	0xffffffff
    1478:	ffffffff 	.word	0xffffffff
    147c:	ffffffff 	.word	0xffffffff
    1480:	ffffffff 	.word	0xffffffff
    1484:	ffffffff 	.word	0xffffffff
    1488:	ffffffff 	.word	0xffffffff
    148c:	ffffffff 	.word	0xffffffff
    1490:	ffffffff 	.word	0xffffffff
    1494:	ffffffff 	.word	0xffffffff
    1498:	ffffffff 	.word	0xffffffff
    149c:	ffffffff 	.word	0xffffffff
    14a0:	ffffffff 	.word	0xffffffff
    14a4:	ffffffff 	.word	0xffffffff
    14a8:	ffffffff 	.word	0xffffffff
    14ac:	ffffffff 	.word	0xffffffff
    14b0:	ffffffff 	.word	0xffffffff
    14b4:	ffffffff 	.word	0xffffffff
    14b8:	ffffffff 	.word	0xffffffff
    14bc:	ffffffff 	.word	0xffffffff
    14c0:	ffffffff 	.word	0xffffffff
    14c4:	ffffffff 	.word	0xffffffff
    14c8:	ffffffff 	.word	0xffffffff
    14cc:	ffffffff 	.word	0xffffffff
    14d0:	ffffffff 	.word	0xffffffff
    14d4:	ffffffff 	.word	0xffffffff
    14d8:	ffffffff 	.word	0xffffffff
    14dc:	ffffffff 	.word	0xffffffff
    14e0:	ffffffff 	.word	0xffffffff
    14e4:	ffffffff 	.word	0xffffffff
    14e8:	ffffffff 	.word	0xffffffff
    14ec:	ffffffff 	.word	0xffffffff
    14f0:	ffffffff 	.word	0xffffffff
    14f4:	ffffffff 	.word	0xffffffff
    14f8:	ffffffff 	.word	0xffffffff
    14fc:	ffffffff 	.word	0xffffffff

0000000000001500 <__stack_top>:
    1500:	01000000 	.word	0x01000000
    1504:	00000000 	.word	0x00000000
    1508:	01060000 	.word	0x01060000
	...

0000000000001800 <vectors>:
 */
	.align	11
	.globl	vectors
vectors:
	.align	7
	b	_do_bad_sync	/* Current EL Synchronous Thread */
    1800:	140000e1 	b	1b84 <_do_bad_sync>
    1804:	d503201f 	nop
    1808:	d503201f 	nop
    180c:	d503201f 	nop
    1810:	d503201f 	nop
    1814:	d503201f 	nop
    1818:	d503201f 	nop
    181c:	d503201f 	nop
    1820:	d503201f 	nop
    1824:	d503201f 	nop
    1828:	d503201f 	nop
    182c:	d503201f 	nop
    1830:	d503201f 	nop
    1834:	d503201f 	nop
    1838:	d503201f 	nop
    183c:	d503201f 	nop
    1840:	d503201f 	nop
    1844:	d503201f 	nop
    1848:	d503201f 	nop
    184c:	d503201f 	nop
    1850:	d503201f 	nop
    1854:	d503201f 	nop
    1858:	d503201f 	nop
    185c:	d503201f 	nop
    1860:	d503201f 	nop
    1864:	d503201f 	nop
    1868:	d503201f 	nop
    186c:	d503201f 	nop
    1870:	d503201f 	nop
    1874:	d503201f 	nop
    1878:	d503201f 	nop
    187c:	d503201f 	nop

	.align	7
	b	_do_bad_irq	/* Current EL IRQ Thread */
    1880:	140000e4 	b	1c10 <_do_bad_irq>
    1884:	d503201f 	nop
    1888:	d503201f 	nop
    188c:	d503201f 	nop
    1890:	d503201f 	nop
    1894:	d503201f 	nop
    1898:	d503201f 	nop
    189c:	d503201f 	nop
    18a0:	d503201f 	nop
    18a4:	d503201f 	nop
    18a8:	d503201f 	nop
    18ac:	d503201f 	nop
    18b0:	d503201f 	nop
    18b4:	d503201f 	nop
    18b8:	d503201f 	nop
    18bc:	d503201f 	nop
    18c0:	d503201f 	nop
    18c4:	d503201f 	nop
    18c8:	d503201f 	nop
    18cc:	d503201f 	nop
    18d0:	d503201f 	nop
    18d4:	d503201f 	nop
    18d8:	d503201f 	nop
    18dc:	d503201f 	nop
    18e0:	d503201f 	nop
    18e4:	d503201f 	nop
    18e8:	d503201f 	nop
    18ec:	d503201f 	nop
    18f0:	d503201f 	nop
    18f4:	d503201f 	nop
    18f8:	d503201f 	nop
    18fc:	d503201f 	nop

	.align	7
	b	_do_bad_fiq	/* Current EL FIQ Thread */
    1900:	140000e7 	b	1c9c <_do_bad_fiq>
    1904:	d503201f 	nop
    1908:	d503201f 	nop
    190c:	d503201f 	nop
    1910:	d503201f 	nop
    1914:	d503201f 	nop
    1918:	d503201f 	nop
    191c:	d503201f 	nop
    1920:	d503201f 	nop
    1924:	d503201f 	nop
    1928:	d503201f 	nop
    192c:	d503201f 	nop
    1930:	d503201f 	nop
    1934:	d503201f 	nop
    1938:	d503201f 	nop
    193c:	d503201f 	nop
    1940:	d503201f 	nop
    1944:	d503201f 	nop
    1948:	d503201f 	nop
    194c:	d503201f 	nop
    1950:	d503201f 	nop
    1954:	d503201f 	nop
    1958:	d503201f 	nop
    195c:	d503201f 	nop
    1960:	d503201f 	nop
    1964:	d503201f 	nop
    1968:	d503201f 	nop
    196c:	d503201f 	nop
    1970:	d503201f 	nop
    1974:	d503201f 	nop
    1978:	d503201f 	nop
    197c:	d503201f 	nop

	.align	7
	b	_do_bad_error	/* Current EL Error Thread */
    1980:	140000ea 	b	1d28 <_do_bad_error>
    1984:	d503201f 	nop
    1988:	d503201f 	nop
    198c:	d503201f 	nop
    1990:	d503201f 	nop
    1994:	d503201f 	nop
    1998:	d503201f 	nop
    199c:	d503201f 	nop
    19a0:	d503201f 	nop
    19a4:	d503201f 	nop
    19a8:	d503201f 	nop
    19ac:	d503201f 	nop
    19b0:	d503201f 	nop
    19b4:	d503201f 	nop
    19b8:	d503201f 	nop
    19bc:	d503201f 	nop
    19c0:	d503201f 	nop
    19c4:	d503201f 	nop
    19c8:	d503201f 	nop
    19cc:	d503201f 	nop
    19d0:	d503201f 	nop
    19d4:	d503201f 	nop
    19d8:	d503201f 	nop
    19dc:	d503201f 	nop
    19e0:	d503201f 	nop
    19e4:	d503201f 	nop
    19e8:	d503201f 	nop
    19ec:	d503201f 	nop
    19f0:	d503201f 	nop
    19f4:	d503201f 	nop
    19f8:	d503201f 	nop
    19fc:	d503201f 	nop

	.align	7
	b	_do_sync	/* Current EL Synchronous Handler */
    1a00:	140000ed 	b	1db4 <_do_sync>
    1a04:	d503201f 	nop
    1a08:	d503201f 	nop
    1a0c:	d503201f 	nop
    1a10:	d503201f 	nop
    1a14:	d503201f 	nop
    1a18:	d503201f 	nop
    1a1c:	d503201f 	nop
    1a20:	d503201f 	nop
    1a24:	d503201f 	nop
    1a28:	d503201f 	nop
    1a2c:	d503201f 	nop
    1a30:	d503201f 	nop
    1a34:	d503201f 	nop
    1a38:	d503201f 	nop
    1a3c:	d503201f 	nop
    1a40:	d503201f 	nop
    1a44:	d503201f 	nop
    1a48:	d503201f 	nop
    1a4c:	d503201f 	nop
    1a50:	d503201f 	nop
    1a54:	d503201f 	nop
    1a58:	d503201f 	nop
    1a5c:	d503201f 	nop
    1a60:	d503201f 	nop
    1a64:	d503201f 	nop
    1a68:	d503201f 	nop
    1a6c:	d503201f 	nop
    1a70:	d503201f 	nop
    1a74:	d503201f 	nop
    1a78:	d503201f 	nop
    1a7c:	d503201f 	nop

	.align	7
	b	_do_irq		/* Current EL IRQ Handler */
    1a80:	140000f0 	b	1e40 <_do_irq>
    1a84:	d503201f 	nop
    1a88:	d503201f 	nop
    1a8c:	d503201f 	nop
    1a90:	d503201f 	nop
    1a94:	d503201f 	nop
    1a98:	d503201f 	nop
    1a9c:	d503201f 	nop
    1aa0:	d503201f 	nop
    1aa4:	d503201f 	nop
    1aa8:	d503201f 	nop
    1aac:	d503201f 	nop
    1ab0:	d503201f 	nop
    1ab4:	d503201f 	nop
    1ab8:	d503201f 	nop
    1abc:	d503201f 	nop
    1ac0:	d503201f 	nop
    1ac4:	d503201f 	nop
    1ac8:	d503201f 	nop
    1acc:	d503201f 	nop
    1ad0:	d503201f 	nop
    1ad4:	d503201f 	nop
    1ad8:	d503201f 	nop
    1adc:	d503201f 	nop
    1ae0:	d503201f 	nop
    1ae4:	d503201f 	nop
    1ae8:	d503201f 	nop
    1aec:	d503201f 	nop
    1af0:	d503201f 	nop
    1af4:	d503201f 	nop
    1af8:	d503201f 	nop
    1afc:	d503201f 	nop

	.align	7
	b	_do_fiq		/* Current EL FIQ Handler */
    1b00:	140000f4 	b	1ed0 <_do_fiq>
    1b04:	d503201f 	nop
    1b08:	d503201f 	nop
    1b0c:	d503201f 	nop
    1b10:	d503201f 	nop
    1b14:	d503201f 	nop
    1b18:	d503201f 	nop
    1b1c:	d503201f 	nop
    1b20:	d503201f 	nop
    1b24:	d503201f 	nop
    1b28:	d503201f 	nop
    1b2c:	d503201f 	nop
    1b30:	d503201f 	nop
    1b34:	d503201f 	nop
    1b38:	d503201f 	nop
    1b3c:	d503201f 	nop
    1b40:	d503201f 	nop
    1b44:	d503201f 	nop
    1b48:	d503201f 	nop
    1b4c:	d503201f 	nop
    1b50:	d503201f 	nop
    1b54:	d503201f 	nop
    1b58:	d503201f 	nop
    1b5c:	d503201f 	nop
    1b60:	d503201f 	nop
    1b64:	d503201f 	nop
    1b68:	d503201f 	nop
    1b6c:	d503201f 	nop
    1b70:	d503201f 	nop
    1b74:	d503201f 	nop
    1b78:	d503201f 	nop
    1b7c:	d503201f 	nop

	.align	7
	b	_do_error	/* Current EL Error Handler */
    1b80:	140000f7 	b	1f5c <_do_error>

0000000000001b84 <_do_bad_sync>:


_do_bad_sync:
	exception_entry
    1b84:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    1b88:	a9bf73fb 	stp	x27, x28, [sp, #-16]!
    1b8c:	a9bf6bf9 	stp	x25, x26, [sp, #-16]!
    1b90:	a9bf63f7 	stp	x23, x24, [sp, #-16]!
    1b94:	a9bf5bf5 	stp	x21, x22, [sp, #-16]!
    1b98:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
    1b9c:	a9bf4bf1 	stp	x17, x18, [sp, #-16]!
    1ba0:	a9bf43ef 	stp	x15, x16, [sp, #-16]!
    1ba4:	a9bf3bed 	stp	x13, x14, [sp, #-16]!
    1ba8:	a9bf33eb 	stp	x11, x12, [sp, #-16]!
    1bac:	a9bf2be9 	stp	x9, x10, [sp, #-16]!
    1bb0:	a9bf23e7 	stp	x7, x8, [sp, #-16]!
    1bb4:	a9bf1be5 	stp	x5, x6, [sp, #-16]!
    1bb8:	a9bf13e3 	stp	x3, x4, [sp, #-16]!
    1bbc:	a9bf0be1 	stp	x1, x2, [sp, #-16]!
    1bc0:	d538424b 	mrs	x11, currentel
    1bc4:	f100317f 	cmp	x11, #0xc
    1bc8:	540000a0 	b.eq	1bdc <_do_bad_sync+0x58>  // b.none
    1bcc:	f100217f 	cmp	x11, #0x8
    1bd0:	540000c0 	b.eq	1be8 <_do_bad_sync+0x64>  // b.none
    1bd4:	f100117f 	cmp	x11, #0x4
    1bd8:	540000e0 	b.eq	1bf4 <_do_bad_sync+0x70>  // b.none
    1bdc:	d53e5201 	mrs	x1, esr_el3
    1be0:	d53e4022 	mrs	x2, elr_el3
    1be4:	14000006 	b	1bfc <_do_bad_sync+0x78>
    1be8:	d53c5201 	mrs	x1, esr_el2
    1bec:	d53c4022 	mrs	x2, elr_el2
    1bf0:	14000003 	b	1bfc <_do_bad_sync+0x78>
    1bf4:	d5385201 	mrs	x1, esr_el1
    1bf8:	d5384022 	mrs	x2, elr_el1
    1bfc:	a9bf03e2 	stp	x2, x0, [sp, #-16]!
    1c00:	910003e0 	mov	x0, sp
	mov	x1,#0x1
    1c04:	d2800021 	mov	x1, #0x1                   	// #1
	b	whl
    1c08:	140000f8 	b	1fe8 <whl>
	b	exception_exit
    1c0c:	140000f8 	b	1fec <exception_exit>

0000000000001c10 <_do_bad_irq>:

_do_bad_irq:
	exception_entry
    1c10:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    1c14:	a9bf73fb 	stp	x27, x28, [sp, #-16]!
    1c18:	a9bf6bf9 	stp	x25, x26, [sp, #-16]!
    1c1c:	a9bf63f7 	stp	x23, x24, [sp, #-16]!
    1c20:	a9bf5bf5 	stp	x21, x22, [sp, #-16]!
    1c24:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
    1c28:	a9bf4bf1 	stp	x17, x18, [sp, #-16]!
    1c2c:	a9bf43ef 	stp	x15, x16, [sp, #-16]!
    1c30:	a9bf3bed 	stp	x13, x14, [sp, #-16]!
    1c34:	a9bf33eb 	stp	x11, x12, [sp, #-16]!
    1c38:	a9bf2be9 	stp	x9, x10, [sp, #-16]!
    1c3c:	a9bf23e7 	stp	x7, x8, [sp, #-16]!
    1c40:	a9bf1be5 	stp	x5, x6, [sp, #-16]!
    1c44:	a9bf13e3 	stp	x3, x4, [sp, #-16]!
    1c48:	a9bf0be1 	stp	x1, x2, [sp, #-16]!
    1c4c:	d538424b 	mrs	x11, currentel
    1c50:	f100317f 	cmp	x11, #0xc
    1c54:	540000a0 	b.eq	1c68 <_do_bad_irq+0x58>  // b.none
    1c58:	f100217f 	cmp	x11, #0x8
    1c5c:	540000c0 	b.eq	1c74 <_do_bad_irq+0x64>  // b.none
    1c60:	f100117f 	cmp	x11, #0x4
    1c64:	540000e0 	b.eq	1c80 <_do_bad_irq+0x70>  // b.none
    1c68:	d53e5201 	mrs	x1, esr_el3
    1c6c:	d53e4022 	mrs	x2, elr_el3
    1c70:	14000006 	b	1c88 <_do_bad_irq+0x78>
    1c74:	d53c5201 	mrs	x1, esr_el2
    1c78:	d53c4022 	mrs	x2, elr_el2
    1c7c:	14000003 	b	1c88 <_do_bad_irq+0x78>
    1c80:	d5385201 	mrs	x1, esr_el1
    1c84:	d5384022 	mrs	x2, elr_el1
    1c88:	a9bf03e2 	stp	x2, x0, [sp, #-16]!
    1c8c:	910003e0 	mov	x0, sp
	mov	x1,#0x2
    1c90:	d2800041 	mov	x1, #0x2                   	// #2
	b	whl
    1c94:	140000d5 	b	1fe8 <whl>
	b	exception_exit
    1c98:	140000d5 	b	1fec <exception_exit>

0000000000001c9c <_do_bad_fiq>:

_do_bad_fiq:
	exception_entry
    1c9c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    1ca0:	a9bf73fb 	stp	x27, x28, [sp, #-16]!
    1ca4:	a9bf6bf9 	stp	x25, x26, [sp, #-16]!
    1ca8:	a9bf63f7 	stp	x23, x24, [sp, #-16]!
    1cac:	a9bf5bf5 	stp	x21, x22, [sp, #-16]!
    1cb0:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
    1cb4:	a9bf4bf1 	stp	x17, x18, [sp, #-16]!
    1cb8:	a9bf43ef 	stp	x15, x16, [sp, #-16]!
    1cbc:	a9bf3bed 	stp	x13, x14, [sp, #-16]!
    1cc0:	a9bf33eb 	stp	x11, x12, [sp, #-16]!
    1cc4:	a9bf2be9 	stp	x9, x10, [sp, #-16]!
    1cc8:	a9bf23e7 	stp	x7, x8, [sp, #-16]!
    1ccc:	a9bf1be5 	stp	x5, x6, [sp, #-16]!
    1cd0:	a9bf13e3 	stp	x3, x4, [sp, #-16]!
    1cd4:	a9bf0be1 	stp	x1, x2, [sp, #-16]!
    1cd8:	d538424b 	mrs	x11, currentel
    1cdc:	f100317f 	cmp	x11, #0xc
    1ce0:	540000a0 	b.eq	1cf4 <_do_bad_fiq+0x58>  // b.none
    1ce4:	f100217f 	cmp	x11, #0x8
    1ce8:	540000c0 	b.eq	1d00 <_do_bad_fiq+0x64>  // b.none
    1cec:	f100117f 	cmp	x11, #0x4
    1cf0:	540000e0 	b.eq	1d0c <_do_bad_fiq+0x70>  // b.none
    1cf4:	d53e5201 	mrs	x1, esr_el3
    1cf8:	d53e4022 	mrs	x2, elr_el3
    1cfc:	14000006 	b	1d14 <_do_bad_fiq+0x78>
    1d00:	d53c5201 	mrs	x1, esr_el2
    1d04:	d53c4022 	mrs	x2, elr_el2
    1d08:	14000003 	b	1d14 <_do_bad_fiq+0x78>
    1d0c:	d5385201 	mrs	x1, esr_el1
    1d10:	d5384022 	mrs	x2, elr_el1
    1d14:	a9bf03e2 	stp	x2, x0, [sp, #-16]!
    1d18:	910003e0 	mov	x0, sp
	mov	x1,#0x3
    1d1c:	d2800061 	mov	x1, #0x3                   	// #3
	b	whl
    1d20:	140000b2 	b	1fe8 <whl>
	b	exception_exit
    1d24:	140000b2 	b	1fec <exception_exit>

0000000000001d28 <_do_bad_error>:

_do_bad_error:
	exception_entry
    1d28:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    1d2c:	a9bf73fb 	stp	x27, x28, [sp, #-16]!
    1d30:	a9bf6bf9 	stp	x25, x26, [sp, #-16]!
    1d34:	a9bf63f7 	stp	x23, x24, [sp, #-16]!
    1d38:	a9bf5bf5 	stp	x21, x22, [sp, #-16]!
    1d3c:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
    1d40:	a9bf4bf1 	stp	x17, x18, [sp, #-16]!
    1d44:	a9bf43ef 	stp	x15, x16, [sp, #-16]!
    1d48:	a9bf3bed 	stp	x13, x14, [sp, #-16]!
    1d4c:	a9bf33eb 	stp	x11, x12, [sp, #-16]!
    1d50:	a9bf2be9 	stp	x9, x10, [sp, #-16]!
    1d54:	a9bf23e7 	stp	x7, x8, [sp, #-16]!
    1d58:	a9bf1be5 	stp	x5, x6, [sp, #-16]!
    1d5c:	a9bf13e3 	stp	x3, x4, [sp, #-16]!
    1d60:	a9bf0be1 	stp	x1, x2, [sp, #-16]!
    1d64:	d538424b 	mrs	x11, currentel
    1d68:	f100317f 	cmp	x11, #0xc
    1d6c:	540000a0 	b.eq	1d80 <_do_bad_error+0x58>  // b.none
    1d70:	f100217f 	cmp	x11, #0x8
    1d74:	540000c0 	b.eq	1d8c <_do_bad_error+0x64>  // b.none
    1d78:	f100117f 	cmp	x11, #0x4
    1d7c:	540000e0 	b.eq	1d98 <_do_bad_error+0x70>  // b.none
    1d80:	d53e5201 	mrs	x1, esr_el3
    1d84:	d53e4022 	mrs	x2, elr_el3
    1d88:	14000006 	b	1da0 <_do_bad_error+0x78>
    1d8c:	d53c5201 	mrs	x1, esr_el2
    1d90:	d53c4022 	mrs	x2, elr_el2
    1d94:	14000003 	b	1da0 <_do_bad_error+0x78>
    1d98:	d5385201 	mrs	x1, esr_el1
    1d9c:	d5384022 	mrs	x2, elr_el1
    1da0:	a9bf03e2 	stp	x2, x0, [sp, #-16]!
    1da4:	910003e0 	mov	x0, sp
	mov	x1,#0x4
    1da8:	d2800081 	mov	x1, #0x4                   	// #4
	b	whl
    1dac:	1400008f 	b	1fe8 <whl>
	b	exception_exit
    1db0:	1400008f 	b	1fec <exception_exit>

0000000000001db4 <_do_sync>:

_do_sync:
	exception_entry
    1db4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    1db8:	a9bf73fb 	stp	x27, x28, [sp, #-16]!
    1dbc:	a9bf6bf9 	stp	x25, x26, [sp, #-16]!
    1dc0:	a9bf63f7 	stp	x23, x24, [sp, #-16]!
    1dc4:	a9bf5bf5 	stp	x21, x22, [sp, #-16]!
    1dc8:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
    1dcc:	a9bf4bf1 	stp	x17, x18, [sp, #-16]!
    1dd0:	a9bf43ef 	stp	x15, x16, [sp, #-16]!
    1dd4:	a9bf3bed 	stp	x13, x14, [sp, #-16]!
    1dd8:	a9bf33eb 	stp	x11, x12, [sp, #-16]!
    1ddc:	a9bf2be9 	stp	x9, x10, [sp, #-16]!
    1de0:	a9bf23e7 	stp	x7, x8, [sp, #-16]!
    1de4:	a9bf1be5 	stp	x5, x6, [sp, #-16]!
    1de8:	a9bf13e3 	stp	x3, x4, [sp, #-16]!
    1dec:	a9bf0be1 	stp	x1, x2, [sp, #-16]!
    1df0:	d538424b 	mrs	x11, currentel
    1df4:	f100317f 	cmp	x11, #0xc
    1df8:	540000a0 	b.eq	1e0c <_do_sync+0x58>  // b.none
    1dfc:	f100217f 	cmp	x11, #0x8
    1e00:	540000c0 	b.eq	1e18 <_do_sync+0x64>  // b.none
    1e04:	f100117f 	cmp	x11, #0x4
    1e08:	540000e0 	b.eq	1e24 <_do_sync+0x70>  // b.none
    1e0c:	d53e5201 	mrs	x1, esr_el3
    1e10:	d53e4022 	mrs	x2, elr_el3
    1e14:	14000006 	b	1e2c <_do_sync+0x78>
    1e18:	d53c5201 	mrs	x1, esr_el2
    1e1c:	d53c4022 	mrs	x2, elr_el2
    1e20:	14000003 	b	1e2c <_do_sync+0x78>
    1e24:	d5385201 	mrs	x1, esr_el1
    1e28:	d5384022 	mrs	x2, elr_el1
    1e2c:	a9bf03e2 	stp	x2, x0, [sp, #-16]!
    1e30:	910003e0 	mov	x0, sp
	mov	x1,#0x5
    1e34:	d28000a1 	mov	x1, #0x5                   	// #5
	b	whl
    1e38:	1400006c 	b	1fe8 <whl>
	b	exception_exit
    1e3c:	1400006c 	b	1fec <exception_exit>

0000000000001e40 <_do_irq>:

_do_irq:
	exception_entry
    1e40:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    1e44:	a9bf73fb 	stp	x27, x28, [sp, #-16]!
    1e48:	a9bf6bf9 	stp	x25, x26, [sp, #-16]!
    1e4c:	a9bf63f7 	stp	x23, x24, [sp, #-16]!
    1e50:	a9bf5bf5 	stp	x21, x22, [sp, #-16]!
    1e54:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
    1e58:	a9bf4bf1 	stp	x17, x18, [sp, #-16]!
    1e5c:	a9bf43ef 	stp	x15, x16, [sp, #-16]!
    1e60:	a9bf3bed 	stp	x13, x14, [sp, #-16]!
    1e64:	a9bf33eb 	stp	x11, x12, [sp, #-16]!
    1e68:	a9bf2be9 	stp	x9, x10, [sp, #-16]!
    1e6c:	a9bf23e7 	stp	x7, x8, [sp, #-16]!
    1e70:	a9bf1be5 	stp	x5, x6, [sp, #-16]!
    1e74:	a9bf13e3 	stp	x3, x4, [sp, #-16]!
    1e78:	a9bf0be1 	stp	x1, x2, [sp, #-16]!
    1e7c:	d538424b 	mrs	x11, currentel
    1e80:	f100317f 	cmp	x11, #0xc
    1e84:	540000a0 	b.eq	1e98 <_do_irq+0x58>  // b.none
    1e88:	f100217f 	cmp	x11, #0x8
    1e8c:	540000c0 	b.eq	1ea4 <_do_irq+0x64>  // b.none
    1e90:	f100117f 	cmp	x11, #0x4
    1e94:	540000e0 	b.eq	1eb0 <_do_irq+0x70>  // b.none
    1e98:	d53e5201 	mrs	x1, esr_el3
    1e9c:	d53e4022 	mrs	x2, elr_el3
    1ea0:	14000006 	b	1eb8 <_do_irq+0x78>
    1ea4:	d53c5201 	mrs	x1, esr_el2
    1ea8:	d53c4022 	mrs	x2, elr_el2
    1eac:	14000003 	b	1eb8 <_do_irq+0x78>
    1eb0:	d5385201 	mrs	x1, esr_el1
    1eb4:	d5384022 	mrs	x2, elr_el1
    1eb8:	a9bf03e2 	stp	x2, x0, [sp, #-16]!
    1ebc:	910003e0 	mov	x0, sp
	mov	x1,#0x6
    1ec0:	d28000c1 	mov	x1, #0x6                   	// #6
	mrs 	x0,s3_0_c12_c12_0
    1ec4:	d538cc00 	mrs	x0, s3_0_c12_c12_0
	bl	clr_intr
    1ec8:	94000066 	bl	2060 <clr_intr>
	b	exception_exit
    1ecc:	14000048 	b	1fec <exception_exit>

0000000000001ed0 <_do_fiq>:

_do_fiq:
	exception_entry
    1ed0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    1ed4:	a9bf73fb 	stp	x27, x28, [sp, #-16]!
    1ed8:	a9bf6bf9 	stp	x25, x26, [sp, #-16]!
    1edc:	a9bf63f7 	stp	x23, x24, [sp, #-16]!
    1ee0:	a9bf5bf5 	stp	x21, x22, [sp, #-16]!
    1ee4:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
    1ee8:	a9bf4bf1 	stp	x17, x18, [sp, #-16]!
    1eec:	a9bf43ef 	stp	x15, x16, [sp, #-16]!
    1ef0:	a9bf3bed 	stp	x13, x14, [sp, #-16]!
    1ef4:	a9bf33eb 	stp	x11, x12, [sp, #-16]!
    1ef8:	a9bf2be9 	stp	x9, x10, [sp, #-16]!
    1efc:	a9bf23e7 	stp	x7, x8, [sp, #-16]!
    1f00:	a9bf1be5 	stp	x5, x6, [sp, #-16]!
    1f04:	a9bf13e3 	stp	x3, x4, [sp, #-16]!
    1f08:	a9bf0be1 	stp	x1, x2, [sp, #-16]!
    1f0c:	d538424b 	mrs	x11, currentel
    1f10:	f100317f 	cmp	x11, #0xc
    1f14:	540000a0 	b.eq	1f28 <_do_fiq+0x58>  // b.none
    1f18:	f100217f 	cmp	x11, #0x8
    1f1c:	540000c0 	b.eq	1f34 <_do_fiq+0x64>  // b.none
    1f20:	f100117f 	cmp	x11, #0x4
    1f24:	540000e0 	b.eq	1f40 <_do_fiq+0x70>  // b.none
    1f28:	d53e5201 	mrs	x1, esr_el3
    1f2c:	d53e4022 	mrs	x2, elr_el3
    1f30:	14000006 	b	1f48 <_do_fiq+0x78>
    1f34:	d53c5201 	mrs	x1, esr_el2
    1f38:	d53c4022 	mrs	x2, elr_el2
    1f3c:	14000003 	b	1f48 <_do_fiq+0x78>
    1f40:	d5385201 	mrs	x1, esr_el1
    1f44:	d5384022 	mrs	x2, elr_el1
    1f48:	a9bf03e2 	stp	x2, x0, [sp, #-16]!
    1f4c:	910003e0 	mov	x0, sp
	mrs 	x0,s3_0_c12_c12_0
    1f50:	d538cc00 	mrs	x0, s3_0_c12_c12_0
	bl	irq_return
    1f54:	9400004a 	bl	207c <irq_return>
	b	exception_exit
    1f58:	14000025 	b	1fec <exception_exit>

0000000000001f5c <_do_error>:

_do_error:
	exception_entry
    1f5c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    1f60:	a9bf73fb 	stp	x27, x28, [sp, #-16]!
    1f64:	a9bf6bf9 	stp	x25, x26, [sp, #-16]!
    1f68:	a9bf63f7 	stp	x23, x24, [sp, #-16]!
    1f6c:	a9bf5bf5 	stp	x21, x22, [sp, #-16]!
    1f70:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
    1f74:	a9bf4bf1 	stp	x17, x18, [sp, #-16]!
    1f78:	a9bf43ef 	stp	x15, x16, [sp, #-16]!
    1f7c:	a9bf3bed 	stp	x13, x14, [sp, #-16]!
    1f80:	a9bf33eb 	stp	x11, x12, [sp, #-16]!
    1f84:	a9bf2be9 	stp	x9, x10, [sp, #-16]!
    1f88:	a9bf23e7 	stp	x7, x8, [sp, #-16]!
    1f8c:	a9bf1be5 	stp	x5, x6, [sp, #-16]!
    1f90:	a9bf13e3 	stp	x3, x4, [sp, #-16]!
    1f94:	a9bf0be1 	stp	x1, x2, [sp, #-16]!
    1f98:	d538424b 	mrs	x11, currentel
    1f9c:	f100317f 	cmp	x11, #0xc
    1fa0:	540000a0 	b.eq	1fb4 <_do_error+0x58>  // b.none
    1fa4:	f100217f 	cmp	x11, #0x8
    1fa8:	540000c0 	b.eq	1fc0 <_do_error+0x64>  // b.none
    1fac:	f100117f 	cmp	x11, #0x4
    1fb0:	540000e0 	b.eq	1fcc <_do_error+0x70>  // b.none
    1fb4:	d53e5201 	mrs	x1, esr_el3
    1fb8:	d53e4022 	mrs	x2, elr_el3
    1fbc:	14000006 	b	1fd4 <_do_error+0x78>
    1fc0:	d53c5201 	mrs	x1, esr_el2
    1fc4:	d53c4022 	mrs	x2, elr_el2
    1fc8:	14000003 	b	1fd4 <_do_error+0x78>
    1fcc:	d5385201 	mrs	x1, esr_el1
    1fd0:	d5384022 	mrs	x2, elr_el1
    1fd4:	a9bf03e2 	stp	x2, x0, [sp, #-16]!
    1fd8:	910003e0 	mov	x0, sp
	mov	x1,#0x8
    1fdc:	d2800101 	mov	x1, #0x8                   	// #8
	b	whl
    1fe0:	14000002 	b	1fe8 <whl>
	b	exception_exit
    1fe4:	14000002 	b	1fec <exception_exit>

0000000000001fe8 <whl>:
whl:
	b whl
    1fe8:	14000000 	b	1fe8 <whl>

0000000000001fec <exception_exit>:

exception_exit:
	ldp	x2, x0, [sp],#16
    1fec:	a8c103e2 	ldp	x2, x0, [sp], #16
	switch_el x11, 3f, 2f, 1f
    1ff0:	d538424b 	mrs	x11, currentel
    1ff4:	f100317f 	cmp	x11, #0xc
    1ff8:	540000a0 	b.eq	200c <exception_exit+0x20>  // b.none
    1ffc:	f100217f 	cmp	x11, #0x8
    2000:	540000a0 	b.eq	2014 <exception_exit+0x28>  // b.none
    2004:	f100117f 	cmp	x11, #0x4
    2008:	540000a0 	b.eq	201c <exception_exit+0x30>  // b.none
3:	msr	elr_el3, x2
    200c:	d51e4022 	msr	elr_el3, x2
	b	0f
    2010:	14000004 	b	2020 <exception_exit+0x34>
2:	msr	elr_el2, x2
    2014:	d51c4022 	msr	elr_el2, x2
	b	0f
    2018:	14000002 	b	2020 <exception_exit+0x34>
1:	msr	elr_el1, x2
    201c:	d5184022 	msr	elr_el1, x2
0:
	ldp	x1, x2, [sp],#16
    2020:	a8c10be1 	ldp	x1, x2, [sp], #16
	ldp	x3, x4, [sp],#16
    2024:	a8c113e3 	ldp	x3, x4, [sp], #16
	ldp	x5, x6, [sp],#16
    2028:	a8c11be5 	ldp	x5, x6, [sp], #16
	ldp	x7, x8, [sp],#16
    202c:	a8c123e7 	ldp	x7, x8, [sp], #16
	ldp	x9, x10, [sp],#16
    2030:	a8c12be9 	ldp	x9, x10, [sp], #16
	ldp	x11, x12, [sp],#16
    2034:	a8c133eb 	ldp	x11, x12, [sp], #16
	ldp	x13, x14, [sp],#16
    2038:	a8c13bed 	ldp	x13, x14, [sp], #16
	ldp	x15, x16, [sp],#16
    203c:	a8c143ef 	ldp	x15, x16, [sp], #16
	ldp	x17, x18, [sp],#16
    2040:	a8c14bf1 	ldp	x17, x18, [sp], #16
	ldp	x19, x20, [sp],#16
    2044:	a8c153f3 	ldp	x19, x20, [sp], #16
	ldp	x21, x22, [sp],#16
    2048:	a8c15bf5 	ldp	x21, x22, [sp], #16
	ldp	x23, x24, [sp],#16
    204c:	a8c163f7 	ldp	x23, x24, [sp], #16
	ldp	x25, x26, [sp],#16
    2050:	a8c16bf9 	ldp	x25, x26, [sp], #16
	ldp	x27, x28, [sp],#16
    2054:	a8c173fb 	ldp	x27, x28, [sp], #16
	ldp	x29, x30, [sp],#16
    2058:	a8c17bfd 	ldp	x29, x30, [sp], #16
	eret
    205c:	d69f03e0 	eret

0000000000002060 <clr_intr>:

clr_intr:
	msr s3_0_c12_c12_1,x0
    2060:	d518cc20 	msr	s3_0_c12_c12_1, x0
	msr s3_0_c12_c11_1,x0
    2064:	d518cb20 	msr	s3_0_c12_c11_1, x0
	and x0,x0,#0xfff
    2068:	92402c00 	and	x0, x0, #0xfff
	add x2,x0,#0x66
    206c:	91019802 	add	x2, x0, #0x66

/*	mov x2,#0x66
*/	mov x0,#0x18200000
    2070:	d2a30400 	mov	x0, #0x18200000            	// #404750336
	str x2,[x0]
    2074:	f9000002 	str	x2, [x0]
	ret
    2078:	d65f03c0 	ret

000000000000207c <irq_return>:
#include "uart_c.h"
extern void request_irq(unsigned int irq);
static struct uart_dat ud;

void irq_return(unsigned int irq)
{
    207c:	d10043ff 	sub	sp, sp, #0x10
    2080:	b9000fe0 	str	w0, [sp, #12]
	*(volatile unsigned int *)0x19400014 = 0x0;
    2084:	d2800280 	mov	x0, #0x14                  	// #20
    2088:	f2a32800 	movk	x0, #0x1940, lsl #16
    208c:	b900001f 	str	wzr, [x0]
}
    2090:	d503201f 	nop
    2094:	910043ff 	add	sp, sp, #0x10
    2098:	d65f03c0 	ret

000000000000209c <readl>:


unsigned int readl(unsigned long addr)
{
    209c:	d10083ff 	sub	sp, sp, #0x20
    20a0:	f90007e0 	str	x0, [sp, #8]
	unsigned int val;
	val = *(volatile unsigned int *)addr;
    20a4:	f94007e0 	ldr	x0, [sp, #8]
    20a8:	b9400000 	ldr	w0, [x0]
    20ac:	b9001fe0 	str	w0, [sp, #28]
	return val;
    20b0:	b9401fe0 	ldr	w0, [sp, #28]
}
    20b4:	910083ff 	add	sp, sp, #0x20
    20b8:	d65f03c0 	ret

00000000000020bc <read1>:

unsigned long read1(unsigned long addr)
{
    20bc:	d10083ff 	sub	sp, sp, #0x20
    20c0:	f90007e0 	str	x0, [sp, #8]
	unsigned long val;
	val = *(volatile unsigned long *)addr;
    20c4:	f94007e0 	ldr	x0, [sp, #8]
    20c8:	f9400000 	ldr	x0, [x0]
    20cc:	f9000fe0 	str	x0, [sp, #24]
	return val;
    20d0:	f9400fe0 	ldr	x0, [sp, #24]
}
    20d4:	910083ff 	add	sp, sp, #0x20
    20d8:	d65f03c0 	ret

00000000000020dc <writel>:

void writel(unsigned long addr, unsigned int val)
{
    20dc:	d10043ff 	sub	sp, sp, #0x10
    20e0:	f90007e0 	str	x0, [sp, #8]
    20e4:	b90007e1 	str	w1, [sp, #4]
	*(volatile unsigned int *)addr = val;
    20e8:	f94007e0 	ldr	x0, [sp, #8]
    20ec:	b94007e1 	ldr	w1, [sp, #4]
    20f0:	b9000001 	str	w1, [x0]
}
    20f4:	d503201f 	nop
    20f8:	910043ff 	add	sp, sp, #0x10
    20fc:	d65f03c0 	ret

0000000000002100 <writeq>:

void writeq(unsigned long addr, unsigned long val)
{
    2100:	d10043ff 	sub	sp, sp, #0x10
    2104:	f90007e0 	str	x0, [sp, #8]
    2108:	f90003e1 	str	x1, [sp]
	*(volatile unsigned long *)addr = val;
    210c:	f94007e0 	ldr	x0, [sp, #8]
    2110:	f94003e1 	ldr	x1, [sp]
    2114:	f9000001 	str	x1, [x0]
}
    2118:	d503201f 	nop
    211c:	910043ff 	add	sp, sp, #0x10
    2120:	d65f03c0 	ret

0000000000002124 <ckg_enable>:

void ckg_enable(struct uart_dat *up)
{
    2124:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    2128:	910003fd 	mov	x29, sp
    212c:	f9000fa0 	str	x0, [x29, #24]
	unsigned int val;

	val = readl(up->apb_sys_base);
    2130:	f9400fa0 	ldr	x0, [x29, #24]
    2134:	f9400400 	ldr	x0, [x0, #8]
    2138:	97ffffd9 	bl	209c <readl>
    213c:	b9002fa0 	str	w0, [x29, #44]
	val |= up->ckg_en_bit;
    2140:	f9400fa0 	ldr	x0, [x29, #24]
    2144:	b9401000 	ldr	w0, [x0, #16]
    2148:	b9402fa1 	ldr	w1, [x29, #44]
    214c:	2a000020 	orr	w0, w1, w0
    2150:	b9002fa0 	str	w0, [x29, #44]
	writel(up->apb_sys_base, val);
    2154:	f9400fa0 	ldr	x0, [x29, #24]
    2158:	f9400400 	ldr	x0, [x0, #8]
    215c:	b9402fa1 	ldr	w1, [x29, #44]
    2160:	97ffffdf 	bl	20dc <writel>

	val = readl(up->apb_sys_base + 0x0004);
    2164:	f9400fa0 	ldr	x0, [x29, #24]
    2168:	f9400400 	ldr	x0, [x0, #8]
    216c:	91001000 	add	x0, x0, #0x4
    2170:	97ffffcb 	bl	209c <readl>
    2174:	b9002fa0 	str	w0, [x29, #44]
	val |= up->ckg_apb_en_bit;
    2178:	f9400fa0 	ldr	x0, [x29, #24]
    217c:	b9401400 	ldr	w0, [x0, #20]
    2180:	b9402fa1 	ldr	w1, [x29, #44]
    2184:	2a000020 	orr	w0, w1, w0
    2188:	b9002fa0 	str	w0, [x29, #44]
	writel(up->apb_sys_base + 0x0004, val);
    218c:	f9400fa0 	ldr	x0, [x29, #24]
    2190:	f9400400 	ldr	x0, [x0, #8]
    2194:	91001000 	add	x0, x0, #0x4
    2198:	b9402fa1 	ldr	w1, [x29, #44]
    219c:	97ffffd0 	bl	20dc <writel>
}
    21a0:	d503201f 	nop
    21a4:	a8c37bfd 	ldp	x29, x30, [sp], #48
    21a8:	d65f03c0 	ret

00000000000021ac <uart_init>:

void uart_init(struct uart_dat *up)
{
    21ac:	d10043ff 	sub	sp, sp, #0x10
    21b0:	f90007e0 	str	x0, [sp, #8]
	up->uart_base = UART_BASE(TEST_PORT);
    21b4:	f94007e0 	ldr	x0, [sp, #8]
    21b8:	d2a30601 	mov	x1, #0x18300000            	// #405798912
    21bc:	f9000001 	str	x1, [x0]
	up->apb_sys_base = APB_BASE;
    21c0:	f94007e0 	ldr	x0, [sp, #8]
    21c4:	d2a30001 	mov	x1, #0x18000000            	// #402653184
    21c8:	f9000401 	str	x1, [x0, #8]
	up->ckg_en_bit = UART_ENABLE(TEST_PORT);
    21cc:	f94007e0 	ldr	x0, [sp, #8]
    21d0:	52800041 	mov	w1, #0x2                   	// #2
    21d4:	b9001001 	str	w1, [x0, #16]
	up->ckg_apb_en_bit = UART_APB_ENABLE(TEST_PORT);
    21d8:	f94007e0 	ldr	x0, [sp, #8]
    21dc:	52800041 	mov	w1, #0x2                   	// #2
    21e0:	b9001401 	str	w1, [x0, #20]
	up->clk_source = CLK_HZ;
    21e4:	f94007e0 	ldr	x0, [sp, #8]
    21e8:	d286c001 	mov	x1, #0x3600                	// #13824
    21ec:	f2a02dc1 	movk	x1, #0x16e, lsl #16
    21f0:	f9000c01 	str	x1, [x0, #24]

	/* config pin mux */
	*(volatile unsigned int *)0x28200020 = 0x0;
    21f4:	d2800400 	mov	x0, #0x20                  	// #32
    21f8:	f2a50400 	movk	x0, #0x2820, lsl #16
    21fc:	b900001f 	str	wzr, [x0]
	*(volatile unsigned int *)0x28200024 = 0x0;
    2200:	d2800480 	mov	x0, #0x24                  	// #36
    2204:	f2a50400 	movk	x0, #0x2820, lsl #16
    2208:	b900001f 	str	wzr, [x0]
}
    220c:	d503201f 	nop
    2210:	910043ff 	add	sp, sp, #0x10
    2214:	d65f03c0 	ret

0000000000002218 <set_baudrate>:

void set_baudrate(struct uart_dat *up, unsigned int baud)
{
    2218:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    221c:	910003fd 	mov	x29, sp
    2220:	f9000fa0 	str	x0, [x29, #24]
    2224:	b90017a1 	str	w1, [x29, #20]
	unsigned int div,val;

	val = readl(up->uart_base + UART_LCR);
    2228:	f9400fa0 	ldr	x0, [x29, #24]
    222c:	f9400000 	ldr	x0, [x0]
    2230:	91003000 	add	x0, x0, #0xc
    2234:	97ffff9a 	bl	209c <readl>
    2238:	b9002fa0 	str	w0, [x29, #44]
	val |= UART_LCR_DLAB;
    223c:	b9402fa0 	ldr	w0, [x29, #44]
    2240:	32190000 	orr	w0, w0, #0x80
    2244:	b9002fa0 	str	w0, [x29, #44]
	writel(up->uart_base + UART_LCR, val);
    2248:	f9400fa0 	ldr	x0, [x29, #24]
    224c:	f9400000 	ldr	x0, [x0]
    2250:	91003000 	add	x0, x0, #0xc
    2254:	b9402fa1 	ldr	w1, [x29, #44]
    2258:	97ffffa1 	bl	20dc <writel>

	div = (up->clk_source / baud + 8) / 16;
    225c:	f9400fa0 	ldr	x0, [x29, #24]
    2260:	f9400c01 	ldr	x1, [x0, #24]
    2264:	b94017a0 	ldr	w0, [x29, #20]
    2268:	9ac00820 	udiv	x0, x1, x0
    226c:	91002000 	add	x0, x0, #0x8
    2270:	d344fc00 	lsr	x0, x0, #4
    2274:	b9002ba0 	str	w0, [x29, #40]
	writel(up->uart_base + UART_DLL, div & 0xff);
    2278:	f9400fa0 	ldr	x0, [x29, #24]
    227c:	f9400002 	ldr	x2, [x0]
    2280:	b9402ba0 	ldr	w0, [x29, #40]
    2284:	12001c00 	and	w0, w0, #0xff
    2288:	2a0003e1 	mov	w1, w0
    228c:	aa0203e0 	mov	x0, x2
    2290:	97ffff93 	bl	20dc <writel>
	writel(up->uart_base + UART_DLH, (div & 0xff00) >> 8);
    2294:	f9400fa0 	ldr	x0, [x29, #24]
    2298:	f9400000 	ldr	x0, [x0]
    229c:	91001002 	add	x2, x0, #0x4
    22a0:	b9402ba0 	ldr	w0, [x29, #40]
    22a4:	53087c00 	lsr	w0, w0, #8
    22a8:	12001c00 	and	w0, w0, #0xff
    22ac:	2a0003e1 	mov	w1, w0
    22b0:	aa0203e0 	mov	x0, x2
    22b4:	97ffff8a 	bl	20dc <writel>

	val &= ~UART_LCR_DLAB;
    22b8:	b9402fa0 	ldr	w0, [x29, #44]
    22bc:	12187800 	and	w0, w0, #0xffffff7f
    22c0:	b9002fa0 	str	w0, [x29, #44]
	writel(up->uart_base + UART_LCR, val);
    22c4:	f9400fa0 	ldr	x0, [x29, #24]
    22c8:	f9400000 	ldr	x0, [x0]
    22cc:	91003000 	add	x0, x0, #0xc
    22d0:	b9402fa1 	ldr	w1, [x29, #44]
    22d4:	97ffff82 	bl	20dc <writel>
}
    22d8:	d503201f 	nop
    22dc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    22e0:	d65f03c0 	ret

00000000000022e4 <set_line_ctrl>:
 *sotp bit:	1:1bit,2:1.5bit(only 5 bit data) or 2bit(only 6/7/8 bit data)
 *parity:	NONE/ODD/EVEN/MARK/SPACE
 */
void set_line_ctrl(struct uart_dat *up, unsigned int data,\
		 unsigned int stop, enum PARITY_TYPE par)
{
    22e4:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    22e8:	910003fd 	mov	x29, sp
    22ec:	f90017a0 	str	x0, [x29, #40]
    22f0:	b90027a1 	str	w1, [x29, #36]
    22f4:	b90023a2 	str	w2, [x29, #32]
    22f8:	b9001fa3 	str	w3, [x29, #28]
	unsigned int val, tmp=0;
    22fc:	b9003fbf 	str	wzr, [x29, #60]

	switch(data) {
    2300:	b94027a0 	ldr	w0, [x29, #36]
    2304:	7100181f 	cmp	w0, #0x6
    2308:	54000140 	b.eq	2330 <set_line_ctrl+0x4c>  // b.none
    230c:	7100181f 	cmp	w0, #0x6
    2310:	54000068 	b.hi	231c <set_line_ctrl+0x38>  // b.pmore
    2314:	7100141f 	cmp	w0, #0x5
		case 5:
			tmp |= UART_LCR_WLEN5;
			break;
    2318:	14000012 	b	2360 <set_line_ctrl+0x7c>
	switch(data) {
    231c:	71001c1f 	cmp	w0, #0x7
    2320:	54000100 	b.eq	2340 <set_line_ctrl+0x5c>  // b.none
    2324:	7100201f 	cmp	w0, #0x8
    2328:	54000140 	b.eq	2350 <set_line_ctrl+0x6c>  // b.none
    232c:	1400000d 	b	2360 <set_line_ctrl+0x7c>
		case 6:
			tmp |= UART_LCR_WLEN6;
    2330:	b9403fa0 	ldr	w0, [x29, #60]
    2334:	32000000 	orr	w0, w0, #0x1
    2338:	b9003fa0 	str	w0, [x29, #60]
			break;
    233c:	14000009 	b	2360 <set_line_ctrl+0x7c>
		case 7:
			tmp |= UART_LCR_WLEN7;
    2340:	b9403fa0 	ldr	w0, [x29, #60]
    2344:	321f0000 	orr	w0, w0, #0x2
    2348:	b9003fa0 	str	w0, [x29, #60]
			break;
    234c:	14000005 	b	2360 <set_line_ctrl+0x7c>
		case 8:
			tmp |= UART_LCR_WLEN8;
    2350:	b9403fa0 	ldr	w0, [x29, #60]
    2354:	32000400 	orr	w0, w0, #0x3
    2358:	b9003fa0 	str	w0, [x29, #60]
			break;
    235c:	d503201f 	nop
	}

	if(stop == 2)
    2360:	b94023a0 	ldr	w0, [x29, #32]
    2364:	7100081f 	cmp	w0, #0x2
    2368:	54000081 	b.ne	2378 <set_line_ctrl+0x94>  // b.any
		tmp |= UART_LCR_STOP;
    236c:	b9403fa0 	ldr	w0, [x29, #60]
    2370:	321e0000 	orr	w0, w0, #0x4
    2374:	b9003fa0 	str	w0, [x29, #60]

	switch(par) {
    2378:	b9401fa0 	ldr	w0, [x29, #28]
    237c:	71000c1f 	cmp	w0, #0x3
    2380:	54000220 	b.eq	23c4 <set_line_ctrl+0xe0>  // b.none
    2384:	71000c1f 	cmp	w0, #0x3
    2388:	540000c8 	b.hi	23a0 <set_line_ctrl+0xbc>  // b.pmore
    238c:	7100041f 	cmp	w0, #0x1
    2390:	54000340 	b.eq	23f8 <set_line_ctrl+0x114>  // b.none
    2394:	7100081f 	cmp	w0, #0x2
    2398:	540000e0 	b.eq	23b4 <set_line_ctrl+0xd0>  // b.none
    239c:	14000018 	b	23fc <set_line_ctrl+0x118>
    23a0:	7100101f 	cmp	w0, #0x4
    23a4:	54000180 	b.eq	23d4 <set_line_ctrl+0xf0>  // b.none
    23a8:	7100141f 	cmp	w0, #0x5
    23ac:	540001e0 	b.eq	23e8 <set_line_ctrl+0x104>  // b.none
    23b0:	14000013 	b	23fc <set_line_ctrl+0x118>
		case NONE:
			break;
		case ODD:
			tmp |= UART_LCR_PARITY;
    23b4:	b9403fa0 	ldr	w0, [x29, #60]
    23b8:	321d0000 	orr	w0, w0, #0x8
    23bc:	b9003fa0 	str	w0, [x29, #60]
			break;
    23c0:	1400000f 	b	23fc <set_line_ctrl+0x118>
		case EVEN:
			tmp |= UART_LCR_PARITY | UART_LCR_EPAR;
    23c4:	b9403fa0 	ldr	w0, [x29, #60]
    23c8:	321d0400 	orr	w0, w0, #0x18
    23cc:	b9003fa0 	str	w0, [x29, #60]
			break;
    23d0:	1400000b 	b	23fc <set_line_ctrl+0x118>
		case MARK:
			tmp |= UART_LCR_PARITY | UART_LCR_SPAR;
    23d4:	b9403fa1 	ldr	w1, [x29, #60]
    23d8:	52800500 	mov	w0, #0x28                  	// #40
    23dc:	2a000020 	orr	w0, w1, w0
    23e0:	b9003fa0 	str	w0, [x29, #60]
			break;
    23e4:	14000006 	b	23fc <set_line_ctrl+0x118>
		case SPACE:
			tmp |= UART_LCR_PARITY | UART_LCR_EPAR | UART_LCR_SPAR;
    23e8:	b9403fa0 	ldr	w0, [x29, #60]
    23ec:	321d0800 	orr	w0, w0, #0x38
    23f0:	b9003fa0 	str	w0, [x29, #60]
			break;
    23f4:	14000002 	b	23fc <set_line_ctrl+0x118>
			break;
    23f8:	d503201f 	nop
	}

	val = readl(up->uart_base + UART_LCR);
    23fc:	f94017a0 	ldr	x0, [x29, #40]
    2400:	f9400000 	ldr	x0, [x0]
    2404:	91003000 	add	x0, x0, #0xc
    2408:	97ffff25 	bl	209c <readl>
    240c:	b9003ba0 	str	w0, [x29, #56]
	val &= ~GENMASK(5, 0);
    2410:	b9403ba0 	ldr	w0, [x29, #56]
    2414:	121a6400 	and	w0, w0, #0xffffffc0
    2418:	b9003ba0 	str	w0, [x29, #56]
	val |= tmp;
    241c:	b9403ba1 	ldr	w1, [x29, #56]
    2420:	b9403fa0 	ldr	w0, [x29, #60]
    2424:	2a000020 	orr	w0, w1, w0
    2428:	b9003ba0 	str	w0, [x29, #56]
	writel(up->uart_base + UART_LCR, val);
    242c:	f94017a0 	ldr	x0, [x29, #40]
    2430:	f9400000 	ldr	x0, [x0]
    2434:	91003000 	add	x0, x0, #0xc
    2438:	b9403ba1 	ldr	w1, [x29, #56]
    243c:	97ffff28 	bl	20dc <writel>
}
    2440:	d503201f 	nop
    2444:	a8c47bfd 	ldp	x29, x30, [sp], #64
    2448:	d65f03c0 	ret

000000000000244c <echo_test>:


void echo_test(struct uart_dat *up)
{
    244c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    2450:	910003fd 	mov	x29, sp
    2454:	f9000fa0 	str	x0, [x29, #24]
	unsigned int val;
//	enum PARITY_TYPE par;
	unsigned int lsr;

	/* enable clock */
	ckg_enable(up);
    2458:	f9400fa0 	ldr	x0, [x29, #24]
    245c:	97ffff32 	bl	2124 <ckg_enable>

	/* set baudrate in uart1 */
	set_baudrate(up, 115200);
    2460:	52984001 	mov	w1, #0xc200                	// #49664
    2464:	72a00021 	movk	w1, #0x1, lsl #16
    2468:	f9400fa0 	ldr	x0, [x29, #24]
    246c:	97ffff6b 	bl	2218 <set_baudrate>


	/* set line: 8bit data, 1bit stop, 0bit parity*/
//	par = EVEN;
	set_line_ctrl(up, 6, 1, EVEN);
    2470:	52800063 	mov	w3, #0x3                   	// #3
    2474:	52800022 	mov	w2, #0x1                   	// #1
    2478:	528000c1 	mov	w1, #0x6                   	// #6
    247c:	f9400fa0 	ldr	x0, [x29, #24]
    2480:	97ffff99 	bl	22e4 <set_line_ctrl>

#if 0
	*(volatile unsigned int *)0x1000104 = 0x1;
	*(volatile unsigned long *)0x1006100 = 0x0ULL;
#else
	request_irq(32);
    2484:	52800400 	mov	w0, #0x20                  	// #32
    2488:	97fff743 	bl	194 <request_irq>
#endif
	*(volatile unsigned int *)0x19400000 = 0xffff;
    248c:	d2a32800 	mov	x0, #0x19400000            	// #423624704
    2490:	529fffe1 	mov	w1, #0xffff                	// #65535
    2494:	b9000001 	str	w1, [x0]
	*(volatile unsigned int *)0x19400010 = 0xffff;
    2498:	d2800200 	mov	x0, #0x10                  	// #16
    249c:	f2a32800 	movk	x0, #0x1940, lsl #16
    24a0:	529fffe1 	mov	w1, #0xffff                	// #65535
    24a4:	b9000001 	str	w1, [x0]
	*(volatile unsigned int *)0x19400014 = 0x1;
    24a8:	d2800280 	mov	x0, #0x14                  	// #20
    24ac:	f2a32800 	movk	x0, #0x1940, lsl #16
    24b0:	52800021 	mov	w1, #0x1                   	// #1
    24b4:	b9000001 	str	w1, [x0]

	while(1)
	{
		lsr = readl(up->uart_base + 0x14);
    24b8:	f9400fa0 	ldr	x0, [x29, #24]
    24bc:	f9400000 	ldr	x0, [x0]
    24c0:	91005000 	add	x0, x0, #0x14
    24c4:	97fffef6 	bl	209c <readl>
    24c8:	b9002fa0 	str	w0, [x29, #44]
		if(lsr & 0x1) {
    24cc:	b9402fa0 	ldr	w0, [x29, #44]
    24d0:	12000000 	and	w0, w0, #0x1
    24d4:	7100001f 	cmp	w0, #0x0
    24d8:	54ffff00 	b.eq	24b8 <echo_test+0x6c>  // b.none
//			if(lsr & 0xe)
//				continue;
			val = *(volatile unsigned int *)0x18300000;
    24dc:	d2a30600 	mov	x0, #0x18300000            	// #405798912
    24e0:	b9400000 	ldr	w0, [x0]
    24e4:	b9002ba0 	str	w0, [x29, #40]
			*(volatile unsigned int *)0x18300000 = val;
    24e8:	d2a30600 	mov	x0, #0x18300000            	// #405798912
    24ec:	b9402ba1 	ldr	w1, [x29, #40]
    24f0:	b9000001 	str	w1, [x0]
		lsr = readl(up->uart_base + 0x14);
    24f4:	17fffff1 	b	24b8 <echo_test+0x6c>

00000000000024f8 <main>:
	}
}


int main(void)
{
    24f8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    24fc:	910003fd 	mov	x29, sp


	struct uart_dat *up = &ud;
    2500:	90000000 	adrp	x0, 2000 <exception_exit+0x14>
    2504:	91150000 	add	x0, x0, #0x540
    2508:	f9000fa0 	str	x0, [x29, #24]
	enum TEST_ID tst_id;
	uart_init(up);
    250c:	f9400fa0 	ldr	x0, [x29, #24]
    2510:	97ffff27 	bl	21ac <uart_init>

	tst_id = TEST_TYPE;
    2514:	52800020 	mov	w0, #0x1                   	// #1
    2518:	b90017a0 	str	w0, [x29, #20]
	switch(tst_id) {
    251c:	b94017a0 	ldr	w0, [x29, #20]
    2520:	7100041f 	cmp	w0, #0x1
    2524:	54000081 	b.ne	2534 <main+0x3c>  // b.any
		case ECHO_TEST:
			/* echo test */
			echo_test(up);
    2528:	f9400fa0 	ldr	x0, [x29, #24]
    252c:	97ffffc8 	bl	244c <echo_test>
			break;
    2530:	d503201f 	nop
	}

	return 0;
    2534:	52800000 	mov	w0, #0x0                   	// #0
}
    2538:	a8c27bfd 	ldp	x29, x30, [sp], #32
    253c:	d65f03c0 	ret

Disassembly of section .bss:

0000000000002540 <_bss_start>:
	...

Disassembly of section .debug_line:

0000000000000000 <.debug_line>:
	adr	x0, vectors
   0:	000000a5 	.inst	0x000000a5 ; undefined
	switch_el x1, 3f, 2f, 1f
   4:	001e0002 	.inst	0x001e0002 ; undefined
   8:	01040000 	.inst	0x01040000 ; undefined
   c:	000d0efb 	.inst	0x000d0efb ; undefined
  10:	01010101 	.inst	0x01010101 ; undefined
  14:	01000000 	.inst	0x01000000 ; undefined
  18:	00010000 	.inst	0x00010000 ; undefined
  1c:	72617473 	.inst	0x72617473 ; undefined
3:	msr	vbar_el3, x0
  20:	00532e74 	.inst	0x00532e74 ; undefined
	mrs	x0, scr_el3
  24:	00000000 	.inst	0x00000000 ; undefined
	orr	x0, x0, #0xf			/* SCR_EL3.NS|IRQ|FIQ|EA */
  28:	00020900 	.inst	0x00020900 ; undefined
	msr	scr_el3, x0
  2c:	00000000 	.inst	0x00000000 ; undefined
	msr	cptr_el3, xzr			/* Enable FP/SIMD */
  30:	1a000000 	adc	w0, w0, w0
	b	0f
  34:	21217521 	.inst	0x21217521 ; undefined
2:	msr	vbar_el2, x0
  38:	21212121 	.inst	0x21212121 ; undefined
	mov	x0, #0x33ff
  3c:	21212121 	.inst	0x21212121 ; undefined
	msr	cptr_el2, x0			/* Enable FP/SIMD */
  40:	21232121 	.inst	0x21232121 ; undefined
	b	0f
  44:	22212121 	.inst	0x22212121 ; undefined
1:	msr	vbar_el1, x0
  48:	22212121 	.inst	0x22212121 ; undefined
	mov	x0, #3 << 20
  4c:	21212121 	.inst	0x21212121 ; undefined
	msr	cpacr_el1, x0			/* Enable FP/SIMD */
  50:	25242121 	.inst	0x25242121 ; undefined
	adr x0, _b_start
  54:	21212122 	.inst	0x21212122 ; undefined
	ldr x0, [x0]
  58:	21212121 	.inst	0x21212121 ; undefined
	adr x1, _b_end
  5c:	22212121 	.inst	0x22212121 ; undefined
	ldr x1, [x1]
  60:	21212127 	.inst	0x21212127 ; undefined
	mov x2, #0x0
  64:	21212121 	.inst	0x21212121 ; undefined
	str x2, [x0]
  68:	21212121 	.inst	0x21212121 ; undefined
	add x0, x0, #8
  6c:	21212123 	.inst	0x21212123 ; undefined
	cmp x0, x1
  70:	21212121 	.inst	0x21212121 ; undefined
	ble clbss_l
  74:	21212121 	.inst	0x21212121 ; undefined
	bl gic_init_secure
  78:	21212121 	.inst	0x21212121 ; undefined
	bl gic_init_secure_percpu
  7c:	22212121 	.inst	0x22212121 ; undefined
	msr daifclr, #0x3
  80:	21212221 	.inst	0x21212221 ; undefined
	adr x0, _stack_top
  84:	21212221 	.inst	0x21212221 ; undefined
	ldr x0, [x0]
  88:	21212121 	.inst	0x21212121 ; undefined
	mov sp, x0
  8c:	21212121 	.inst	0x21212121 ; undefined
	bl	main
  90:	21242121 	.inst	0x21242121 ; undefined
	ldr x0,=GICD_BASE
  94:	21212121 	.inst	0x21212121 ; undefined
	mov	w9, #0x37		/* EnableGrp0 | EnableGrp1NS */
  98:	22212121 	.inst	0x22212121 ; undefined
	str	w9, [x0, GICD_CTLR]	/* Secure GICD_CTLR */
  9c:	21212121 	.inst	0x21212121 ; undefined
	ldr	w9, [x0, GICD_TYPER]
  a0:	02212121 	.inst	0x02212121 ; undefined
	and	w10, w9, #0x1f		/* ITLinesNumber */
  a4:	010009cf 	.inst	0x010009cf ; undefined
	cbz	w10, 6f			/* No SPIs */
  a8:	00009201 	.inst	0x00009201 ; undefined
	add	x11, x0, (GICD_IGROUPRn + 4)
  ac:	23000200 	.inst	0x23000200 ; undefined
	add	x12, x0, (GICD_IGROUPMODRn + 4)
  b0:	04000000 	add	z0.b, p0/m, z0.b, z0.b
	mov	w9, #~0
  b4:	0d0efb01 	.inst	0x0d0efb01 ; undefined
5:	str	w9, [x11], #0x4
  b8:	01010100 	.inst	0x01010100 ; undefined
	str	wzr, [x12], #0x4	/* Config SPIs as Group1NS */
  bc:	00000001 	.inst	0x00000001 ; undefined
	sub	w10, w10, #0x1
  c0:	01000001 	.inst	0x01000001 ; undefined
	cbnz	w10, 5b
  c4:	63786500 	.inst	0x63786500 ; undefined
	ret
  c8:	69747065 	ldpsw	x5, x28, [x3, #-96]
	ldr 	x0,=GICR_BASE
  cc:	2e736e6f 	umin	v15.4h, v19.4h, v19.4h
	mrs	x10, mpidr_el1
  d0:	00000053 	.inst	0x00000053 ; undefined
	lsr	x9, x10, #32
  d4:	09000000 	.inst	0x09000000 ; undefined
	bfi	x10, x9, #24, #8	/* w10 is aff3:aff2:aff1:aff0 */
  d8:	00180002 	.inst	0x00180002 ; undefined
	lsr	x10, x10, #0x8
  dc:	00000000 	.inst	0x00000000 ; undefined
	mov	x9, x0
  e0:	01370300 	.inst	0x01370300 ; undefined
7:	ldr	x11, [x9, GICR_TYPER]
  e4:	e708e708 	.inst	0xe708e708 ; undefined
	lsr	x11, x11, #32		/* w11 is aff3:aff2:aff1:aff0 */
  e8:	e708e708 	.inst	0xe708e708 ; undefined
	cmp	w10, w11
  ec:	e708e708 	.inst	0xe708e708 ; undefined
	b.eq	8f
  f0:	0824e708 	.inst	0x0824e708 ; undefined
	add	x9, x9, #(2 << 16)
  f4:	232121e5 	.inst	0x232121e5 ; undefined
	b	7b
  f8:	2121e508 	.inst	0x2121e508 ; undefined
8:	mov	w10, #0x0
  fc:	21e50823 	.inst	0x21e50823 ; undefined
	str	w10, [x9, GICR_PWRR]
 100:	e5082321 	.inst	0xe5082321 ; undefined
	nop
 104:	08232121 	.inst	0x08232121 ; undefined
	nop
 108:	232121e5 	.inst	0x232121e5 ; undefined
	nop
 10c:	2121e508 	.inst	0x2121e508 ; undefined
	mov	w10, #~0x2
 110:	e5082321 	.inst	0xe5082321 ; undefined
	ldr	w11, [x9, GICR_WAKER]
 114:	08232121 	.inst	0x08232121 ; undefined
	and	w11, w11, w10		/* Clear ProcessorSleep */
 118:	222121e5 	.inst	0x222121e5 ; undefined
	str	w11, [x9, GICR_WAKER]
 11c:	21752123 	.inst	0x21752123 ; undefined
	dsb	st
 120:	22212121 	.inst	0x22212121 ; undefined
	isb
 124:	21212121 	.inst	0x21212121 ; undefined
9:	ldr	w10, [x9, GICR_WAKER]
 128:	21212121 	.inst	0x21212121 ; undefined
	tbnz	w10, #2, 9b		/* Wait Children be Alive */
 12c:	21212121 	.inst	0x21212121 ; undefined
	add	x10, x9, #(1 << 16)	/* SGI_Base */
 130:	23212121 	.inst	0x23212121 ; undefined
	mov	w11, #~0
 134:	23212121 	.inst	0x23212121 ; undefined
	str	w11, [x10, GICR_IGROUPRn]
 138:	01022121 	.inst	0x01022121 ; undefined
	str	wzr, [x10, GICR_IGROUPMODRn]	/* SGIs|PPIs Group1NS */
 13c:	a5010100 	ld1rqw	{z0.s}, p0/z, [x8, x1, lsl #2]
	mov	w11, #0x1		/* Enable SGI 0 */
 140:	02000000 	.inst	0x02000000 ; undefined
	str	w11, [x10, GICR_ISENABLERn]
 144:	00002900 	.inst	0x00002900 ; undefined
	mrs	x10, ICC_SRE_EL3
 148:	fb010400 	.inst	0xfb010400 ; undefined
	orr	x10, x10, #0xf		/* SRE & Disable IRQ/FIQ Bypass & */
 14c:	01000d0e 	.inst	0x01000d0e ; undefined
	msr	ICC_SRE_EL3, x10
 150:	00010101 	.inst	0x00010101 ; undefined
	isb
 154:	00010000 	.inst	0x00010000 ; undefined
	mrs	x10, ICC_SRE_EL2
 158:	6d000100 	stp	d0, d0, [x8]
	orr	x10, x10, #0xf		/* SRE & Disable IRQ/FIQ Bypass & */
 15c:	2e6e6961 	.inst	0x2e6e6961 ; undefined
	msr	ICC_SRE_EL2, x10
 160:	00000063 	.inst	0x00000063 ; undefined
	isb
 164:	72617500 	.inst	0x72617500 ; undefined
	mov	x10, #0x3		/* EnableGrp1NS | EnableGrp1S */
 168:	2e635f74 	uqrshl	v20.4h, v27.4h, v3.4h
	msr	ICC_IGRPEN1_EL3, x10
 16c:	00000068 	.inst	0x00000068 ; undefined
	isb
 170:	09000000 	.inst	0x09000000 ; undefined
	msr	ICC_CTLR_EL3, xzr
 174:	00207c02 	.inst	0x00207c02 ; NYI
	isb
 178:	00000000 	.inst	0x00000000 ; undefined
	msr	ICC_CTLR_EL1, xzr	/* NonSecure ICC_CTLR_EL1 */
 17c:	3d2f1700 	str	b0, [x24, #3013]
	isb
 180:	213d3040 	.inst	0x213d3040 ; undefined
	mov	x10, #0x1 << 7		/* Non-Secure access to ICC_PMR_EL1 */
 184:	213d3031 	.inst	0x213d3031 ; undefined
	msr	ICC_PMR_EL1, x10
 188:	3f3d3d31 	.inst	0x3f3d3d31 ; undefined
	isb
 18c:	3f3f3d3d 	.inst	0x3f3f3d3d ; undefined
	ret
 190:	594c594b 	.inst	0x594c594b ; undefined
	ldr x1,=GICD_BASE
 194:	2f3f5959 	.inst	0x2f3f5959 ; undefined
	add x1,x1,#0x100
 198:	3d3d3d3d 	str	b29, [x9, #3919]
	lsr x2,x0,#0x5
 19c:	3f3d3d4d 	.inst	0x3f3d3d4d ; undefined
	lsl x2,x2,#0x2
 1a0:	5a3d594d 	.inst	0x5a3d594d ; undefined
	add x1,x1,x2
 1a4:	3d927575 	str	q21, [x11, #18896]
	and x2,x0,#0x1f
 1a8:	3c100359 	stur	b25, [x26, #-256]
	mov x3,#0x1
 1ac:	1d692267 	.inst	0x1d692267 ; undefined
	lsl x2,x3,x2
 1b0:	3d223d5d 	str	b29, [x10, #2191]
	str w2,[x1]
 1b4:	3d233d22 	str	b2, [x9, #2255]
	ldr x1,=GICD_BASE
 1b8:	223de83e 	.inst	0x223de83e ; undefined
	add x1,x1,#0x6000
 1bc:	224b223d 	.inst	0x224b223d ; undefined
	lsl x2,x0,#0x3
 1c0:	2074033d 	.inst	0x2074033d ; undefined
	add x1,x1,x2
 1c4:	59200f03 	.inst	0x59200f03 ; undefined
	mov x3,#0x0
 1c8:	40594b3d 	.inst	0x40594b3d ; undefined
	str x3,[x1]
 1cc:	5e4f3142 	.inst	0x5e4f3142 ; undefined
	isb
 1d0:	4e4b3d30 	frecps	v16.8h, v9.8h, v11.8h
	ret
 1d4:	373d4d59 	tbnz	w25, #7, ffffffffffffab7c <_bss_end+0xffffffffffff861c>
 1d8:	31200c03 	adds	w3, w0, #0x803
 1dc:	3f2f303e 	.inst	0x3f2f303e ; undefined
 1e0:	0221232f 	.inst	0x0221232f ; undefined
 1e4:	01010002 	.inst	0x01010002 ; undefined

Disassembly of section .debug_info:

0000000000000000 <.debug_info>:
	adr	x0, vectors
   0:	00000066 	.inst	0x00000066 ; undefined
	switch_el x1, 3f, 2f, 1f
   4:	00000002 	.inst	0x00000002 ; undefined
   8:	01080000 	.inst	0x01080000 ; undefined
	...
  18:	00001510 	.inst	0x00001510 ; undefined
  1c:	00000000 	.inst	0x00000000 ; undefined
3:	msr	vbar_el3, x0
  20:	72617473 	.inst	0x72617473 ; undefined
	mrs	x0, scr_el3
  24:	00532e74 	.inst	0x00532e74 ; undefined
	orr	x0, x0, #0xf			/* SCR_EL3.NS|IRQ|FIQ|EA */
  28:	6d6f682f 	ldp	d15, d26, [x1, #-272]
	msr	scr_el3, x0
  2c:	6f732f65 	.inst	0x6f732f65 ; undefined
	msr	cptr_el3, xzr			/* Enable FP/SIMD */
  30:	772f676e 	.inst	0x772f676e ; undefined
	b	0f
  34:	736b726f 	.inst	0x736b726f ; undefined
2:	msr	vbar_el2, x0
  38:	65636170 	fnmls	z16.h, p0/m, z11.h, z3.h
	mov	x0, #0x33ff
  3c:	6168732f 	.inst	0x6168732f ; undefined
	msr	cptr_el2, x0			/* Enable FP/SIMD */
  40:	6d2f6572 	stp	d18, d25, [x11, #-272]
	b	0f
  44:	74696779 	.inst	0x74696779 ; undefined
1:	msr	vbar_el1, x0
  48:	63696d2f 	.inst	0x63696d2f ; undefined
	mov	x0, #3 << 20
  4c:	6f636f72 	.inst	0x6f636f72 ; undefined
	msr	cpacr_el1, x0			/* Enable FP/SIMD */
  50:	752f6564 	.inst	0x752f6564 ; undefined
	adr x0, _b_start
  54:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
	ldr x0, [x0]
  58:	4e470063 	.inst	0x4e470063 ; undefined
	adr x1, _b_end
  5c:	53412055 	.inst	0x53412055 ; undefined
	ldr x1, [x1]
  60:	322e3220 	orr	w0, w17, #0x7ffc0000
	mov x2, #0x0
  64:	00322e38 	.inst	0x00322e38 ; NYI
	str x2, [x0]
  68:	006b8001 	.inst	0x006b8001 ; undefined
	add x0, x0, #8
  6c:	00020000 	.inst	0x00020000 ; undefined
	cmp x0, x1
  70:	00000014 	.inst	0x00000014 ; undefined
	ble clbss_l
  74:	00a90108 	.inst	0x00a90108 ; undefined
	bl gic_init_secure
  78:	18000000 	ldr	w0, 78 <clbss_l+0x10>
	bl gic_init_secure_percpu
  7c:	00000000 	.inst	0x00000000 ; undefined
	msr daifclr, #0x3
  80:	207c0000 	.inst	0x207c0000 ; undefined
	adr x0, _stack_top
  84:	00000000 	.inst	0x00000000 ; undefined
	ldr x0, [x0]
  88:	78650000 	ldaddlh	w5, w0, [x0]
	mov sp, x0
  8c:	74706563 	.inst	0x74706563 ; undefined
	bl	main
  90:	736e6f69 	.inst	0x736e6f69 ; undefined
	ldr x0,=GICD_BASE
  94:	2f00532e 	.inst	0x2f00532e ; undefined
	mov	w9, #0x37		/* EnableGrp0 | EnableGrp1NS */
  98:	656d6f68 	fnmls	z8.h, p3/m, z27.h, z13.h
	str	w9, [x0, GICD_CTLR]	/* Secure GICD_CTLR */
  9c:	6e6f732f 	uabdl2	v15.4s, v25.8h, v15.8h
	ldr	w9, [x0, GICD_TYPER]
  a0:	6f772f67 	.inst	0x6f772f67 ; undefined
	and	w10, w9, #0x1f		/* ITLinesNumber */
  a4:	70736b72 	adr	x18, e6e13 <_bss_end+0xe48b3>
	cbz	w10, 6f			/* No SPIs */
  a8:	2f656361 	umlsl	v1.4s, v27.4h, v5.h[2]
	add	x11, x0, (GICD_IGROUPRn + 4)
  ac:	72616873 	.inst	0x72616873 ; undefined
	add	x12, x0, (GICD_IGROUPMODRn + 4)
  b0:	796d2f65 	ldrh	w5, [x27, #5782]
	mov	w9, #~0
  b4:	2f746967 	umlsl	v7.4s, v11.4h, v4.h[7]
5:	str	w9, [x11], #0x4
  b8:	7263696d 	.inst	0x7263696d ; undefined
	str	wzr, [x12], #0x4	/* Config SPIs as Group1NS */
  bc:	646f636f 	.inst	0x646f636f ; undefined
	sub	w10, w10, #0x1
  c0:	61752f65 	.inst	0x61752f65 ; undefined
	cbnz	w10, 5b
  c4:	635f7472 	.inst	0x635f7472 ; undefined
	ret
  c8:	554e4700 	.inst	0x554e4700 ; undefined
	ldr 	x0,=GICR_BASE
  cc:	20534120 	.inst	0x20534120 ; undefined
	mrs	x10, mpidr_el1
  d0:	38322e32 	.inst	0x38322e32 ; undefined
	lsr	x9, x10, #32
  d4:	0100322e 	.inst	0x0100322e ; undefined
	bfi	x10, x9, #24, #8	/* w10 is aff3:aff2:aff1:aff0 */
  d8:	0003b080 	.inst	0x0003b080 ; undefined
	lsr	x10, x10, #0x8
  dc:	28000400 	stnp	w0, w1, [x0]
	mov	x9, x0
  e0:	08000000 	stxrb	w0, w0, [x0]
7:	ldr	x11, [x9, GICR_TYPER]
  e4:	00010e01 	.inst	0x00010e01 ; undefined
	lsr	x11, x11, #32		/* w11 is aff3:aff2:aff1:aff0 */
  e8:	004e0c00 	.inst	0x004e0c00 ; undefined
	cmp	w10, w11
  ec:	000d0000 	.inst	0x000d0000 ; undefined
	b.eq	8f
  f0:	207c0000 	.inst	0x207c0000 ; undefined
	add	x9, x9, #(2 << 16)
  f4:	00000000 	.inst	0x00000000 ; undefined
	b	7b
  f8:	04c40000 	.inst	0x04c40000 ; undefined
8:	mov	w10, #0x0
  fc:	00000000 	.inst	0x00000000 ; undefined
	str	w10, [x9, GICR_PWRR]
 100:	013f0000 	.inst	0x013f0000 ; undefined
	nop
 104:	45020000 	.inst	0x45020000 ; undefined
	nop
 108:	20000000 	.inst	0x20000000 ; undefined
	nop
 10c:	00769c02 	.inst	0x00769c02 ; undefined
	mov	w10, #~0x2
 110:	49030000 	.inst	0x49030000 ; undefined
	ldr	w11, [x9, GICR_WAKER]
 114:	02000001 	.inst	0x02000001 ; undefined
	and	w11, w11, w10		/* Clear ProcessorSleep */
 118:	0000769d 	.inst	0x0000769d ; undefined
	str	w11, [x9, GICR_WAKER]
 11c:	62030000 	.inst	0x62030000 ; undefined
	dsb	st
 120:	02000000 	.inst	0x02000000 ; undefined
	isb
 124:	0000769e 	.inst	0x0000769e ; undefined
9:	ldr	w10, [x9, GICR_WAKER]
 128:	5d030800 	.inst	0x5d030800 ; undefined
	tbnz	w10, #2, 9b		/* Wait Children be Alive */
 12c:	02000001 	.inst	0x02000001 ; undefined
	add	x10, x9, #(1 << 16)	/* SGI_Base */
 130:	00007d9f 	.inst	0x00007d9f ; undefined
	mov	w11, #~0
 134:	6e031000 	ext	v0.16b, v0.16b, v3.16b, #2
	str	w11, [x10, GICR_IGROUPRn]
 138:	02000001 	.inst	0x02000001 ; undefined
	str	wzr, [x10, GICR_IGROUPMODRn]	/* SGIs|PPIs Group1NS */
 13c:	00007da0 	.inst	0x00007da0 ; undefined
	mov	w11, #0x1		/* Enable SGI 0 */
 140:	d4031400 	.inst	0xd4031400 ; undefined
	str	w11, [x10, GICR_ISENABLERn]
 144:	02000000 	.inst	0x02000000 ; undefined
	mrs	x10, ICC_SRE_EL3
 148:	000076a1 	.inst	0x000076a1 ; undefined
	orr	x10, x10, #0xf		/* SRE & Disable IRQ/FIQ Bypass & */
 14c:	04001800 	add	z0.b, p6/m, z0.b, z0.b
	msr	ICC_SRE_EL3, x10
 150:	00860708 	.inst	0x00860708 ; undefined
	isb
 154:	04040000 	.inst	0x04040000 ; undefined
	mrs	x10, ICC_SRE_EL2
 158:	00008b07 	.inst	0x00008b07 ; undefined
	orr	x10, x10, #0xf		/* SRE & Disable IRQ/FIQ Bypass & */
 15c:	00ee0500 	.inst	0x00ee0500 ; undefined
	msr	ICC_SRE_EL2, x10
 160:	04070000 	.inst	0x04070000 ; undefined
	isb
 164:	0000007d 	.inst	0x0000007d ; undefined
	mov	x10, #0x3		/* EnableGrp1NS | EnableGrp1S */
 168:	009ca502 	.inst	0x009ca502 ; undefined
	msr	ICC_IGRPEN1_EL3, x10
 16c:	b2060000 	orr	x0, x0, #0x400000004000000
	isb
 170:	01000000 	.inst	0x01000000 ; undefined
	msr	ICC_CTLR_EL3, xzr
 174:	006f0500 	.inst	0x006f0500 ; undefined
	isb
 178:	04070000 	.inst	0x04070000 ; undefined
	msr	ICC_CTLR_EL1, xzr	/* NonSecure ICC_CTLR_EL1 */
 17c:	0000007d 	.inst	0x0000007d ; undefined
	isb
 180:	00cca902 	.inst	0x00cca902 ; undefined
	mov	x10, #0x1 << 7		/* Non-Secure access to ICC_PMR_EL1 */
 184:	09060000 	.inst	0x09060000 ; undefined
	msr	ICC_PMR_EL1, x10
 188:	01000001 	.inst	0x01000001 ; undefined
	isb
 18c:	44444f07 	.inst	0x44444f07 ; undefined
	ret
 190:	98060200 	ldrsw	x0, c1d0 <_bss_end+0x9c70>
	ldr x1,=GICD_BASE
 194:	03000000 	.inst	0x03000000 ; undefined
	add x1,x1,#0x100
 198:	0000ca06 	.inst	0x0000ca06 ; undefined
	lsr x2,x0,#0x5
 19c:	55060400 	.inst	0x55060400 ; undefined
	lsl x2,x2,#0x2
 1a0:	05000000 	orr	z0.s, z0.s, #0x1
	add x1,x1,x2
 1a4:	64750800 	.inst	0x64750800 ; undefined
	and x2,x0,#0x1f
 1a8:	2d030100 	stp	s0, s0, [x8, #24]
	mov x3,#0x1
 1ac:	09000000 	.inst	0x09000000 ; undefined
	lsl x2,x3,x2
 1b0:	00254003 	.inst	0x00254003 ; NYI
	str w2,[x1]
 1b4:	00000000 	.inst	0x00000000 ; undefined
	ldr x1,=GICD_BASE
 1b8:	00cf0900 	.inst	0x00cf0900 ; undefined
	add x1,x1,#0x6000
 1bc:	b0010000 	adrp	x0, 2001000 <_bss_end+0x1ffeaa0>
	lsl x2,x0,#0x3
 1c0:	0000011d 	.inst	0x0000011d ; undefined
	add x1,x1,x2
 1c4:	000024f8 	.inst	0x000024f8 ; undefined
	mov x3,#0x0
 1c8:	00000000 	.inst	0x00000000 ; undefined
	str x3,[x1]
 1cc:	00000048 	.inst	0x00000048 ; undefined
	isb
 1d0:	00000000 	.inst	0x00000000 ; undefined
	ret
 1d4:	011d9c01 	.inst	0x011d9c01 ; undefined
 1d8:	75080000 	.inst	0x75080000 ; undefined
 1dc:	b4010070 	cbz	x16, 21e8 <uart_init+0x3c>
 1e0:	00000124 	.inst	0x00000124 ; undefined
 1e4:	0a789102 	.inst	0x0a789102 ; undefined
 1e8:	0000005b 	.inst	0x0000005b ; undefined
 1ec:	0084b501 	.inst	0x0084b501 ; undefined
 1f0:	91020000 	add	x0, x0, #0x80
 1f4:	040b0074 	umin	z20.b, p0/m, z20.b, z3.b
 1f8:	746e6905 	.inst	0x746e6905 ; undefined
 1fc:	2d080c00 	stp	s0, s3, [x0, #64]
 200:	0d000000 	st1	{v0.b}[0], [x0]
 204:	00000153 	.inst	0x00000153 ; undefined
 208:	244c8801 	cmpge	p1.h, p2/z, z0.h, z12.h
 20c:	00000000 	.inst	0x00000000 ; undefined
 210:	00ac0000 	.inst	0x00ac0000 ; undefined
 214:	00000000 	.inst	0x00000000 ; undefined
 218:	9c010000 	ldr	q0, 2218 <set_baudrate>
 21c:	00000171 	.inst	0x00000171 ; undefined
 220:	0070750e 	.inst	0x0070750e ; undefined
 224:	01248801 	.inst	0x01248801 ; undefined
 228:	91020000 	add	x0, x0, #0x80
 22c:	61760868 	.inst	0x61760868 ; undefined
 230:	8a01006c 	and	x12, x3, x1
 234:	0000007d 	.inst	0x0000007d ; undefined
 238:	08789102 	.inst	0x08789102 ; undefined
 23c:	0072736c 	.inst	0x0072736c ; undefined
 240:	007d8c01 	.inst	0x007d8c01 ; undefined
 244:	91020000 	add	x0, x0, #0x80
 248:	fb0d007c 	.inst	0xfb0d007c ; undefined
 24c:	01000000 	.inst	0x01000000 ; undefined
 250:	0022e459 	.inst	0x0022e459 ; NYI
 254:	00000000 	.inst	0x00000000 ; undefined
 258:	00016800 	.inst	0x00016800 ; undefined
 25c:	00000000 	.inst	0x00000000 ; undefined
 260:	e29c0100 	.inst	0xe29c0100 ; undefined
 264:	0e000001 	tbl	v1.8b, {v0.16b}, v0.8b
 268:	01007075 	.inst	0x01007075 ; undefined
 26c:	00012459 	.inst	0x00012459 ; undefined
 270:	68910200 	.inst	0x68910200 ; undefined
 274:	00009d0f 	.inst	0x00009d0f ; undefined
 278:	7d590100 	ldr	h0, [x8, #3200]
 27c:	02000000 	.inst	0x02000000 ; undefined
 280:	f60f6491 	.inst	0xf60f6491 ; undefined
 284:	01000000 	.inst	0x01000000 ; undefined
 288:	00007d5a 	.inst	0x00007d5a ; undefined
 28c:	60910200 	.inst	0x60910200 ; undefined
 290:	7261700e 	.inst	0x7261700e ; undefined
 294:	9c5a0100 	ldr	q0, b42b4 <_bss_end+0xb1d54>
 298:	02000000 	.inst	0x02000000 ; undefined
 29c:	76085c91 	.inst	0x76085c91 ; undefined
 2a0:	01006c61 	.inst	0x01006c61 ; undefined
 2a4:	00007d5c 	.inst	0x00007d5c ; undefined
 2a8:	78910200 	ldursh	x0, [x16, #-240]
 2ac:	706d7408 	adr	x8, db12f <_bss_end+0xd8bcf>
 2b0:	7d5c0100 	ldr	h0, [x8, #3584]
 2b4:	02000000 	.inst	0x02000000 ; undefined
 2b8:	0d007c91 	.inst	0x0d007c91 ; undefined
 2bc:	00000000 	.inst	0x00000000 ; undefined
 2c0:	22183d01 	.inst	0x22183d01 ; undefined
 2c4:	00000000 	.inst	0x00000000 ; undefined
 2c8:	00cc0000 	.inst	0x00cc0000 ; undefined
 2cc:	00000000 	.inst	0x00000000 ; undefined
 2d0:	9c010000 	ldr	q0, 22d0 <set_baudrate+0xb8>
 2d4:	00000237 	.inst	0x00000237 ; undefined
 2d8:	0070750e 	.inst	0x0070750e ; undefined
 2dc:	01243d01 	.inst	0x01243d01 ; undefined
 2e0:	91020000 	add	x0, x0, #0x80
 2e4:	00e90f68 	.inst	0x00e90f68 ; undefined
 2e8:	3d010000 	str	b0, [x0, #64]
 2ec:	0000007d 	.inst	0x0000007d ; undefined
 2f0:	08649102 	.inst	0x08649102 ; undefined
 2f4:	00766964 	.inst	0x00766964 ; undefined
 2f8:	007d3f01 	.inst	0x007d3f01 ; undefined
 2fc:	91020000 	add	x0, x0, #0x80
 300:	61760878 	.inst	0x61760878 ; undefined
 304:	3f01006c 	.inst	0x3f01006c ; undefined
 308:	0000007d 	.inst	0x0000007d ; undefined
 30c:	007c9102 	.inst	0x007c9102 ; undefined
 310:	0000df10 	.inst	0x0000df10 ; undefined
 314:	ac300100 	stnp	q0, q0, [x8, #-512]
 318:	00000021 	.inst	0x00000021 ; undefined
 31c:	6c000000 	stnp	d0, d0, [x0]
 320:	00000000 	.inst	0x00000000 ; undefined
 324:	01000000 	.inst	0x01000000 ; undefined
 328:	0002629c 	.inst	0x0002629c ; undefined
 32c:	70750e00 	adr	x0, ea4ef <_bss_end+0xe7f8f>
 330:	24300100 	cmphs	p0.b, p0/z, z8.b, #64
 334:	02000001 	.inst	0x02000001 ; undefined
 338:	0d007891 	st3	{v17.h-v19.h}[3], [x4]
 33c:	000000a2 	.inst	0x000000a2 ; undefined
 340:	21242301 	.inst	0x21242301 ; undefined
 344:	00000000 	.inst	0x00000000 ; undefined
 348:	00880000 	.inst	0x00880000 ; undefined
 34c:	00000000 	.inst	0x00000000 ; undefined
 350:	9c010000 	ldr	q0, 2350 <set_line_ctrl+0x6c>
 354:	0000029b 	.inst	0x0000029b ; undefined
 358:	0070750e 	.inst	0x0070750e ; undefined
 35c:	01242301 	.inst	0x01242301 ; undefined
 360:	91020000 	add	x0, x0, #0x80
 364:	61760868 	.inst	0x61760868 ; undefined
 368:	2501006c 	cmpge	p12.b, p0/z, z3.b, #1
 36c:	0000007d 	.inst	0x0000007d ; undefined
 370:	007c9102 	.inst	0x007c9102 ; undefined
 374:	0000c310 	.inst	0x0000c310 ; undefined
 378:	001e0100 	.inst	0x001e0100 ; undefined
 37c:	00000021 	.inst	0x00000021 ; undefined
 380:	24000000 	cmphs	p0.b, p0/z, z0.b, z0.b
 384:	00000000 	.inst	0x00000000 ; undefined
 388:	01000000 	.inst	0x01000000 ; undefined
 38c:	0002d59c 	.inst	0x0002d59c ; undefined
 390:	00ad0f00 	.inst	0x00ad0f00 ; undefined
 394:	1e010000 	.inst	0x1e010000 ; undefined
 398:	00000076 	.inst	0x00000076 ; undefined
 39c:	0e789102 	sqdmlal	v2.4s, v8.4h, v24.4h
 3a0:	006c6176 	.inst	0x006c6176 ; undefined
 3a4:	00761e01 	.inst	0x00761e01 ; undefined
 3a8:	91020000 	add	x0, x0, #0x80
 3ac:	bc100070 	stur	s16, [x3, #-256]
 3b0:	01000000 	.inst	0x01000000 ; undefined
 3b4:	0020dc19 	.inst	0x0020dc19 ; NYI
 3b8:	00000000 	.inst	0x00000000 ; undefined
 3bc:	00002400 	.inst	0x00002400 ; undefined
 3c0:	00000000 	.inst	0x00000000 ; undefined
 3c4:	0f9c0100 	.inst	0x0f9c0100 ; undefined
 3c8:	0f000003 	.inst	0x0f000003 ; undefined
 3cc:	000000ad 	.inst	0x000000ad ; undefined
 3d0:	00761901 	.inst	0x00761901 ; undefined
 3d4:	91020000 	add	x0, x0, #0x80
 3d8:	61760e78 	.inst	0x61760e78 ; undefined
 3dc:	1901006c 	.inst	0x1901006c ; undefined
 3e0:	0000007d 	.inst	0x0000007d ; undefined
 3e4:	00749102 	.inst	0x00749102 ; undefined
 3e8:	00003f11 	.inst	0x00003f11 ; undefined
 3ec:	76120100 	.inst	0x76120100 ; undefined
 3f0:	bc000000 	stur	s0, [x0]
 3f4:	00000020 	.inst	0x00000020 ; undefined
 3f8:	20000000 	.inst	0x20000000 ; undefined
 3fc:	00000000 	.inst	0x00000000 ; undefined
 400:	01000000 	.inst	0x01000000 ; undefined
 404:	00034d9c 	.inst	0x00034d9c ; undefined
 408:	00ad0f00 	.inst	0x00ad0f00 ; undefined
 40c:	12010000 	and	w0, w0, #0x80000000
 410:	00000076 	.inst	0x00000076 ; undefined
 414:	08689102 	.inst	0x08689102 ; undefined
 418:	006c6176 	.inst	0x006c6176 ; undefined
 41c:	00761401 	.inst	0x00761401 ; undefined
 420:	91020000 	add	x0, x0, #0x80
 424:	68110078 	.inst	0x68110078 ; undefined
 428:	01000001 	.inst	0x01000001 ; undefined
 42c:	00007d0b 	.inst	0x00007d0b ; undefined
 430:	00209c00 	.inst	0x00209c00 ; NYI
 434:	00000000 	.inst	0x00000000 ; undefined
 438:	00002000 	.inst	0x00002000 ; undefined
 43c:	00000000 	.inst	0x00000000 ; undefined
 440:	8b9c0100 	add	x0, x8, x28, asr #0
 444:	0f000003 	.inst	0x0f000003 ; undefined
 448:	000000ad 	.inst	0x000000ad ; undefined
 44c:	00760b01 	.inst	0x00760b01 ; undefined
 450:	91020000 	add	x0, x0, #0x80
 454:	61760868 	.inst	0x61760868 ; undefined
 458:	0d01006c 	.inst	0x0d01006c ; undefined
 45c:	0000007d 	.inst	0x0000007d ; undefined
 460:	007c9102 	.inst	0x007c9102 ; undefined
 464:	00007b12 	.inst	0x00007b12 ; undefined
 468:	7c050100 	stur	h0, [x8, #80]
 46c:	00000020 	.inst	0x00000020 ; undefined
 470:	20000000 	.inst	0x20000000 ; undefined
 474:	00000000 	.inst	0x00000000 ; undefined
 478:	01000000 	.inst	0x01000000 ; undefined
 47c:	72690e9c 	.inst	0x72690e9c ; undefined
 480:	05010071 	orr	z17.s, z17.s, #0xf
 484:	0000007d 	.inst	0x0000007d ; undefined
 488:	007c9102 	.inst	0x007c9102 ; undefined
	...

Disassembly of section .debug_abbrev:

0000000000000000 <.debug_abbrev>:
	adr	x0, vectors
   0:	10001101 	adr	x1, 220 <_b_start+0x20>
	switch_el x1, 3f, 2f, 1f
   4:	12011106 	and	w6, w8, #0x8000000f
   8:	1b080301 	madd	w1, w24, w8, w0
   c:	13082508 	sbfx	w8, w8, #8, #2
  10:	00000005 	.inst	0x00000005 ; undefined
  14:	10001101 	adr	x1, 234 <_b_start+0x34>
  18:	12011106 	and	w6, w8, #0x8000000f
  1c:	1b080301 	madd	w1, w24, w8, w0
3:	msr	vbar_el3, x0
  20:	13082508 	sbfx	w8, w8, #8, #2
	mrs	x0, scr_el3
  24:	00000005 	.inst	0x00000005 ; undefined
	orr	x0, x0, #0xf			/* SCR_EL3.NS|IRQ|FIQ|EA */
  28:	25011101 	cmpge	p1.b, p4/z, z8.b, #1
	msr	scr_el3, x0
  2c:	030b130e 	.inst	0x030b130e ; undefined
	msr	cptr_el3, xzr			/* Enable FP/SIMD */
  30:	110e1b0e 	add	w14, w24, #0x386
	b	0f
  34:	10071201 	adr	x1, e274 <_bss_end+0xbd14>
2:	msr	vbar_el2, x0
  38:	02000017 	.inst	0x02000017 ; undefined
	mov	x0, #0x33ff
  3c:	0e030113 	tbl	v19.8b, {v8.16b}, v3.8b
	msr	cptr_el2, x0			/* Enable FP/SIMD */
  40:	0b3a0b0b 	add	w11, w24, w26, uxtb #2
	b	0f
  44:	13010b3b 	sbfx	w27, w25, #1, #2
1:	msr	vbar_el1, x0
  48:	0d030000 	.inst	0x0d030000 ; undefined
	mov	x0, #3 << 20
  4c:	3a0e0300 	adcs	w0, w24, w14
	msr	cpacr_el1, x0			/* Enable FP/SIMD */
  50:	490b3b0b 	.inst	0x490b3b0b ; undefined
	adr x0, _b_start
  54:	000b3813 	.inst	0x000b3813 ; undefined
	ldr x0, [x0]
  58:	00240400 	.inst	0x00240400 ; NYI
	adr x1, _b_end
  5c:	0b3e0b0b 	add	w11, w24, w30, uxtb #2
	ldr x1, [x1]
  60:	00000e03 	.inst	0x00000e03 ; undefined
	mov x2, #0x0
  64:	03010405 	.inst	0x03010405 ; undefined
	str x2, [x0]
  68:	0b0b3e0e 	add	w14, w16, w11, lsl #15
	add x0, x0, #8
  6c:	3a13490b 	.inst	0x3a13490b ; undefined
	cmp x0, x1
  70:	010b3b0b 	.inst	0x010b3b0b ; undefined
	ble clbss_l
  74:	06000013 	.inst	0x06000013 ; undefined
	bl gic_init_secure
  78:	0e030028 	tbl	v8.8b, {v1.16b}, v3.8b
	bl gic_init_secure_percpu
  7c:	00000b1c 	.inst	0x00000b1c ; undefined
	msr daifclr, #0x3
  80:	03002807 	.inst	0x03002807 ; undefined
	adr x0, _stack_top
  84:	000b1c08 	.inst	0x000b1c08 ; undefined
	ldr x0, [x0]
  88:	00340800 	.inst	0x00340800 ; NYI
	mov sp, x0
  8c:	0b3a0803 	add	w3, w0, w26, uxtb #2
	bl	main
  90:	13490b3b 	.inst	0x13490b3b ; undefined
	ldr x0,=GICD_BASE
  94:	00001802 	.inst	0x00001802 ; undefined
	mov	w9, #0x37		/* EnableGrp0 | EnableGrp1NS */
  98:	3f012e09 	.inst	0x3f012e09 ; undefined
	str	w9, [x0, GICD_CTLR]	/* Secure GICD_CTLR */
  9c:	3a0e0319 	adcs	w25, w24, w14
	ldr	w9, [x0, GICD_TYPER]
  a0:	270b3b0b 	.inst	0x270b3b0b ; undefined
	and	w10, w9, #0x1f		/* ITLinesNumber */
  a4:	11134919 	add	w25, w8, #0x4d2
	cbz	w10, 6f			/* No SPIs */
  a8:	40071201 	.inst	0x40071201 ; undefined
	add	x11, x0, (GICD_IGROUPRn + 4)
  ac:	19429618 	.inst	0x19429618 ; undefined
	add	x12, x0, (GICD_IGROUPMODRn + 4)
  b0:	00001301 	.inst	0x00001301 ; undefined
	mov	w9, #~0
  b4:	0300340a 	.inst	0x0300340a ; undefined
5:	str	w9, [x11], #0x4
  b8:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
	str	wzr, [x12], #0x4	/* Config SPIs as Group1NS */
  bc:	0213490b 	.inst	0x0213490b ; undefined
	sub	w10, w10, #0x1
  c0:	0b000018 	add	w24, w0, w0
	cbnz	w10, 5b
  c4:	0b0b0024 	add	w4, w1, w11
	ret
  c8:	08030b3e 	stxrb	w3, w30, [x25]
	ldr 	x0,=GICR_BASE
  cc:	0f0c0000 	.inst	0x0f0c0000 ; undefined
	mrs	x10, mpidr_el1
  d0:	490b0b00 	.inst	0x490b0b00 ; undefined
	lsr	x9, x10, #32
  d4:	0d000013 	st1	{v19.b}[0], [x0]
	bfi	x10, x9, #24, #8	/* w10 is aff3:aff2:aff1:aff0 */
  d8:	193f012e 	.inst	0x193f012e ; undefined
	lsr	x10, x10, #0x8
  dc:	0b3a0e03 	add	w3, w16, w26, uxtb #3
	mov	x9, x0
  e0:	19270b3b 	.inst	0x19270b3b ; undefined
7:	ldr	x11, [x9, GICR_TYPER]
  e4:	07120111 	.inst	0x07120111 ; undefined
	lsr	x11, x11, #32		/* w11 is aff3:aff2:aff1:aff0 */
  e8:	42961840 	.inst	0x42961840 ; undefined
	cmp	w10, w11
  ec:	00130119 	.inst	0x00130119 ; undefined
	b.eq	8f
  f0:	00050e00 	.inst	0x00050e00 ; undefined
	add	x9, x9, #(2 << 16)
  f4:	0b3a0803 	add	w3, w0, w26, uxtb #2
	b	7b
  f8:	13490b3b 	.inst	0x13490b3b ; undefined
8:	mov	w10, #0x0
  fc:	00001802 	.inst	0x00001802 ; undefined
	str	w10, [x9, GICR_PWRR]
 100:	0300050f 	.inst	0x0300050f ; undefined
	nop
 104:	3b0b3a0e 	.inst	0x3b0b3a0e ; undefined
	nop
 108:	0213490b 	.inst	0x0213490b ; undefined
	nop
 10c:	10000018 	adr	x24, 10c <gic_init_secure_percpu+0x40>
	mov	w10, #~0x2
 110:	193f012e 	.inst	0x193f012e ; undefined
	ldr	w11, [x9, GICR_WAKER]
 114:	0b3a0e03 	add	w3, w16, w26, uxtb #3
	and	w11, w11, w10		/* Clear ProcessorSleep */
 118:	19270b3b 	.inst	0x19270b3b ; undefined
	str	w11, [x9, GICR_WAKER]
 11c:	07120111 	.inst	0x07120111 ; undefined
	dsb	st
 120:	42971840 	.inst	0x42971840 ; undefined
	isb
 124:	00130119 	.inst	0x00130119 ; undefined
9:	ldr	w10, [x9, GICR_WAKER]
 128:	012e1100 	.inst	0x012e1100 ; undefined
	tbnz	w10, #2, 9b		/* Wait Children be Alive */
 12c:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
	add	x10, x9, #(1 << 16)	/* SGI_Base */
 130:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
	mov	w11, #~0
 134:	13491927 	.inst	0x13491927 ; undefined
	str	w11, [x10, GICR_IGROUPRn]
 138:	07120111 	.inst	0x07120111 ; undefined
	str	wzr, [x10, GICR_IGROUPMODRn]	/* SGIs|PPIs Group1NS */
 13c:	42971840 	.inst	0x42971840 ; undefined
	mov	w11, #0x1		/* Enable SGI 0 */
 140:	00130119 	.inst	0x00130119 ; undefined
	str	w11, [x10, GICR_ISENABLERn]
 144:	012e1200 	.inst	0x012e1200 ; undefined
	mrs	x10, ICC_SRE_EL3
 148:	0e03193f 	uzp1	v31.8b, v9.8b, v3.8b
	orr	x10, x10, #0xf		/* SRE & Disable IRQ/FIQ Bypass & */
 14c:	0b3b0b3a 	add	w26, w25, w27, uxtb #2
	msr	ICC_SRE_EL3, x10
 150:	01111927 	.inst	0x01111927 ; undefined
	isb
 154:	18400712 	ldr	w18, 80234 <_bss_end+0x7dcd4>
	mrs	x10, ICC_SRE_EL2
 158:	00194297 	.inst	0x00194297 ; undefined
	...

Disassembly of section .debug_aranges:

0000000000000000 <.debug_aranges>:
	adr	x0, vectors
   0:	0000002c 	.inst	0x0000002c ; undefined
	switch_el x1, 3f, 2f, 1f
   4:	00000002 	.inst	0x00000002 ; undefined
   8:	00080000 	.inst	0x00080000 ; undefined
	...
  18:	00001510 	.inst	0x00001510 ; undefined
	...
	msr	cptr_el3, xzr			/* Enable FP/SIMD */
  30:	0000002c 	.inst	0x0000002c ; undefined
	b	0f
  34:	006a0002 	.inst	0x006a0002 ; undefined
2:	msr	vbar_el2, x0
  38:	00080000 	.inst	0x00080000 ; undefined
	mov	x0, #0x33ff
  3c:	00000000 	.inst	0x00000000 ; undefined
	msr	cptr_el2, x0			/* Enable FP/SIMD */
  40:	00001800 	.inst	0x00001800 ; undefined
	b	0f
  44:	00000000 	.inst	0x00000000 ; undefined
1:	msr	vbar_el1, x0
  48:	0000087c 	.inst	0x0000087c ; undefined
	...
	ldr x1, [x1]
  60:	0000002c 	.inst	0x0000002c ; undefined
	mov x2, #0x0
  64:	00d90002 	.inst	0x00d90002 ; undefined
	str x2, [x0]
  68:	00080000 	.inst	0x00080000 ; undefined
	add x0, x0, #8
  6c:	00000000 	.inst	0x00000000 ; undefined
	cmp x0, x1
  70:	0000207c 	.inst	0x0000207c ; undefined
	ble clbss_l
  74:	00000000 	.inst	0x00000000 ; undefined
	bl gic_init_secure
  78:	000004c4 	.inst	0x000004c4 ; undefined
	...

Disassembly of section .debug_str:

0000000000000000 <.debug_str>:
	adr	x0, vectors
   0:	5f746573 	.inst	0x5f746573 ; undefined
	switch_el x1, 3f, 2f, 1f
   4:	64756162 	.inst	0x64756162 ; undefined
   8:	65746172 	fnmls	z18.h, p0/m, z11.h, z20.h
   c:	6f682f00 	.inst	0x6f682f00 ; undefined
  10:	732f656d 	.inst	0x732f656d ; undefined
  14:	2f676e6f 	.inst	0x2f676e6f ; undefined
  18:	6b726f77 	.inst	0x6b726f77 ; undefined
  1c:	63617073 	.inst	0x63617073 ; undefined
3:	msr	vbar_el3, x0
  20:	68732f65 	.inst	0x68732f65 ; undefined
	mrs	x0, scr_el3
  24:	2f657261 	fcmla	v1.4h, v19.4h, v5.h[1], #270
	orr	x0, x0, #0xf			/* SCR_EL3.NS|IRQ|FIQ|EA */
  28:	6967796d 	ldpsw	x13, x30, [x11, #-200]
	msr	scr_el3, x0
  2c:	696d2f74 	ldpsw	x20, x11, [x27, #-152]
	msr	cptr_el3, xzr			/* Enable FP/SIMD */
  30:	636f7263 	.inst	0x636f7263 ; undefined
	b	0f
  34:	2f65646f 	.inst	0x2f65646f ; undefined
2:	msr	vbar_el2, x0
  38:	74726175 	.inst	0x74726175 ; undefined
	mov	x0, #0x33ff
  3c:	7200635f 	tst	w26, #0x1ffffff
	msr	cptr_el2, x0			/* Enable FP/SIMD */
  40:	31646165 	adds	w5, w11, #0x918, lsl #12
	b	0f
  44:	72617500 	.inst	0x72617500 ; undefined
1:	msr	vbar_el1, x0
  48:	61645f74 	.inst	0x61645f74 ; undefined
	mov	x0, #3 << 20
  4c:	616d0074 	.inst	0x616d0074 ; undefined
	msr	cpacr_el1, x0			/* Enable FP/SIMD */
  50:	632e6e69 	.inst	0x632e6e69 ; undefined
	adr x0, _b_start
  54:	41505300 	.inst	0x41505300 ; undefined
	ldr x0, [x0]
  58:	74004543 	.inst	0x74004543 ; undefined
	adr x1, _b_end
  5c:	695f7473 	ldpsw	x19, x29, [x3, #248]
	ldr x1, [x1]
  60:	70610064 	adr	x4, c206f <_bss_end+0xbfb0f>
	mov x2, #0x0
  64:	79735f62 	ldrh	w2, [x27, #6574]
	str x2, [x0]
  68:	61625f73 	.inst	0x61625f73 ; undefined
	add x0, x0, #8
  6c:	50006573 	adr	x19, d1a <_stack_top+0x91a>
	cmp x0, x1
  70:	54495241 	b.ne	92ab8 <_bss_end+0x90558>  // b.any
	ble clbss_l
  74:	59545f59 	.inst	0x59545f59 ; undefined
	bl gic_init_secure
  78:	69004550 	.inst	0x69004550 ; undefined
	bl gic_init_secure_percpu
  7c:	725f7172 	.inst	0x725f7172 ; undefined
	msr daifclr, #0x3
  80:	72757465 	.inst	0x72757465 ; undefined
	adr x0, _stack_top
  84:	6f6c006e 	mla	v14.8h, v3.8h, v12.h[2]
	ldr x0, [x0]
  88:	7520676e 	.inst	0x7520676e ; undefined
	mov sp, x0
  8c:	6769736e 	.inst	0x6769736e ; undefined
	bl	main
  90:	2064656e 	.inst	0x2064656e ; undefined
	ldr x0,=GICD_BASE
  94:	00746e69 	.inst	0x00746e69 ; undefined
	mov	w9, #0x37		/* EnableGrp0 | EnableGrp1NS */
  98:	4e455645 	.inst	0x4e455645 ; undefined
	str	w9, [x0, GICD_CTLR]	/* Secure GICD_CTLR */
  9c:	74616400 	.inst	0x74616400 ; undefined
	ldr	w9, [x0, GICD_TYPER]
  a0:	6b630061 	.inst	0x6b630061 ; undefined
	and	w10, w9, #0x1f		/* ITLinesNumber */
  a4:	6e655f67 	uqrshl	v7.8h, v27.8h, v5.8h
	cbz	w10, 6f			/* No SPIs */
  a8:	656c6261 	fnmls	z1.h, p0/m, z19.h, z12.h
	add	x11, x0, (GICD_IGROUPRn + 4)
  ac:	64646100 	.inst	0x64646100 ; undefined
	add	x12, x0, (GICD_IGROUPMODRn + 4)
  b0:	43450072 	.inst	0x43450072 ; undefined
	mov	w9, #~0
  b4:	545f4f48 	b.hi	bea9c <_bss_end+0xbc53c>  // b.pmore
5:	str	w9, [x11], #0x4
  b8:	00545345 	.inst	0x00545345 ; undefined
	str	wzr, [x12], #0x4	/* Config SPIs as Group1NS */
  bc:	74697277 	.inst	0x74697277 ; undefined
	sub	w10, w10, #0x1
  c0:	77006c65 	.inst	0x77006c65 ; undefined
	cbnz	w10, 5b
  c4:	65746972 	fnmls	z18.h, p2/m, z11.h, z20.h
	ret
  c8:	414d0071 	.inst	0x414d0071 ; undefined
	ldr 	x0,=GICR_BASE
  cc:	6d004b52 	stp	d18, d18, [x26]
	mrs	x10, mpidr_el1
  d0:	006e6961 	.inst	0x006e6961 ; undefined
	lsr	x9, x10, #32
  d4:	5f6b6c63 	.inst	0x5f6b6c63 ; undefined
	bfi	x10, x9, #24, #8	/* w10 is aff3:aff2:aff1:aff0 */
  d8:	72756f73 	.inst	0x72756f73 ; undefined
	lsr	x10, x10, #0x8
  dc:	75006563 	.inst	0x75006563 ; undefined
	mov	x9, x0
  e0:	5f747261 	sqdmlsl	s1, h19, v4.h[3]
7:	ldr	x11, [x9, GICR_TYPER]
  e4:	74696e69 	.inst	0x74696e69 ; undefined
	lsr	x11, x11, #32		/* w11 is aff3:aff2:aff1:aff0 */
  e8:	75616200 	.inst	0x75616200 ; undefined
	cmp	w10, w11
  ec:	45540064 	.inst	0x45540064 ; undefined
	b.eq	8f
  f0:	495f5453 	.inst	0x495f5453 ; undefined
	add	x9, x9, #(2 << 16)
  f4:	74730044 	.inst	0x74730044 ; undefined
	b	7b
  f8:	7300706f 	.inst	0x7300706f ; undefined
8:	mov	w10, #0x0
  fc:	6c5f7465 	ldnp	d5, d29, [x3, #496]
	str	w10, [x9, GICR_PWRR]
 100:	5f656e69 	.inst	0x5f656e69 ; undefined
	nop
 104:	6c727463 	ldnp	d3, d29, [x3, #-224]
	nop
 108:	4e4f4e00 	.inst	0x4e4f4e00 ; undefined
	nop
 10c:	4e470045 	.inst	0x4e470045 ; undefined
	mov	w10, #~0x2
 110:	31432055 	adds	w21, w2, #0xc8, lsl #12
	ldr	w11, [x9, GICR_WAKER]
 114:	2e372031 	usubl	v17.8h, v1.8b, v23.8b
	and	w11, w11, w10		/* Clear ProcessorSleep */
 118:	20302e35 	.inst	0x20302e35 ; undefined
	str	w11, [x9, GICR_WAKER]
 11c:	72616d2d 	.inst	0x72616d2d ; undefined
	dsb	st
 120:	613d6863 	.inst	0x613d6863 ; undefined
	isb
 124:	38766d72 	.inst	0x38766d72 ; undefined
9:	ldr	w10, [x9, GICR_WAKER]
 128:	2d20612d 	stp	s13, s24, [x9, #-256]
	tbnz	w10, #2, 9b		/* Wait Children be Alive */
 12c:	74696c6d 	.inst	0x74696c6d ; undefined
	add	x10, x9, #(1 << 16)	/* SGI_Base */
 130:	2d656c74 	ldp	s20, s27, [x3, #-216]
	mov	w11, #~0
 134:	69646e65 	ldpsw	x5, x27, [x19, #-224]
	str	w11, [x10, GICR_IGROUPRn]
 138:	2d206e61 	stp	s1, s27, [x19, #-256]
	str	wzr, [x10, GICR_IGROUPMODRn]	/* SGIs|PPIs Group1NS */
 13c:	6962616d 	ldpsw	x13, x24, [x11, #-240]
	mov	w11, #0x1		/* Enable SGI 0 */
 140:	36706c3d 	tbz	w29, #14, ec4 <_stack_top+0xac4>
	str	w11, [x10, GICR_ISENABLERn]
 144:	672d2034 	.inst	0x672d2034 ; undefined
	mrs	x10, ICC_SRE_EL3
 148:	72617500 	.inst	0x72617500 ; undefined
	orr	x10, x10, #0xf		/* SRE & Disable IRQ/FIQ Bypass & */
 14c:	61625f74 	.inst	0x61625f74 ; undefined
	msr	ICC_SRE_EL3, x10
 150:	65006573 	.inst	0x65006573 ; undefined
	isb
 154:	5f6f6863 	.inst	0x5f6f6863 ; undefined
	mrs	x10, ICC_SRE_EL2
 158:	74736574 	.inst	0x74736574 ; undefined
	orr	x10, x10, #0xf		/* SRE & Disable IRQ/FIQ Bypass & */
 15c:	676b6300 	.inst	0x676b6300 ; undefined
	msr	ICC_SRE_EL2, x10
 160:	5f6e655f 	.inst	0x5f6e655f ; undefined
	isb
 164:	00746962 	.inst	0x00746962 ; undefined
	mov	x10, #0x3		/* EnableGrp1NS | EnableGrp1S */
 168:	64616572 	.inst	0x64616572 ; undefined
	msr	ICC_IGRPEN1_EL3, x10
 16c:	6b63006c 	.inst	0x6b63006c ; undefined
	isb
 170:	70615f67 	adr	x7, c2d5f <_bss_end+0xc07ff>
	msr	ICC_CTLR_EL3, xzr
 174:	6e655f62 	uqrshl	v2.8h, v27.8h, v5.8h
	isb
 178:	7469625f 	.inst	0x7469625f ; undefined
	...

Disassembly of section .comment:

0000000000000000 <.comment>:
	adr	x0, vectors
   0:	3a434347 	ccmn	w26, w3, #0x7, mi  // mi = first
	switch_el x1, 3f, 2f, 1f
   4:	694c2820 	ldpsw	x0, x10, [x1, #96]
   8:	6f72616e 	umlsl2	v14.4s, v11.8h, v2.h[3]
   c:	43434720 	.inst	0x43434720 ; undefined
  10:	352e3720 	cbnz	w0, 5c6f4 <_bss_end+0x5a194>
  14:	3130322d 	adds	w13, w17, #0xc0c
  18:	32312e39 	orr	w25, w17, #0x7ff8000
  1c:	2e372029 	usubl	v9.8h, v1.8b, v23.8b
3:	msr	vbar_el3, x0
  20:	00302e35 	.inst	0x00302e35 ; NYI

Disassembly of section .debug_frame:

0000000000000000 <.debug_frame>:
	adr	x0, vectors
   0:	0000000c 	.inst	0x0000000c ; undefined
	switch_el x1, 3f, 2f, 1f
   4:	ffffffff 	.inst	0xffffffff ; undefined
   8:	78040001 	sturh	w1, [x0, #64]
   c:	001f0c1e 	.inst	0x001f0c1e ; undefined
  10:	0000001c 	.word	0x0000001c
  14:	00000000 	.word	0x00000000
  18:	0000207c 	.word	0x0000207c
  1c:	00000000 	.word	0x00000000
3:	msr	vbar_el3, x0
  20:	00000020 	.word	0x00000020
	mrs	x0, scr_el3
  24:	00000000 	.word	0x00000000
	orr	x0, x0, #0xf			/* SCR_EL3.NS|IRQ|FIQ|EA */
  28:	46100e41 	.word	0x46100e41
	msr	scr_el3, x0
  2c:	0000000e 	.word	0x0000000e
	msr	cptr_el3, xzr			/* Enable FP/SIMD */
  30:	0000001c 	.word	0x0000001c
	b	0f
  34:	00000000 	.word	0x00000000
2:	msr	vbar_el2, x0
  38:	0000209c 	.word	0x0000209c
	mov	x0, #0x33ff
  3c:	00000000 	.word	0x00000000
	msr	cptr_el2, x0			/* Enable FP/SIMD */
  40:	00000020 	.word	0x00000020
	b	0f
  44:	00000000 	.word	0x00000000
1:	msr	vbar_el1, x0
  48:	46200e41 	.word	0x46200e41
	mov	x0, #3 << 20
  4c:	0000000e 	.word	0x0000000e
	msr	cpacr_el1, x0			/* Enable FP/SIMD */
  50:	0000001c 	.word	0x0000001c
	adr x0, _b_start
  54:	00000000 	.word	0x00000000
	ldr x0, [x0]
  58:	000020bc 	.word	0x000020bc
	adr x1, _b_end
  5c:	00000000 	.word	0x00000000
	ldr x1, [x1]
  60:	00000020 	.word	0x00000020
	mov x2, #0x0
  64:	00000000 	.word	0x00000000
	str x2, [x0]
  68:	46200e41 	.word	0x46200e41
	add x0, x0, #8
  6c:	0000000e 	.word	0x0000000e
	cmp x0, x1
  70:	0000001c 	.word	0x0000001c
	ble clbss_l
  74:	00000000 	.word	0x00000000
	bl gic_init_secure
  78:	000020dc 	.word	0x000020dc
	bl gic_init_secure_percpu
  7c:	00000000 	.word	0x00000000
	msr daifclr, #0x3
  80:	00000024 	.word	0x00000024
	adr x0, _stack_top
  84:	00000000 	.word	0x00000000
	ldr x0, [x0]
  88:	47100e41 	.word	0x47100e41
	mov sp, x0
  8c:	0000000e 	.word	0x0000000e
	bl	main
  90:	0000001c 	.word	0x0000001c
	ldr x0,=GICD_BASE
  94:	00000000 	.word	0x00000000
	mov	w9, #0x37		/* EnableGrp0 | EnableGrp1NS */
  98:	00002100 	.word	0x00002100
	str	w9, [x0, GICD_CTLR]	/* Secure GICD_CTLR */
  9c:	00000000 	.word	0x00000000
	ldr	w9, [x0, GICD_TYPER]
  a0:	00000024 	.word	0x00000024
	and	w10, w9, #0x1f		/* ITLinesNumber */
  a4:	00000000 	.word	0x00000000
	cbz	w10, 6f			/* No SPIs */
  a8:	47100e41 	.word	0x47100e41
	add	x11, x0, (GICD_IGROUPRn + 4)
  ac:	0000000e 	.word	0x0000000e
	add	x12, x0, (GICD_IGROUPMODRn + 4)
  b0:	00000024 	.word	0x00000024
	mov	w9, #~0
  b4:	00000000 	.word	0x00000000
5:	str	w9, [x11], #0x4
  b8:	00002124 	.word	0x00002124
	str	wzr, [x12], #0x4	/* Config SPIs as Group1NS */
  bc:	00000000 	.word	0x00000000
	sub	w10, w10, #0x1
  c0:	00000088 	.word	0x00000088
	cbnz	w10, 5b
  c4:	00000000 	.word	0x00000000
	ret
  c8:	9d300e41 	.word	0x9d300e41
	ldr 	x0,=GICR_BASE
  cc:	41059e06 	.word	0x41059e06
	mrs	x10, mpidr_el1
  d0:	de5f1d0d 	.word	0xde5f1d0d
	lsr	x9, x10, #32
  d4:	001f0cdd 	.word	0x001f0cdd
	bfi	x10, x9, #24, #8	/* w10 is aff3:aff2:aff1:aff0 */
  d8:	0000001c 	.word	0x0000001c
	lsr	x10, x10, #0x8
  dc:	00000000 	.word	0x00000000
	mov	x9, x0
  e0:	000021ac 	.word	0x000021ac
7:	ldr	x11, [x9, GICR_TYPER]
  e4:	00000000 	.word	0x00000000
	lsr	x11, x11, #32		/* w11 is aff3:aff2:aff1:aff0 */
  e8:	0000006c 	.word	0x0000006c
	cmp	w10, w11
  ec:	00000000 	.word	0x00000000
	b.eq	8f
  f0:	59100e41 	.word	0x59100e41
	add	x9, x9, #(2 << 16)
  f4:	0000000e 	.word	0x0000000e
	b	7b
  f8:	00000024 	.word	0x00000024
8:	mov	w10, #0x0
  fc:	00000000 	.word	0x00000000
	str	w10, [x9, GICR_PWRR]
 100:	00002218 	.word	0x00002218
	nop
 104:	00000000 	.word	0x00000000
	nop
 108:	000000cc 	.word	0x000000cc
	nop
 10c:	00000000 	.word	0x00000000
	mov	w10, #~0x2
 110:	9d300e41 	.word	0x9d300e41
	ldr	w11, [x9, GICR_WAKER]
 114:	41059e06 	.word	0x41059e06
	and	w11, w11, w10		/* Clear ProcessorSleep */
 118:	de701d0d 	.word	0xde701d0d
	str	w11, [x9, GICR_WAKER]
 11c:	001f0cdd 	.word	0x001f0cdd
	dsb	st
 120:	0000002c 	.word	0x0000002c
	isb
 124:	00000000 	.word	0x00000000
9:	ldr	w10, [x9, GICR_WAKER]
 128:	000022e4 	.word	0x000022e4
	tbnz	w10, #2, 9b		/* Wait Children be Alive */
 12c:	00000000 	.word	0x00000000
	add	x10, x9, #(1 << 16)	/* SGI_Base */
 130:	00000168 	.word	0x00000168
	mov	w11, #~0
 134:	00000000 	.word	0x00000000
	str	w11, [x10, GICR_IGROUPRn]
 138:	9d400e41 	.word	0x9d400e41
	str	wzr, [x10, GICR_IGROUPMODRn]	/* SGIs|PPIs Group1NS */
 13c:	41079e08 	.word	0x41079e08
	mov	w11, #0x1		/* Enable SGI 0 */
 140:	57021d0d 	.word	0x57021d0d
	str	w11, [x10, GICR_ISENABLERn]
 144:	1f0cddde 	.word	0x1f0cddde
	...
	msr	ICC_SRE_EL3, x10
 150:	00000024 	.word	0x00000024
	isb
 154:	00000000 	.word	0x00000000
	mrs	x10, ICC_SRE_EL2
 158:	0000244c 	.word	0x0000244c
	orr	x10, x10, #0xf		/* SRE & Disable IRQ/FIQ Bypass & */
 15c:	00000000 	.word	0x00000000
	msr	ICC_SRE_EL2, x10
 160:	000000ac 	.word	0x000000ac
	isb
 164:	00000000 	.word	0x00000000
	mov	x10, #0x3		/* EnableGrp1NS | EnableGrp1S */
 168:	9d300e41 	.word	0x9d300e41
	msr	ICC_IGRPEN1_EL3, x10
 16c:	41059e06 	.word	0x41059e06
	isb
 170:	00001d0d 	.word	0x00001d0d
	msr	ICC_CTLR_EL3, xzr
 174:	00000000 	.word	0x00000000
	isb
 178:	00000024 	.word	0x00000024
	msr	ICC_CTLR_EL1, xzr	/* NonSecure ICC_CTLR_EL1 */
 17c:	00000000 	.word	0x00000000
	isb
 180:	000024f8 	.word	0x000024f8
	mov	x10, #0x1 << 7		/* Non-Secure access to ICC_PMR_EL1 */
 184:	00000000 	.word	0x00000000
	msr	ICC_PMR_EL1, x10
 188:	00000048 	.word	0x00000048
	isb
 18c:	00000000 	.word	0x00000000
	ret
 190:	9d200e41 	.word	0x9d200e41
	ldr x1,=GICD_BASE
 194:	41039e04 	.word	0x41039e04
	add x1,x1,#0x100
 198:	de4f1d0d 	.word	0xde4f1d0d
	lsr x2,x0,#0x5
 19c:	001f0cdd 	.word	0x001f0cdd
