# RTL_Design_Using_Verilog_with_SKY130_Technology_Workshop-May2021
Documentation of labs activity and theory of my attendance of the RTL to Netlist front end design ASIC EDA 5 day workshop held by VSD
