// Seed: 3872243246
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  wire id_5;
  assign module_1.id_28 = 0;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input logic id_4,
    output tri0 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri id_8,
    input tri0 id_9,
    input wor id_10,
    input supply0 id_11,
    output tri0 id_12,
    input tri0 id_13,
    output wand id_14,
    input uwire id_15,
    output supply1 id_16,
    input wire id_17
    , id_37,
    input wire id_18,
    input tri0 id_19,
    input tri1 id_20,
    input uwire id_21,
    output tri0 id_22,
    input tri1 id_23,
    input tri id_24,
    input tri0 id_25,
    output supply1 id_26,
    input tri0 id_27,
    input supply0 id_28,
    output supply1 id_29,
    output wor id_30,
    output logic id_31,
    input tri1 id_32,
    input supply1 id_33,
    input wand id_34,
    output tri1 id_35
);
  nor primCall (
      id_5,
      id_3,
      id_6,
      id_28,
      id_21,
      id_0,
      id_15,
      id_7,
      id_33,
      id_37,
      id_13,
      id_17,
      id_8,
      id_24,
      id_32,
      id_1,
      id_20,
      id_10,
      id_27,
      id_4,
      id_23,
      id_25,
      id_19,
      id_18,
      id_11,
      id_9
  );
  assign id_12 = 1;
  always repeat (1) id_31 <= id_4;
  module_0 modCall_1 (
      id_37,
      id_37
  );
  always force id_22 = 1;
endmodule
