// Seed: 378045213
module module_0 #(
    parameter id_3 = 32'd78
) (
    id_1
);
  output wire id_1;
  wire  id_2  [-1 : ""];
  logic _id_3;
  ;
  wire id_4[-1 'b0 : id_3];
endmodule
module module_1 #(
    parameter id_2  = 32'd62,
    parameter id_29 = 32'd83,
    parameter id_35 = 32'd41,
    parameter id_36 = 32'd48,
    parameter id_5  = 32'd23
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7[id_2 : 1],
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16[id_5 : 1],
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23[id_29 : 1],
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    _id_29,
    id_30,
    id_31[id_35 :-1+id_36],
    id_32,
    id_33[(1) :-1],
    id_34,
    _id_35,
    _id_36,
    id_37,
    id_38
);
  inout wire id_38;
  input wire id_37;
  output wire _id_36;
  output wire _id_35;
  output wire id_34;
  input logic [7:0] id_33;
  input wire id_32;
  output logic [7:0] id_31;
  module_0 modCall_1 (id_38);
  output tri id_30;
  inout wire _id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  input logic [7:0] id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  output logic [7:0] id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  inout reg id_6;
  input wire _id_5;
  output wire id_4;
  output wire id_3;
  inout wire _id_2;
  inout wire id_1;
  final id_6 = "" - 1 * 1'b0;
  wire id_39;
  assign id_30 = -1;
endmodule
