library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity ROM_16_8 is
    port(address : in std_logic_vector(3 downto 0);
          dataOut : out std_logic_vector(7 downto 0));

end ROM_16_8;

architecture Behavioral of ROM_16_8 is 
    subtype TDataWord is std_logic_vector(7 downto 0);
    type TROM is array (0 to 15) of TDataWord;
    constant c_memory: TROM := (x"00",x"01",x"10",x"11",x"0A",x"0B",x"0C",x"0D",x"0E",x"0D",x"0F",x"1A",x"1B",x"1C",x"1D",x"1E");
    
    begin
        dataOut <= c_memory(to_integer(unsigned(address)));

end Behavioral;