{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621709057938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621709057938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 11:44:17 2021 " "Processing started: Sat May 22 11:44:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621709057938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709057938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ara -c ara " "Command: quartus_map --read_settings_files=on --write_settings_files=off ara -c ara" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709057938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621709058413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621709058413 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) sldu.sv(13) " "Verilog HDL syntax error at sldu.sv(13) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "sldu/sldu.sv" "" { Text "C:/RISCV/ara/hardware/src/sldu/sldu.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sldu/sldu.sv 0 0 " "Found 0 design units, including 0 entities, in source file sldu/sldu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067321 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) masku.sv(15) " "Verilog HDL syntax error at masku.sv(15) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "masku/masku.sv" "" { Text "C:/RISCV/ara/hardware/src/masku/masku.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masku/masku.sv 0 0 " "Found 0 design units, including 0 entities, in source file masku/masku.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067322 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) vmfpu.sv(16) " "Verilog HDL syntax error at vmfpu.sv(16) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/vmfpu.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/vmfpu.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane/vmfpu.sv 0 0 " "Found 0 design units, including 0 entities, in source file lane/vmfpu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067324 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) vector_regfile.sv(12) " "Verilog HDL syntax error at vector_regfile.sv(12) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/vector_regfile.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/vector_regfile.sv" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane/vector_regfile.sv 0 0 " "Found 0 design units, including 0 entities, in source file lane/vector_regfile.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067326 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) vector_fus_stage.sv(15) " "Verilog HDL syntax error at vector_fus_stage.sv(15) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/vector_fus_stage.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/vector_fus_stage.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane/vector_fus_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file lane/vector_fus_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067328 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) valu.sv(13) " "Verilog HDL syntax error at valu.sv(13) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/valu.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/valu.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane/valu.sv 0 0 " "Found 0 design units, including 0 entities, in source file lane/valu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067329 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) simd_mul.sv(16) " "Verilog HDL syntax error at simd_mul.sv(16) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/simd_mul.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/simd_mul.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane/simd_mul.sv 0 0 " "Found 0 design units, including 0 entities, in source file lane/simd_mul.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067330 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) simd_div.sv(12) " "Verilog HDL syntax error at simd_div.sv(12) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/simd_div.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/simd_div.sv" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane/simd_div.sv 0 0 " "Found 0 design units, including 0 entities, in source file lane/simd_div.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067333 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) simd_alu.sv(11) " "Verilog HDL syntax error at simd_alu.sv(11) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/simd_alu.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/simd_alu.sv" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane/simd_alu.sv 0 0 " "Found 0 design units, including 0 entities, in source file lane/simd_alu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067334 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) operand_requester.sv(14) " "Verilog HDL syntax error at operand_requester.sv(14) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/operand_requester.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/operand_requester.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane/operand_requester.sv 0 0 " "Found 0 design units, including 0 entities, in source file lane/operand_requester.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane/operand_queues_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lane/operand_queues_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operand_queues_stage " "Found entity 1: operand_queues_stage" {  } { { "lane/operand_queues_stage.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/operand_queues_stage.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621709067339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067339 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) operand_queue.sv(21) " "Verilog HDL syntax error at operand_queue.sv(21) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/operand_queue.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/operand_queue.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane/operand_queue.sv 0 0 " "Found 0 design units, including 0 entities, in source file lane/operand_queue.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067341 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" lane_sequencer.sv(455) " "Verilog HDL syntax error at lane_sequencer.sv(455) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/lane_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/lane_sequencer.sv" 455 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067343 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" lane_sequencer.sv(460) " "Verilog HDL syntax error at lane_sequencer.sv(460) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/lane_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/lane_sequencer.sv" 460 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067343 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" lane_sequencer.sv(481) " "Verilog HDL syntax error at lane_sequencer.sv(481) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/lane_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/lane_sequencer.sv" 481 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067343 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" lane_sequencer.sv(486) " "Verilog HDL syntax error at lane_sequencer.sv(486) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/lane_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/lane_sequencer.sv" 486 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067343 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lane_sequencer lane_sequencer.sv(11) " "Ignored design unit \"lane_sequencer\" at lane_sequencer.sv(11) due to previous errors" {  } { { "lane/lane_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/lane_sequencer.sv" 11 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1621709067343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane/lane_sequencer.sv 0 0 " "Found 0 design units, including 0 entities, in source file lane/lane_sequencer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067344 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) lane.sv(16) " "Verilog HDL syntax error at lane.sv(16) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lane/lane.sv" "" { Text "C:/RISCV/ara/hardware/src/lane/lane.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane/lane.sv 0 0 " "Found 0 design units, including 0 entities, in source file lane/lane.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067346 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) vstu.sv(18) " "Verilog HDL syntax error at vstu.sv(18) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vlsu/vstu.sv" "" { Text "C:/RISCV/ara/hardware/src/vlsu/vstu.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067347 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) vstu.sv(22) " "Verilog HDL syntax error at vstu.sv(22) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vlsu/vstu.sv" "" { Text "C:/RISCV/ara/hardware/src/vlsu/vstu.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlsu/vstu.sv 0 0 " "Found 0 design units, including 0 entities, in source file vlsu/vstu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067347 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) vlsu.sv(13) " "Verilog HDL syntax error at vlsu.sv(13) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vlsu/vlsu.sv" "" { Text "C:/RISCV/ara/hardware/src/vlsu/vlsu.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067348 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) vlsu.sv(17) " "Verilog HDL syntax error at vlsu.sv(17) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vlsu/vlsu.sv" "" { Text "C:/RISCV/ara/hardware/src/vlsu/vlsu.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlsu/vlsu.sv 0 0 " "Found 0 design units, including 0 entities, in source file vlsu/vlsu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067349 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) vldu.sv(12) " "Verilog HDL syntax error at vldu.sv(12) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vlsu/vldu.sv" "" { Text "C:/RISCV/ara/hardware/src/vlsu/vldu.sv" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067350 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) vldu.sv(16) " "Verilog HDL syntax error at vldu.sv(16) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vlsu/vldu.sv" "" { Text "C:/RISCV/ara/hardware/src/vlsu/vldu.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlsu/vldu.sv 0 0 " "Found 0 design units, including 0 entities, in source file vlsu/vldu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067351 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) addrgen.sv(15) " "Verilog HDL syntax error at addrgen.sv(15) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vlsu/addrgen.sv" "" { Text "C:/RISCV/ara/hardware/src/vlsu/addrgen.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067352 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" addrgen.sv(150) " "Verilog HDL syntax error at addrgen.sv(150) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vlsu/addrgen.sv" "" { Text "C:/RISCV/ara/hardware/src/vlsu/addrgen.sv" 150 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067352 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" addrgen.sv(150) " "Verilog HDL syntax error at addrgen.sv(150) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vlsu/addrgen.sv" "" { Text "C:/RISCV/ara/hardware/src/vlsu/addrgen.sv" 150 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067352 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" addrgen.sv(171) " "Verilog HDL syntax error at addrgen.sv(171) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vlsu/addrgen.sv" "" { Text "C:/RISCV/ara/hardware/src/vlsu/addrgen.sv" 171 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067352 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" addrgen.sv(171) " "Verilog HDL syntax error at addrgen.sv(171) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vlsu/addrgen.sv" "" { Text "C:/RISCV/ara/hardware/src/vlsu/addrgen.sv" 171 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067352 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "addrgen addrgen.sv(10) " "Ignored design unit \"addrgen\" at addrgen.sv(10) due to previous errors" {  } { { "vlsu/addrgen.sv" "" { Text "C:/RISCV/ara/hardware/src/vlsu/addrgen.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1621709067353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlsu/addrgen.sv 0 0 " "Found 0 design units, including 0 entities, in source file vlsu/addrgen.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/ara/hardware/include/rvv_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /riscv/ara/hardware/include/rvv_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rvv_pkg (SystemVerilog) " "Found design unit 1: rvv_pkg (SystemVerilog)" {  } { { "../include/rvv_pkg.sv" "" { Text "C:/RISCV/ara/hardware/include/rvv_pkg.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621709067355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067355 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \";\" ara_pkg.sv(117) " "Verilog HDL syntax error at ara_pkg.sv(117) near text: \"inside\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../include/ara_pkg.sv" "" { Text "C:/RISCV/ara/hardware/include/ara_pkg.sv" 117 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067356 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \";\" ara_pkg.sv(122) " "Verilog HDL syntax error at ara_pkg.sv(122) near text: \"inside\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../include/ara_pkg.sv" "" { Text "C:/RISCV/ara/hardware/include/ara_pkg.sv" 122 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067357 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ara_pkg ara_pkg.sv(9) " "Ignored design unit \"ara_pkg\" at ara_pkg.sv(9) due to previous errors" {  } { { "../include/ara_pkg.sv" "" { Text "C:/RISCV/ara/hardware/include/ara_pkg.sv" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1621709067358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv/ara/hardware/include/ara_pkg.sv 0 0 " "Found 0 design units, including 0 entities, in source file /riscv/ara/hardware/include/ara_pkg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cva6_accel_first_pass_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file cva6_accel_first_pass_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cva6_accel_first_pass_decoder " "Found entity 1: cva6_accel_first_pass_decoder" {  } { { "cva6_accel_first_pass_decoder.sv" "" { Text "C:/RISCV/ara/hardware/src/cva6_accel_first_pass_decoder.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621709067360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067360 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) ctrl_registers.sv(16) " "Verilog HDL syntax error at ctrl_registers.sv(16) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ctrl_registers.sv" "" { Text "C:/RISCV/ara/hardware/src/ctrl_registers.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067361 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "common_cells/registers.svh ctrl_registers.sv(30) " "Verilog HDL File I/O error at ctrl_registers.sv(30): can't open Verilog Design File \"common_cells/registers.svh\"" {  } { { "ctrl_registers.sv" "" { Text "C:/RISCV/ara/hardware/src/ctrl_registers.sv" 30 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621709067363 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "FF ctrl_registers.sv(88) " "Verilog HDL Compiler Directive warning at ctrl_registers.sv(88): text macro \"FF\" is undefined" {  } { { "ctrl_registers.sv" "" { Text "C:/RISCV/ara/hardware/src/ctrl_registers.sv" 88 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1621709067363 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \"endmodule\" ctrl_registers.sv(88) " "Verilog HDL syntax error at ctrl_registers.sv(88) near text: \"(\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ctrl_registers.sv" "" { Text "C:/RISCV/ara/hardware/src/ctrl_registers.sv" 88 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067363 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "wr_active_d ctrl_registers.sv(88) " "Verilog HDL Declaration error at ctrl_registers.sv(88): identifier \"wr_active_d\" is already declared in the present scope" {  } { { "ctrl_registers.sv" "" { Text "C:/RISCV/ara/hardware/src/ctrl_registers.sv" 88 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067363 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'0\";  expecting an identifier ctrl_registers.sv(88) " "Verilog HDL syntax error at ctrl_registers.sv(88) near text: \"'0\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ctrl_registers.sv" "" { Text "C:/RISCV/ara/hardware/src/ctrl_registers.sv" 88 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067363 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ctrl_registers ctrl_registers.sv(9) " "Ignored design unit \"ctrl_registers\" at ctrl_registers.sv(9) due to previous errors" {  } { { "ctrl_registers.sv" "" { Text "C:/RISCV/ara/hardware/src/ctrl_registers.sv" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1621709067363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_registers.sv 0 0 " "Found 0 design units, including 0 entities, in source file ctrl_registers.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067363 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) axi_inval_filter.sv(16) " "Verilog HDL syntax error at axi_inval_filter.sv(16) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "axi_inval_filter.sv" "" { Text "C:/RISCV/ara/hardware/src/axi_inval_filter.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067365 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "axi/typedef.svh axi_inval_filter.sv(39) " "Verilog HDL File I/O error at axi_inval_filter.sv(39): can't open Verilog Design File \"axi/typedef.svh\"" {  } { { "axi_inval_filter.sv" "" { Text "C:/RISCV/ara/hardware/src/axi_inval_filter.sv" 39 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621709067366 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "common_cells/registers.svh axi_inval_filter.sv(40) " "Verilog HDL File I/O error at axi_inval_filter.sv(40): can't open Verilog Design File \"common_cells/registers.svh\"" {  } { { "axi_inval_filter.sv" "" { Text "C:/RISCV/ara/hardware/src/axi_inval_filter.sv" 40 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621709067367 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "axi_inval_filter axi_inval_filter.sv(10) " "Ignored design unit \"axi_inval_filter\" at axi_inval_filter.sv(10) due to previous errors" {  } { { "axi_inval_filter.sv" "" { Text "C:/RISCV/ara/hardware/src/axi_inval_filter.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1621709067367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi_inval_filter.sv 0 0 " "Found 0 design units, including 0 entities, in source file axi_inval_filter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067367 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) ara_soc.sv(20) " "Verilog HDL syntax error at ara_soc.sv(20) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067368 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "axi/assign.svh ara_soc.sv(119) " "Verilog HDL File I/O error at ara_soc.sv(119): can't open Verilog Design File \"axi/assign.svh\"" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 119 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621709067370 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "axi/typedef.svh ara_soc.sv(120) " "Verilog HDL File I/O error at ara_soc.sv(120): can't open Verilog Design File \"axi/typedef.svh\"" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 120 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T ara_soc.sv(135) " "Verilog HDL Compiler Directive warning at ara_soc.sv(135): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 135 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \"endmodule\" ara_soc.sv(135) " "Verilog HDL syntax error at ara_soc.sv(135) near text: \"(\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 135 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" ara_soc.sv(135) " "Verilog HDL syntax error at ara_soc.sv(135) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 135 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T ara_soc.sv(136) " "Verilog HDL Compiler Directive warning at ara_soc.sv(136): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 136 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_id_t ara_soc.sv(136) " "Verilog HDL Declaration error at ara_soc.sv(136): identifier \"axi_id_t\" is already declared in the present scope" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_user_t ara_soc.sv(136) " "Verilog HDL Declaration error at ara_soc.sv(136): identifier \"axi_user_t\" is already declared in the present scope" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" ara_soc.sv(136) " "Verilog HDL syntax error at ara_soc.sv(136) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 136 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T ara_soc.sv(137) " "Verilog HDL Compiler Directive warning at ara_soc.sv(137): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 137 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_addr_t ara_soc.sv(137) " "Verilog HDL Declaration error at ara_soc.sv(137): identifier \"axi_addr_t\" is already declared in the present scope" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_id_t ara_soc.sv(137) " "Verilog HDL Declaration error at ara_soc.sv(137): identifier \"axi_id_t\" is already declared in the present scope" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_user_t ara_soc.sv(137) " "Verilog HDL Declaration error at ara_soc.sv(137): identifier \"axi_user_t\" is already declared in the present scope" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" ara_soc.sv(137) " "Verilog HDL syntax error at ara_soc.sv(137) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 137 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T ara_soc.sv(138) " "Verilog HDL Compiler Directive warning at ara_soc.sv(138): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 138 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_data_t ara_soc.sv(138) " "Verilog HDL Declaration error at ara_soc.sv(138): identifier \"axi_data_t\" is already declared in the present scope" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 138 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_user_t ara_soc.sv(138) " "Verilog HDL Declaration error at ara_soc.sv(138): identifier \"axi_user_t\" is already declared in the present scope" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 138 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" ara_soc.sv(138) " "Verilog HDL syntax error at ara_soc.sv(138) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 138 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067371 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T ara_soc.sv(139) " "Verilog HDL Compiler Directive warning at ara_soc.sv(139): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 139 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1621709067372 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_id_t ara_soc.sv(139) " "Verilog HDL Declaration error at ara_soc.sv(139): identifier \"axi_id_t\" is already declared in the present scope" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 139 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067372 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_user_t ara_soc.sv(139) " "Verilog HDL Declaration error at ara_soc.sv(139): identifier \"axi_user_t\" is already declared in the present scope" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 139 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067372 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" ara_soc.sv(139) " "Verilog HDL syntax error at ara_soc.sv(139) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 139 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067372 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T ara_soc.sv(140) " "Verilog HDL Compiler Directive warning at ara_soc.sv(140): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 140 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1621709067372 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" ara_soc.sv(140) " "Verilog HDL syntax error at ara_soc.sv(140) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 140 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067372 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T ara_soc.sv(141) " "Verilog HDL Compiler Directive warning at ara_soc.sv(141): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "ara_soc.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_soc.sv" 141 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1621709067372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ara_soc.sv 0 0 " "Found 0 design units, including 0 entities, in source file ara_soc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067373 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) ara_sequencer.sv(16) " "Verilog HDL syntax error at ara_sequencer.sv(16) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_sequencer.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067375 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting an operand ara_sequencer.sv(97) " "Verilog HDL syntax error at ara_sequencer.sv(97) near text: \"inside\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_sequencer.sv" 97 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067375 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" ara_sequencer.sv(99) " "Verilog HDL syntax error at ara_sequencer.sv(99) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_sequencer.sv" 99 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067375 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" ara_sequencer.sv(100) " "Verilog HDL syntax error at ara_sequencer.sv(100) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_sequencer.sv" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067375 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" ara_sequencer.sv(101) " "Verilog HDL syntax error at ara_sequencer.sv(101) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_sequencer.sv" 101 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067375 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" ara_sequencer.sv(102) " "Verilog HDL syntax error at ara_sequencer.sv(102) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_sequencer.sv" 102 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067375 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"endcase\" ara_sequencer.sv(103) " "Verilog HDL syntax error at ara_sequencer.sv(103) near text: \"\[\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_sequencer.sv" 103 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067375 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ara_sequencer ara_sequencer.sv(10) " "Ignored design unit \"ara_sequencer\" at ara_sequencer.sv(10) due to previous errors" {  } { { "ara_sequencer.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_sequencer.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1621709067376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ara_sequencer.sv 0 0 " "Found 0 design units, including 0 entities, in source file ara_sequencer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067376 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "common_cells/registers.svh ara_dispatcher.sv(43) " "Verilog HDL File I/O error at ara_dispatcher.sv(43): can't open Verilog Design File \"common_cells/registers.svh\"" {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 43 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621709067378 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "FF ara_dispatcher.sv(55) " "Verilog HDL Compiler Directive warning at ara_dispatcher.sv(55): text macro \"FF\" is undefined" {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 55 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \"endmodule\" ara_dispatcher.sv(55) " "Verilog HDL syntax error at ara_dispatcher.sv(55) near text: \"(\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 55 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "vstart_d ara_dispatcher.sv(55) " "Verilog HDL Declaration error at ara_dispatcher.sv(55): identifier \"vstart_d\" is already declared in the present scope" {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 55 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'0\";  expecting an identifier ara_dispatcher.sv(55) " "Verilog HDL syntax error at ara_dispatcher.sv(55) near text: \"'0\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 55 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "vl_d ara_dispatcher.sv(56) " "Verilog HDL Declaration error at ara_dispatcher.sv(56): identifier \"vl_d\" is already declared in the present scope" {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 56 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'0\";  expecting an identifier ara_dispatcher.sv(56) " "Verilog HDL syntax error at ara_dispatcher.sv(56) near text: \"'0\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "vtype_d ara_dispatcher.sv(57) " "Verilog HDL Declaration error at ara_dispatcher.sv(57): identifier \"vtype_d\" is already declared in the present scope" {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 57 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting an identifier ara_dispatcher.sv(57) " "Verilog HDL syntax error at ara_dispatcher.sv(57) near text: \"'\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "vtype ara_dispatcher.sv(61) " "Verilog HDL Declaration error at ara_dispatcher.sv(61): identifier \"vtype\" is already declared in the present scope" {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 61 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "vtype ara_dispatcher.sv(62) " "Verilog HDL Declaration error at ara_dispatcher.sv(62): identifier \"vtype\" is already declared in the present scope" {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 62 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" ara_dispatcher.sv(72) " "Verilog HDL syntax error at ara_dispatcher.sv(72) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"next_lmul\";  expecting \"assert\" ara_dispatcher.sv(80) " "Verilog HDL syntax error at ara_dispatcher.sv(80) near text: \"next_lmul\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 80 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"next_lmul\";  expecting \"assert\" ara_dispatcher.sv(81) " "Verilog HDL syntax error at ara_dispatcher.sv(81) near text: \"next_lmul\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 81 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"next_lmul\";  expecting \"assert\" ara_dispatcher.sv(82) " "Verilog HDL syntax error at ara_dispatcher.sv(82) near text: \"next_lmul\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 82 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067379 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"next_lmul\";  expecting \"assert\" ara_dispatcher.sv(83) " "Verilog HDL syntax error at ara_dispatcher.sv(83) near text: \"next_lmul\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 83 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067380 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"next_lmul\";  expecting \"assert\" ara_dispatcher.sv(84) " "Verilog HDL syntax error at ara_dispatcher.sv(84) near text: \"next_lmul\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 84 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067380 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"prev_prev_ew\";  expecting \"assert\" ara_dispatcher.sv(93) " "Verilog HDL syntax error at ara_dispatcher.sv(93) near text: \"prev_prev_ew\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 93 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067380 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inside\";  expecting \")\" ara_dispatcher.sv(842) " "Verilog HDL syntax error at ara_dispatcher.sv(842) near text: \"inside\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 842 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067381 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" ara_dispatcher.sv(842) " "Verilog HDL syntax error at ara_dispatcher.sv(842) near text: \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara_dispatcher.sv" "" { Text "C:/RISCV/ara/hardware/src/ara_dispatcher.sv" 842 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ara_dispatcher.sv 0 0 " "Found 0 design units, including 0 entities, in source file ara_dispatcher.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword ) ara.sv(17) " "Verilog HDL syntax error at ara.sv(17) near text: \"type\";  expecting an identifier (\"type\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara.sv" "" { Text "C:/RISCV/ara/hardware/src/ara.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067386 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" ara.sv(194) " "Verilog HDL syntax error at ara.sv(194) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara.sv" "" { Text "C:/RISCV/ara/hardware/src/ara.sv" 194 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067386 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" ara.sv(386) " "Verilog HDL syntax error at ara.sv(386) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara.sv" "" { Text "C:/RISCV/ara/hardware/src/ara.sv" 386 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067386 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or \"(\" ara.sv(395) " "Verilog HDL syntax error at ara.sv(395) near text: \"==\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara.sv" "" { Text "C:/RISCV/ara/hardware/src/ara.sv" 395 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067386 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \".\", or \"(\" ara.sv(398) " "Verilog HDL syntax error at ara.sv(398) near text: \"<\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara.sv" "" { Text "C:/RISCV/ara/hardware/src/ara.sv" 398 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067386 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"!=\";  expecting \".\", or \"(\" ara.sv(403) " "Verilog HDL syntax error at ara.sv(403) near text: \"!=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara.sv" "" { Text "C:/RISCV/ara/hardware/src/ara.sv" 403 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067387 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"&&\";  expecting \";\" ara.sv(406) " "Verilog HDL syntax error at ara.sv(406) near text: \"&&\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara.sv" "" { Text "C:/RISCV/ara/hardware/src/ara.sv" 406 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067387 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"&&\";  expecting \";\" ara.sv(410) " "Verilog HDL syntax error at ara.sv(410) near text: \"&&\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara.sv" "" { Text "C:/RISCV/ara/hardware/src/ara.sv" 410 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067387 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"&&\";  expecting \";\" ara.sv(414) " "Verilog HDL syntax error at ara.sv(414) near text: \"&&\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ara.sv" "" { Text "C:/RISCV/ara/hardware/src/ara.sv" 414 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621709067387 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ara ara.sv(9) " "Ignored design unit \"ara\" at ara.sv(9) due to previous errors" {  } { { "ara.sv" "" { Text "C:/RISCV/ara/hardware/src/ara.sv" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1621709067387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ara.sv 0 0 " "Found 0 design units, including 0 entities, in source file ara.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067387 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 98 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 98 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621709067463 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 22 11:44:27 2021 " "Processing ended: Sat May 22 11:44:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621709067463 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621709067463 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621709067463 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621709067463 ""}
