
centos-preinstalled/mobj_dump:     file format elf32-littlearm


Disassembly of section .init:

000107c8 <.init>:
   107c8:	push	{r3, lr}
   107cc:	bl	10b2c <ftello64@plt+0x230>
   107d0:	pop	{r3, pc}

Disassembly of section .plt:

000107d4 <calloc@plt-0x14>:
   107d4:	push	{lr}		; (str lr, [sp, #-4]!)
   107d8:	ldr	lr, [pc, #4]	; 107e4 <calloc@plt-0x4>
   107dc:	add	lr, pc, lr
   107e0:	ldr	pc, [lr, #8]!
   107e4:	andeq	r3, r1, ip, lsl r8

000107e8 <calloc@plt>:
   107e8:	add	ip, pc, #0, 12
   107ec:	add	ip, ip, #77824	; 0x13000
   107f0:	ldr	pc, [ip, #2076]!	; 0x81c

000107f4 <strtol@plt>:
   107f4:	add	ip, pc, #0, 12
   107f8:	add	ip, ip, #77824	; 0x13000
   107fc:	ldr	pc, [ip, #2068]!	; 0x814

00010800 <fopen@plt>:
   10800:	add	ip, pc, #0, 12
   10804:	add	ip, ip, #77824	; 0x13000
   10808:	ldr	pc, [ip, #2060]!	; 0x80c

0001080c <free@plt>:
   1080c:	add	ip, pc, #0, 12
   10810:	add	ip, ip, #77824	; 0x13000
   10814:	ldr	pc, [ip, #2052]!	; 0x804

00010818 <__vsnprintf_chk@plt>:
   10818:	add	ip, pc, #0, 12
   1081c:	add	ip, ip, #77824	; 0x13000
   10820:	ldr	pc, [ip, #2044]!	; 0x7fc

00010824 <memcpy@plt>:
   10824:	add	ip, pc, #0, 12
   10828:	add	ip, ip, #77824	; 0x13000
   1082c:	ldr	pc, [ip, #2036]!	; 0x7f4

00010830 <__stack_chk_fail@plt>:
   10830:	add	ip, pc, #0, 12
   10834:	add	ip, ip, #77824	; 0x13000
   10838:	ldr	pc, [ip, #2028]!	; 0x7ec

0001083c <fwrite@plt>:
   1083c:	add	ip, pc, #0, 12
   10840:	add	ip, ip, #77824	; 0x13000
   10844:	ldr	pc, [ip, #2020]!	; 0x7e4

00010848 <fread@plt>:
   10848:	add	ip, pc, #0, 12
   1084c:	add	ip, ip, #77824	; 0x13000
   10850:	ldr	pc, [ip, #2012]!	; 0x7dc

00010854 <getenv@plt>:
   10854:	add	ip, pc, #0, 12
   10858:	add	ip, ip, #77824	; 0x13000
   1085c:	ldr	pc, [ip, #2004]!	; 0x7d4

00010860 <malloc@plt>:
   10860:	add	ip, pc, #0, 12
   10864:	add	ip, ip, #77824	; 0x13000
   10868:	ldr	pc, [ip, #1996]!	; 0x7cc

0001086c <__libc_start_main@plt>:
   1086c:	add	ip, pc, #0, 12
   10870:	add	ip, ip, #77824	; 0x13000
   10874:	ldr	pc, [ip, #1988]!	; 0x7c4

00010878 <__gmon_start__@plt>:
   10878:	add	ip, pc, #0, 12
   1087c:	add	ip, ip, #77824	; 0x13000
   10880:	ldr	pc, [ip, #1980]!	; 0x7bc

00010884 <feof@plt>:
   10884:	add	ip, pc, #0, 12
   10888:	add	ip, ip, #77824	; 0x13000
   1088c:	ldr	pc, [ip, #1972]!	; 0x7b4

00010890 <strlen@plt>:
   10890:	add	ip, pc, #0, 12
   10894:	add	ip, ip, #77824	; 0x13000
   10898:	ldr	pc, [ip, #1964]!	; 0x7ac

0001089c <__sprintf_chk@plt>:
   1089c:	add	ip, pc, #0, 12
   108a0:	add	ip, ip, #77824	; 0x13000
   108a4:	ldr	pc, [ip, #1956]!	; 0x7a4

000108a8 <setvbuf@plt>:
   108a8:	add	ip, pc, #0, 12
   108ac:	add	ip, ip, #77824	; 0x13000
   108b0:	ldr	pc, [ip, #1948]!	; 0x79c

000108b4 <__printf_chk@plt>:
   108b4:	add	ip, pc, #0, 12
   108b8:	add	ip, ip, #77824	; 0x13000
   108bc:	ldr	pc, [ip, #1940]!	; 0x794

000108c0 <__fprintf_chk@plt>:
   108c0:	add	ip, pc, #0, 12
   108c4:	add	ip, ip, #77824	; 0x13000
   108c8:	ldr	pc, [ip, #1932]!	; 0x78c

000108cc <fclose@plt>:
   108cc:	add	ip, pc, #0, 12
   108d0:	add	ip, ip, #77824	; 0x13000
   108d4:	ldr	pc, [ip, #1924]!	; 0x784

000108d8 <fseeko64@plt>:
   108d8:	add	ip, pc, #0, 12
   108dc:	add	ip, ip, #77824	; 0x13000
   108e0:	ldr	pc, [ip, #1916]!	; 0x77c

000108e4 <fopen64@plt>:
   108e4:	add	ip, pc, #0, 12
   108e8:	add	ip, ip, #77824	; 0x13000
   108ec:	ldr	pc, [ip, #1908]!	; 0x774

000108f0 <abort@plt>:
   108f0:	add	ip, pc, #0, 12
   108f4:	add	ip, ip, #77824	; 0x13000
   108f8:	ldr	pc, [ip, #1900]!	; 0x76c

000108fc <ftello64@plt>:
   108fc:	add	ip, pc, #0, 12
   10900:	add	ip, ip, #77824	; 0x13000
   10904:	ldr	pc, [ip, #1892]!	; 0x764

Disassembly of section .text:

00010908 <.text>:
   10908:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1090c:	movw	sl, #16512	; 0x4080
   10910:	movt	sl, #2
   10914:	sub	sp, sp, #1312	; 0x520
   10918:	sub	sp, sp, #4
   1091c:	cmp	r0, #1
   10920:	ldr	r3, [sl]
   10924:	mov	r9, #0
   10928:	str	r9, [sp, #24]
   1092c:	str	r3, [sp, #1308]	; 0x51c
   10930:	ble	10a68 <ftello64@plt+0x16c>
   10934:	cmp	r0, #2
   10938:	bne	10ac4 <ftello64@plt+0x1c8>
   1093c:	sub	r0, r0, #-1073741823	; 0xc0000001
   10940:	mov	r2, #1024	; 0x400
   10944:	movw	r3, #9464	; 0x24f8
   10948:	movt	r3, #1
   1094c:	ldr	ip, [r1, r0, lsl #2]
   10950:	mov	r1, #1
   10954:	add	r0, sp, #284	; 0x11c
   10958:	str	ip, [sp]
   1095c:	bl	1089c <__sprintf_chk@plt>
   10960:	add	r0, sp, #284	; 0x11c
   10964:	bl	11e08 <ftello64@plt+0x150c>
   10968:	cmp	r0, #0
   1096c:	mov	r7, r0
   10970:	str	r0, [sp, #24]
   10974:	moveq	r0, r0
   10978:	beq	10a8c <ftello64@plt+0x190>
   1097c:	movw	r1, #9492	; 0x2514
   10980:	mov	r0, #1
   10984:	movt	r1, #1
   10988:	ldrh	r2, [r7]
   1098c:	bl	108b4 <__printf_chk@plt>
   10990:	ldrh	r3, [r7]
   10994:	cmp	r3, #0
   10998:	addne	r3, sp, #32
   1099c:	strne	r3, [sp, #20]
   109a0:	movne	r8, #0
   109a4:	movne	r6, r8
   109a8:	bne	109c4 <ftello64@plt+0xc8>
   109ac:	b	10aa8 <ftello64@plt+0x1ac>
   109b0:	ldrh	r3, [r7]
   109b4:	add	r6, r6, #1
   109b8:	add	r8, r8, #8
   109bc:	cmp	r6, r3
   109c0:	bge	10ab0 <ftello64@plt+0x1b4>
   109c4:	add	r2, r7, r6, lsl #3
   109c8:	add	fp, r7, r8
   109cc:	mov	r0, #1
   109d0:	movw	r1, #9516	; 0x252c
   109d4:	ldrb	lr, [r2, #4]
   109d8:	movt	r1, #1
   109dc:	ldrh	r3, [fp, #6]
   109e0:	mov	r2, r6
   109e4:	and	r4, lr, r0
   109e8:	str	r4, [sp]
   109ec:	ubfx	r4, lr, #1, #1
   109f0:	ubfx	lr, lr, #2, #1
   109f4:	stmib	sp, {r4, lr}
   109f8:	bl	108b4 <__printf_chk@plt>
   109fc:	cmp	r9, #0
   10a00:	beq	109b0 <ftello64@plt+0xb4>
   10a04:	movw	r1, #9640	; 0x25a8
   10a08:	mov	r0, #1
   10a0c:	movt	r1, #1
   10a10:	bl	108b4 <__printf_chk@plt>
   10a14:	ldrh	r3, [fp, #6]
   10a18:	cmp	r3, #0
   10a1c:	beq	109b0 <ftello64@plt+0xb4>
   10a20:	mov	r5, #0
   10a24:	mov	r4, r5
   10a28:	ldr	r1, [fp, #8]
   10a2c:	add	r0, sp, #28
   10a30:	add	r1, r1, r5
   10a34:	add	r5, r5, #12
   10a38:	bl	120e0 <ftello64@plt+0x17e4>
   10a3c:	mov	r2, r4
   10a40:	add	r3, sp, #28
   10a44:	movw	r1, #9652	; 0x25b4
   10a48:	mov	r0, #1
   10a4c:	movt	r1, #1
   10a50:	bl	108b4 <__printf_chk@plt>
   10a54:	ldrh	r3, [fp, #6]
   10a58:	add	r4, r4, #1
   10a5c:	cmp	r4, r3
   10a60:	blt	10a28 <ftello64@plt+0x12c>
   10a64:	b	109b0 <ftello64@plt+0xb4>
   10a68:	movw	r0, #16516	; 0x4084
   10a6c:	movt	r0, #2
   10a70:	ldr	r3, [r1]
   10a74:	movw	r2, #9388	; 0x24ac
   10a78:	ldr	r0, [r0]
   10a7c:	movt	r2, #1
   10a80:	mov	r1, #1
   10a84:	bl	108c0 <__fprintf_chk@plt>
   10a88:	mov	r0, #1
   10a8c:	ldr	r2, [sp, #1308]	; 0x51c
   10a90:	ldr	r3, [sl]
   10a94:	cmp	r2, r3
   10a98:	bne	10aec <ftello64@plt+0x1f0>
   10a9c:	add	sp, sp, #1312	; 0x520
   10aa0:	add	sp, sp, #4
   10aa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10aa8:	add	r3, sp, #32
   10aac:	str	r3, [sp, #20]
   10ab0:	ldr	r3, [sp, #20]
   10ab4:	sub	r0, r3, #8
   10ab8:	bl	115a4 <ftello64@plt+0xca8>
   10abc:	mov	r0, #0
   10ac0:	b	10a8c <ftello64@plt+0x190>
   10ac4:	ldr	r3, [r1, #4]
   10ac8:	ldrb	r9, [r3]
   10acc:	subs	r9, r9, #45	; 0x2d
   10ad0:	bne	10ae0 <ftello64@plt+0x1e4>
   10ad4:	ldrb	r9, [r3, #1]
   10ad8:	subs	r9, r9, #100	; 0x64
   10adc:	ldrbeq	r9, [r3, #2]
   10ae0:	rsbs	r9, r9, #1
   10ae4:	movcc	r9, #0
   10ae8:	b	1093c <ftello64@plt+0x40>
   10aec:	bl	10830 <__stack_chk_fail@plt>
   10af0:	mov	fp, #0
   10af4:	mov	lr, #0
   10af8:	pop	{r1}		; (ldr r1, [sp], #4)
   10afc:	mov	r2, sp
   10b00:	push	{r2}		; (str r2, [sp, #-4]!)
   10b04:	push	{r0}		; (str r0, [sp, #-4]!)
   10b08:	ldr	ip, [pc, #16]	; 10b20 <ftello64@plt+0x224>
   10b0c:	push	{ip}		; (str ip, [sp, #-4]!)
   10b10:	ldr	r0, [pc, #12]	; 10b24 <ftello64@plt+0x228>
   10b14:	ldr	r3, [pc, #12]	; 10b28 <ftello64@plt+0x22c>
   10b18:	bl	1086c <__libc_start_main@plt>
   10b1c:	bl	108f0 <abort@plt>
   10b20:	muleq	r1, r8, r4
   10b24:	andeq	r0, r1, r8, lsl #18
   10b28:	andeq	r2, r1, r4, lsr r4
   10b2c:	ldr	r3, [pc, #20]	; 10b48 <ftello64@plt+0x24c>
   10b30:	ldr	r2, [pc, #20]	; 10b4c <ftello64@plt+0x250>
   10b34:	add	r3, pc, r3
   10b38:	ldr	r2, [r3, r2]
   10b3c:	cmp	r2, #0
   10b40:	bxeq	lr
   10b44:	b	10878 <__gmon_start__@plt>
   10b48:	andeq	r3, r1, r4, asr #9
   10b4c:	andeq	r0, r0, ip, rrx
   10b50:	push	{r3, lr}
   10b54:	movw	r0, #16508	; 0x407c
   10b58:	ldr	r3, [pc, #36]	; 10b84 <ftello64@plt+0x288>
   10b5c:	movt	r0, #2
   10b60:	rsb	r3, r0, r3
   10b64:	cmp	r3, #6
   10b68:	popls	{r3, pc}
   10b6c:	movw	r3, #0
   10b70:	movt	r3, #0
   10b74:	cmp	r3, #0
   10b78:	popeq	{r3, pc}
   10b7c:	blx	r3
   10b80:	pop	{r3, pc}
   10b84:	andeq	r4, r2, pc, ror r0
   10b88:	push	{r3, lr}
   10b8c:	movw	r0, #16508	; 0x407c
   10b90:	movw	r3, #16508	; 0x407c
   10b94:	movt	r0, #2
   10b98:	movt	r3, #2
   10b9c:	rsb	r3, r0, r3
   10ba0:	asr	r3, r3, #2
   10ba4:	add	r3, r3, r3, lsr #31
   10ba8:	asrs	r1, r3, #1
   10bac:	popeq	{r3, pc}
   10bb0:	movw	r2, #0
   10bb4:	movt	r2, #0
   10bb8:	cmp	r2, #0
   10bbc:	popeq	{r3, pc}
   10bc0:	blx	r2
   10bc4:	pop	{r3, pc}
   10bc8:	push	{r4, lr}
   10bcc:	movw	r4, #16520	; 0x4088
   10bd0:	movt	r4, #2
   10bd4:	ldrb	r3, [r4]
   10bd8:	cmp	r3, #0
   10bdc:	popne	{r4, pc}
   10be0:	bl	10b50 <ftello64@plt+0x254>
   10be4:	mov	r3, #1
   10be8:	strb	r3, [r4]
   10bec:	pop	{r4, pc}
   10bf0:	movw	r0, #16124	; 0x3efc
   10bf4:	movt	r0, #2
   10bf8:	push	{r3, lr}
   10bfc:	ldr	r3, [r0]
   10c00:	cmp	r3, #0
   10c04:	beq	10c1c <ftello64@plt+0x320>
   10c08:	movw	r3, #0
   10c0c:	movt	r3, #0
   10c10:	cmp	r3, #0
   10c14:	beq	10c1c <ftello64@plt+0x320>
   10c18:	blx	r3
   10c1c:	pop	{r3, lr}
   10c20:	b	10b88 <ftello64@plt+0x28c>
   10c24:	movw	r3, #16524	; 0x408c
   10c28:	movt	r3, #2
   10c2c:	str	r0, [r3]
   10c30:	bx	lr
   10c34:	movw	r3, #16500	; 0x4074
   10c38:	movt	r3, #2
   10c3c:	str	r0, [r3]
   10c40:	bx	lr
   10c44:	movw	r3, #16500	; 0x4074
   10c48:	movt	r3, #2
   10c4c:	ldr	r0, [r3]
   10c50:	bx	lr
   10c54:	cmp	r2, #0
   10c58:	push	{r4, r5, r6, r7, lr}
   10c5c:	mov	r7, r0
   10c60:	sub	sp, sp, #12
   10c64:	ble	10ca0 <ftello64@plt+0x3a4>
   10c68:	sub	r5, r1, #1
   10c6c:	add	r6, r0, r2, lsl #1
   10c70:	mov	r4, r0
   10c74:	ldrb	r2, [r5, #1]!
   10c78:	mov	r0, r4
   10c7c:	movw	r3, #9668	; 0x25c4
   10c80:	add	r4, r4, #2
   10c84:	movt	r3, #1
   10c88:	mov	r1, #1
   10c8c:	str	r2, [sp]
   10c90:	mvn	r2, #0
   10c94:	bl	1089c <__sprintf_chk@plt>
   10c98:	cmp	r4, r6
   10c9c:	bne	10c74 <ftello64@plt+0x378>
   10ca0:	mov	r0, r7
   10ca4:	add	sp, sp, #12
   10ca8:	pop	{r4, r5, r6, r7, pc}
   10cac:	push	{r3}		; (str r3, [sp, #-4]!)
   10cb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10cb4:	movw	r4, #16524	; 0x408c
   10cb8:	movt	r4, #2
   10cbc:	movw	r5, #16512	; 0x4080
   10cc0:	movt	r5, #2
   10cc4:	sub	sp, sp, #4096	; 0x1000
   10cc8:	ldr	r6, [r4, #4]
   10ccc:	sub	sp, sp, #16
   10cd0:	ldr	r3, [r5]
   10cd4:	mov	r7, r2
   10cd8:	cmp	r6, #0
   10cdc:	add	r2, sp, #8192	; 0x2000
   10ce0:	mov	sl, r0
   10ce4:	mov	r9, r1
   10ce8:	ldr	r8, [r2, #-4044]	; 0xfffff034
   10cec:	str	r3, [r2, #-4084]	; 0xfffff00c
   10cf0:	beq	10db0 <ftello64@plt+0x4b4>
   10cf4:	movw	r6, #16500	; 0x4074
   10cf8:	movt	r6, #2
   10cfc:	ldr	r3, [r6]
   10d00:	tst	r7, r3
   10d04:	bne	10d30 <ftello64@plt+0x434>
   10d08:	add	r3, sp, #8192	; 0x2000
   10d0c:	ldr	r2, [r3, #-4084]	; 0xfffff00c
   10d10:	ldr	r3, [r5]
   10d14:	cmp	r2, r3
   10d18:	bne	10e80 <ftello64@plt+0x584>
   10d1c:	add	sp, sp, #4096	; 0x1000
   10d20:	add	sp, sp, #16
   10d24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d28:	add	sp, sp, #4
   10d2c:	bx	lr
   10d30:	mov	r1, #1
   10d34:	mov	r2, #4096	; 0x1000
   10d38:	str	sl, [sp]
   10d3c:	movw	r3, #9768	; 0x2628
   10d40:	str	r9, [sp, #4]
   10d44:	movt	r3, #1
   10d48:	add	r0, sp, #12
   10d4c:	bl	1089c <__sprintf_chk@plt>
   10d50:	add	lr, sp, #4096	; 0x1000
   10d54:	add	lr, lr, #16
   10d58:	movw	r1, #61432	; 0xeff8
   10d5c:	movt	r1, #65535	; 0xffff
   10d60:	add	ip, sp, #4096	; 0x1000
   10d64:	add	ip, ip, #56	; 0x38
   10d68:	str	r8, [sp]
   10d6c:	str	ip, [sp, #4]
   10d70:	mov	r2, #1
   10d74:	str	ip, [lr, r1]
   10d78:	add	ip, sp, #12
   10d7c:	mvn	r3, #0
   10d80:	rsb	r1, r0, #4080	; 0xff0
   10d84:	add	r0, ip, r0
   10d88:	add	r1, r1, #15
   10d8c:	bl	10818 <__vsnprintf_chk@plt>
   10d90:	ldr	r2, [r4]
   10d94:	movw	r3, #16524	; 0x408c
   10d98:	movt	r3, #2
   10d9c:	cmp	r2, #0
   10da0:	beq	10e38 <ftello64@plt+0x53c>
   10da4:	add	r0, sp, #12
   10da8:	blx	r2
   10dac:	b	10d08 <ftello64@plt+0x40c>
   10db0:	movw	r3, #16516	; 0x4084
   10db4:	movt	r3, #2
   10db8:	movw	r0, #9676	; 0x25cc
   10dbc:	movt	r0, #1
   10dc0:	ldr	r3, [r3]
   10dc4:	mov	r2, #1
   10dc8:	stmib	r4, {r2, r3}
   10dcc:	bl	10854 <getenv@plt>
   10dd0:	cmp	r0, #0
   10dd4:	movweq	r6, #16500	; 0x4074
   10dd8:	movteq	r6, #2
   10ddc:	beq	10df8 <ftello64@plt+0x4fc>
   10de0:	mov	r1, r6
   10de4:	movw	r6, #16500	; 0x4074
   10de8:	mov	r2, r1
   10dec:	movt	r6, #2
   10df0:	bl	107f4 <strtol@plt>
   10df4:	str	r0, [r6]
   10df8:	movw	r0, #9692	; 0x25dc
   10dfc:	movt	r0, #1
   10e00:	bl	10854 <getenv@plt>
   10e04:	subs	fp, r0, #0
   10e08:	beq	10cfc <ftello64@plt+0x400>
   10e0c:	movw	r1, #9708	; 0x25ec
   10e10:	movt	r1, #1
   10e14:	bl	10800 <fopen@plt>
   10e18:	subs	ip, r0, #0
   10e1c:	beq	10e54 <ftello64@plt+0x558>
   10e20:	mov	r1, #0
   10e24:	mov	r2, #1
   10e28:	mov	r3, r1
   10e2c:	str	ip, [r4, #8]
   10e30:	bl	108a8 <setvbuf@plt>
   10e34:	b	10cfc <ftello64@plt+0x400>
   10e38:	ldr	r0, [r3, #8]
   10e3c:	movw	r2, #9776	; 0x2630
   10e40:	add	r3, sp, #12
   10e44:	mov	r1, #1
   10e48:	movt	r2, #1
   10e4c:	bl	108c0 <__fprintf_chk@plt>
   10e50:	b	10d08 <ftello64@plt+0x40c>
   10e54:	mov	r3, #77	; 0x4d
   10e58:	ldr	r0, [r4, #8]
   10e5c:	str	r3, [sp]
   10e60:	movw	r2, #9712	; 0x25f0
   10e64:	str	fp, [sp, #4]
   10e68:	movt	r2, #1
   10e6c:	movw	r3, #9748	; 0x2614
   10e70:	mov	r1, #1
   10e74:	movt	r3, #1
   10e78:	bl	108c0 <__fprintf_chk@plt>
   10e7c:	b	10cfc <ftello64@plt+0x400>
   10e80:	bl	10830 <__stack_chk_fail@plt>
   10e84:	push	{r4, r5, r6, lr}
   10e88:	mov	r5, r0
   10e8c:	sub	sp, sp, #8
   10e90:	mov	r0, #28
   10e94:	mov	r6, r1
   10e98:	bl	10860 <malloc@plt>
   10e9c:	str	r5, [sp]
   10ea0:	mov	r1, #91	; 0x5b
   10ea4:	mov	r2, #4
   10ea8:	movw	r3, #9804	; 0x264c
   10eac:	movt	r3, #1
   10eb0:	mov	r4, r0
   10eb4:	movw	r0, #9780	; 0x2634
   10eb8:	str	r4, [sp, #4]
   10ebc:	movt	r0, #1
   10ec0:	bl	10cac <ftello64@plt+0x3b0>
   10ec4:	mov	r0, r5
   10ec8:	mov	r1, r6
   10ecc:	movw	r2, #4040	; 0xfc8
   10ed0:	movw	r3, #4004	; 0xfa4
   10ed4:	movt	r2, #1
   10ed8:	movt	r3, #1
   10edc:	stmib	r4, {r2, r3}
   10ee0:	movw	r2, #3976	; 0xf88
   10ee4:	movw	r3, #3948	; 0xf6c
   10ee8:	movt	r2, #1
   10eec:	movt	r3, #1
   10ef0:	str	r2, [r4, #20]
   10ef4:	movw	r2, #3940	; 0xf64
   10ef8:	str	r3, [r4, #24]
   10efc:	movt	r2, #1
   10f00:	movw	r3, #3932	; 0xf5c
   10f04:	str	r2, [r4, #12]
   10f08:	movt	r3, #1
   10f0c:	str	r3, [r4, #16]
   10f10:	bl	108e4 <fopen64@plt>
   10f14:	subs	r5, r0, #0
   10f18:	beq	10f2c <ftello64@plt+0x630>
   10f1c:	mov	r0, r4
   10f20:	str	r5, [r4]
   10f24:	add	sp, sp, #8
   10f28:	pop	{r4, r5, r6, pc}
   10f2c:	mov	r1, #105	; 0x69
   10f30:	mov	r2, #4
   10f34:	str	r4, [sp]
   10f38:	movw	r0, #9780	; 0x2634
   10f3c:	movw	r3, #9836	; 0x266c
   10f40:	movt	r0, #1
   10f44:	movt	r3, #1
   10f48:	bl	10cac <ftello64@plt+0x3b0>
   10f4c:	mov	r0, r4
   10f50:	bl	1080c <free@plt>
   10f54:	mov	r0, r5
   10f58:	b	10f24 <ftello64@plt+0x628>
   10f5c:	ldr	r0, [r0]
   10f60:	b	10884 <feof@plt>
   10f64:	ldr	r0, [r0]
   10f68:	b	108fc <ftello64@plt>
   10f6c:	push	{r3, lr}
   10f70:	ldr	r3, [r0]
   10f74:	mov	r0, r1
   10f78:	mov	r1, #1
   10f7c:	bl	1083c <fwrite@plt>
   10f80:	mov	r1, #0
   10f84:	pop	{r3, pc}
   10f88:	push	{r3, lr}
   10f8c:	ldr	r3, [r0]
   10f90:	mov	r0, r1
   10f94:	mov	r1, #1
   10f98:	bl	10848 <fread@plt>
   10f9c:	mov	r1, #0
   10fa0:	pop	{r3, pc}
   10fa4:	push	{lr}		; (str lr, [sp, #-4]!)
   10fa8:	sub	sp, sp, #12
   10fac:	ldr	r0, [r0]
   10fb0:	ldr	r1, [sp, #16]
   10fb4:	str	r1, [sp]
   10fb8:	bl	108d8 <fseeko64@plt>
   10fbc:	asr	r1, r0, #31
   10fc0:	add	sp, sp, #12
   10fc4:	pop	{pc}		; (ldr pc, [sp], #4)
   10fc8:	push	{r4, lr}
   10fcc:	subs	r4, r0, #0
   10fd0:	sub	sp, sp, #8
   10fd4:	beq	11010 <ftello64@plt+0x714>
   10fd8:	ldr	r0, [r4]
   10fdc:	bl	108cc <fclose@plt>
   10fe0:	str	r4, [sp]
   10fe4:	mov	r1, #47	; 0x2f
   10fe8:	mov	r2, #4
   10fec:	movw	r0, #9780	; 0x2634
   10ff0:	movw	r3, #9864	; 0x2688
   10ff4:	movt	r0, #1
   10ff8:	movt	r3, #1
   10ffc:	bl	10cac <ftello64@plt+0x3b0>
   11000:	mov	r0, r4
   11004:	add	sp, sp, #8
   11008:	pop	{r4, lr}
   1100c:	b	1080c <free@plt>
   11010:	add	sp, sp, #8
   11014:	pop	{r4, pc}
   11018:	movw	r0, #3716	; 0xe84
   1101c:	movt	r0, #1
   11020:	bx	lr
   11024:	movw	r3, #32776	; 0x8008
   11028:	add	r2, r1, #7
   1102c:	push	{r4, r5, r6, r7, r8, r9, lr}
   11030:	mov	r4, r1
   11034:	ldr	r3, [r0, r3]
   11038:	movw	r1, #32780	; 0x800c
   1103c:	ldr	r1, [r0, r1]
   11040:	sub	sp, sp, #12
   11044:	add	r2, r3, r2, asr #3
   11048:	mov	r5, r0
   1104c:	cmp	r1, r2
   11050:	bhi	110d0 <ftello64@plt+0x7d4>
   11054:	movw	r8, #32772	; 0x8004
   11058:	movw	r0, #32788	; 0x8014
   1105c:	ldr	r2, [r5, r8]
   11060:	movw	r7, #32784	; 0x8010
   11064:	ldr	lr, [r5, r0]
   11068:	mov	r6, r5
   1106c:	ldr	r1, [r5]
   11070:	rsb	r3, r2, r3
   11074:	add	r2, r3, lr
   11078:	ldr	r9, [r5, r7]
   1107c:	mov	ip, #0
   11080:	str	r2, [r5, r0]
   11084:	asr	r3, r2, #31
   11088:	str	ip, [sp]
   1108c:	mov	r0, r1
   11090:	ldr	r1, [r1, #8]
   11094:	blx	r1
   11098:	ldr	r0, [r6], #4
   1109c:	mov	r2, #32768	; 0x8000
   110a0:	mov	r3, #0
   110a4:	ldr	ip, [r0, #20]
   110a8:	mov	r1, r6
   110ac:	blx	ip
   110b0:	add	r3, r5, #32768	; 0x8000
   110b4:	movw	r2, #32796	; 0x801c
   110b8:	str	r6, [r5, r8]
   110bc:	str	r0, [r5, r2]
   110c0:	add	r0, r6, r0
   110c4:	str	r6, [r3, #8]
   110c8:	str	r0, [r3, #12]
   110cc:	str	r9, [r5, r7]
   110d0:	cmp	r4, #0
   110d4:	ble	11198 <ftello64@plt+0x89c>
   110d8:	add	r1, r5, #32768	; 0x8000
   110dc:	add	r1, r1, #4
   110e0:	ldmib	r1, {r6, r8}
   110e4:	cmp	r8, r6
   110e8:	bls	11198 <ftello64@plt+0x89c>
   110ec:	ldr	r2, [r1, #12]
   110f0:	subs	ip, r2, r4
   110f4:	bpl	11158 <ftello64@plt+0x85c>
   110f8:	movw	r7, #9888	; 0x26a0
   110fc:	mov	r3, r6
   11100:	movt	r7, #1
   11104:	mov	r0, #0
   11108:	mov	r9, #8
   1110c:	b	11120 <ftello64@plt+0x824>
   11110:	cmp	r3, r8
   11114:	beq	11150 <ftello64@plt+0x854>
   11118:	rsbs	ip, r4, #8
   1111c:	bpl	11164 <ftello64@plt+0x868>
   11120:	ldrb	r6, [r3], #1
   11124:	rsb	r4, r2, r4
   11128:	ldr	r5, [r7, r2, lsl #2]
   1112c:	cmp	r4, #0
   11130:	rsb	ip, ip, #0
   11134:	mov	r2, #8
   11138:	and	r5, r6, r5
   1113c:	str	r9, [r1, #12]
   11140:	str	r3, [r1, #4]
   11144:	mov	r6, r3
   11148:	orr	r0, r0, r5, lsl ip
   1114c:	bgt	11110 <ftello64@plt+0x814>
   11150:	add	sp, sp, #12
   11154:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11158:	movw	r7, #9888	; 0x26a0
   1115c:	movt	r7, #1
   11160:	mov	r0, #0
   11164:	ldrb	r2, [r6]
   11168:	cmp	ip, #0
   1116c:	ldr	r3, [r7, r4, lsl #2]
   11170:	str	ip, [r1, #12]
   11174:	and	ip, r3, r2, asr ip
   11178:	orr	r0, ip, r0
   1117c:	bne	11150 <ftello64@plt+0x854>
   11180:	add	r6, r6, #1
   11184:	mov	r3, #8
   11188:	str	r6, [r1, #4]
   1118c:	str	r3, [r1, #12]
   11190:	add	sp, sp, #12
   11194:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11198:	mov	r0, #0
   1119c:	b	11150 <ftello64@plt+0x854>
   111a0:	push	{r4, r5, r6, r7, r8, r9}
   111a4:	add	ip, r0, #12
   111a8:	ldrb	r4, [r0]
   111ac:	cmp	ip, r0
   111b0:	ldrb	r2, [r1]
   111b4:	mov	r3, #3
   111b8:	movhi	r3, #8
   111bc:	asr	r4, r4, #5
   111c0:	bfi	r2, r4, #3, #3
   111c4:	strb	r2, [r1]
   111c8:	ldrb	r4, [r0]
   111cc:	uxtb	r2, r2
   111d0:	ubfx	r4, r4, #3, #2
   111d4:	bfi	r2, r4, #6, #2
   111d8:	strb	r2, [r1]
   111dc:	ldrbhi	r2, [r0], #1
   111e0:	movls	r2, #0
   111e4:	ldrb	r4, [r1]
   111e8:	andhi	r2, r2, #7
   111ec:	cmp	ip, r0
   111f0:	bfi	r4, r2, #0, #3
   111f4:	strb	r4, [r1]
   111f8:	bls	1159c <ftello64@plt+0xca0>
   111fc:	ldrb	r2, [r0]
   11200:	sub	r3, r3, #1
   11204:	cmp	r3, #0
   11208:	addeq	r0, r0, #1
   1120c:	asr	r2, r2, r3
   11210:	moveq	r3, #8
   11214:	and	r2, r2, #1
   11218:	ldrb	r4, [r1, #1]
   1121c:	cmp	ip, r0
   11220:	bfi	r4, r2, #7, #1
   11224:	strb	r4, [r1, #1]
   11228:	bls	114f4 <ftello64@plt+0xbf8>
   1122c:	ldrb	r2, [r0]
   11230:	sub	r3, r3, #1
   11234:	cmp	r3, #0
   11238:	asr	r2, r2, r3
   1123c:	and	r2, r2, #1
   11240:	bne	114f8 <ftello64@plt+0xbfc>
   11244:	add	r0, r0, #1
   11248:	uxtb	r3, r4
   1124c:	mov	r4, #6
   11250:	bfi	r3, r2, #6, #1
   11254:	strb	r3, [r1, #1]
   11258:	movw	r8, #9888	; 0x26a0
   1125c:	movt	r8, #1
   11260:	mov	r6, #0
   11264:	mov	r2, #4
   11268:	cmp	ip, r0
   1126c:	rsb	r5, r2, r4
   11270:	mov	r3, r0
   11274:	rsb	r7, r5, #0
   11278:	bls	114bc <ftello64@plt+0xbc0>
   1127c:	cmp	r5, #0
   11280:	bge	11498 <ftello64@plt+0xb9c>
   11284:	ldrb	r5, [r0]
   11288:	rsb	r2, r4, r2
   1128c:	ldr	r3, [r8, r4, lsl #2]
   11290:	add	r0, r0, #1
   11294:	cmp	r2, #0
   11298:	mov	r4, #8
   1129c:	and	r5, r5, r3
   112a0:	mov	r3, r0
   112a4:	orr	r6, r6, r5, lsl r7
   112a8:	bgt	11268 <ftello64@plt+0x96c>
   112ac:	ldrb	r0, [r1, #1]
   112b0:	mov	r2, #4
   112b4:	bfi	r0, r6, #0, #4
   112b8:	strb	r0, [r1, #1]
   112bc:	movw	r8, #9888	; 0x26a0
   112c0:	movt	r8, #1
   112c4:	mov	r4, r3
   112c8:	mov	r6, #0
   112cc:	mov	r3, #4
   112d0:	cmp	ip, r4
   112d4:	rsb	r5, r3, r2
   112d8:	mov	r0, r4
   112dc:	rsb	r7, r5, #0
   112e0:	bls	11460 <ftello64@plt+0xb64>
   112e4:	cmp	r5, #0
   112e8:	bge	1143c <ftello64@plt+0xb40>
   112ec:	ldrb	r5, [r4]
   112f0:	rsb	r3, r2, r3
   112f4:	ldr	r0, [r8, r2, lsl #2]
   112f8:	add	r4, r4, #1
   112fc:	cmp	r3, #0
   11300:	mov	r2, #8
   11304:	and	r5, r5, r0
   11308:	mov	r0, r4
   1130c:	orr	r6, r6, r5, lsl r7
   11310:	bgt	112d0 <ftello64@plt+0x9d4>
   11314:	ldrb	r2, [r1, #2]
   11318:	mov	r3, #5
   1131c:	bfi	r2, r6, #0, #4
   11320:	strb	r2, [r1, #2]
   11324:	movw	r8, #9888	; 0x26a0
   11328:	movt	r8, #1
   1132c:	mov	r6, #0
   11330:	mov	r4, #5
   11334:	cmp	ip, r0
   11338:	rsb	r5, r4, r3
   1133c:	mov	r2, r0
   11340:	rsb	r7, r5, #0
   11344:	add	r0, r0, #1
   11348:	bls	11520 <ftello64@plt+0xc24>
   1134c:	cmp	r5, #0
   11350:	bge	11574 <ftello64@plt+0xc78>
   11354:	ldrb	r9, [r2]
   11358:	rsb	r4, r3, r4
   1135c:	ldr	r5, [r8, r3, lsl #2]
   11360:	cmp	r4, #0
   11364:	mov	r3, #8
   11368:	mov	r2, r0
   1136c:	and	r5, r9, r5
   11370:	orr	r6, r6, r5, lsl r7
   11374:	bgt	11334 <ftello64@plt+0xa38>
   11378:	mov	r7, r6
   1137c:	mov	r3, #8
   11380:	ldrb	r5, [r1, #3]
   11384:	movw	r8, #9888	; 0x26a0
   11388:	movt	r8, #1
   1138c:	mov	r0, r2
   11390:	mov	r6, #0
   11394:	mov	r4, #32
   11398:	bfi	r5, r7, #0, #5
   1139c:	strb	r5, [r1, #3]
   113a0:	cmp	ip, r0
   113a4:	rsb	r5, r4, r3
   113a8:	mov	r2, r0
   113ac:	rsb	r7, r5, #0
   113b0:	add	r0, r0, #1
   113b4:	bls	113e8 <ftello64@plt+0xaec>
   113b8:	cmp	r5, #0
   113bc:	bge	1154c <ftello64@plt+0xc50>
   113c0:	ldrb	r9, [r2]
   113c4:	rsb	r4, r3, r4
   113c8:	ldr	r5, [r8, r3, lsl #2]
   113cc:	cmp	r4, #0
   113d0:	mov	r3, #8
   113d4:	mov	r2, r0
   113d8:	and	r5, r9, r5
   113dc:	orr	r6, r6, r5, lsl r7
   113e0:	bgt	113a0 <ftello64@plt+0xaa4>
   113e4:	mov	r3, #8
   113e8:	movw	r8, #9888	; 0x26a0
   113ec:	movt	r8, #1
   113f0:	mov	r4, #0
   113f4:	mov	r0, #32
   113f8:	str	r6, [r1, #4]
   113fc:	cmp	ip, r2
   11400:	bls	11430 <ftello64@plt+0xb34>
   11404:	subs	r5, r3, r0
   11408:	rsb	r6, r5, #0
   1140c:	bpl	11528 <ftello64@plt+0xc2c>
   11410:	ldr	r5, [r8, r3, lsl #2]
   11414:	rsb	r0, r3, r0
   11418:	ldrb	r7, [r2], #1
   1141c:	cmp	r0, #0
   11420:	mov	r3, #8
   11424:	and	r5, r7, r5
   11428:	orr	r4, r4, r5, lsl r6
   1142c:	bgt	113fc <ftello64@plt+0xb00>
   11430:	str	r4, [r1, #8]
   11434:	pop	{r4, r5, r6, r7, r8, r9}
   11438:	bx	lr
   1143c:	movw	r2, #9888	; 0x26a0
   11440:	movt	r2, #1
   11444:	ldrb	r7, [r4]
   11448:	addeq	r0, r4, #1
   1144c:	ldr	r3, [r2, r3, lsl #2]
   11450:	and	r3, r3, r7, asr r5
   11454:	orr	r6, r3, r6
   11458:	beq	11314 <ftello64@plt+0xa18>
   1145c:	mov	r2, r5
   11460:	sub	r3, r2, #3
   11464:	ldrb	r5, [r1, #2]
   11468:	cmp	r3, #0
   1146c:	bfi	r5, r6, #0, #4
   11470:	strb	r5, [r1, #2]
   11474:	bgt	11324 <ftello64@plt+0xa28>
   11478:	rsb	r2, r2, #11
   1147c:	add	r0, r2, #7
   11480:	cmp	r2, #0
   11484:	movlt	r2, r0
   11488:	asr	r2, r2, #3
   1148c:	add	r0, r4, r2
   11490:	add	r3, r3, r2, lsl #3
   11494:	b	11324 <ftello64@plt+0xa28>
   11498:	movw	r4, #9888	; 0x26a0
   1149c:	movt	r4, #1
   114a0:	ldrb	r7, [r0]
   114a4:	addeq	r3, r0, #1
   114a8:	ldr	r2, [r4, r2, lsl #2]
   114ac:	and	r2, r2, r7, asr r5
   114b0:	orr	r6, r2, r6
   114b4:	beq	112ac <ftello64@plt+0x9b0>
   114b8:	mov	r4, r5
   114bc:	sub	r2, r4, #4
   114c0:	ldrb	r5, [r1, #1]
   114c4:	cmp	r2, #0
   114c8:	bfi	r5, r6, #0, #4
   114cc:	strb	r5, [r1, #1]
   114d0:	bgt	112bc <ftello64@plt+0x9c0>
   114d4:	rsb	r4, r4, #12
   114d8:	add	r3, r4, #7
   114dc:	cmp	r4, #0
   114e0:	movlt	r4, r3
   114e4:	asr	r4, r4, #3
   114e8:	add	r3, r0, r4
   114ec:	add	r2, r2, r4, lsl #3
   114f0:	b	112bc <ftello64@plt+0x9c0>
   114f4:	mov	r2, #0
   114f8:	sub	r4, r3, #2
   114fc:	ldrb	r5, [r1, #1]
   11500:	cmp	r4, #0
   11504:	rsble	r3, r3, #10
   11508:	bfi	r5, r2, #6, #1
   1150c:	strb	r5, [r1, #1]
   11510:	asrle	r3, r3, #3
   11514:	addle	r0, r0, r3
   11518:	addle	r4, r4, r3, lsl #3
   1151c:	b	11258 <ftello64@plt+0x95c>
   11520:	mov	r7, r6
   11524:	b	11380 <ftello64@plt+0xa84>
   11528:	movw	r3, #9888	; 0x26a0
   1152c:	movt	r3, #1
   11530:	ldrb	r2, [r2]
   11534:	ldr	r3, [r3, r0, lsl #2]
   11538:	and	r5, r3, r2, asr r5
   1153c:	orr	r4, r5, r4
   11540:	str	r4, [r1, #8]
   11544:	pop	{r4, r5, r6, r7, r8, r9}
   11548:	bx	lr
   1154c:	movw	r3, #9888	; 0x26a0
   11550:	movt	r3, #1
   11554:	ldrb	r0, [r2]
   11558:	addeq	r2, r2, #1
   1155c:	ldr	r3, [r3, r4, lsl #2]
   11560:	and	r3, r3, r0, asr r5
   11564:	orr	r6, r3, r6
   11568:	moveq	r3, #8
   1156c:	movne	r3, r5
   11570:	b	113e8 <ftello64@plt+0xaec>
   11574:	movw	r3, #9888	; 0x26a0
   11578:	movt	r3, #1
   1157c:	ldrb	r7, [r2]
   11580:	moveq	r2, r0
   11584:	ldr	r3, [r3, r4, lsl #2]
   11588:	and	r7, r3, r7, asr r5
   1158c:	moveq	r3, #8
   11590:	orr	r7, r7, r6
   11594:	movne	r3, r5
   11598:	b	11380 <ftello64@plt+0xa84>
   1159c:	mov	r2, #0
   115a0:	b	11218 <ftello64@plt+0x91c>
   115a4:	push	{r3, r4, r5, r6, r7, lr}
   115a8:	subs	r6, r0, #0
   115ac:	popeq	{r3, r4, r5, r6, r7, pc}
   115b0:	ldr	r0, [r6]
   115b4:	cmp	r0, #0
   115b8:	popeq	{r3, r4, r5, r6, r7, pc}
   115bc:	ldrh	r3, [r0]
   115c0:	cmp	r3, #0
   115c4:	beq	11600 <ftello64@plt+0xd04>
   115c8:	mov	r4, #0
   115cc:	mov	r7, r4
   115d0:	lsl	r5, r4, #3
   115d4:	add	r4, r4, #1
   115d8:	add	r0, r0, r5
   115dc:	ldr	r0, [r0, #8]
   115e0:	bl	1080c <free@plt>
   115e4:	ldr	r3, [r6]
   115e8:	add	r5, r3, r5
   115ec:	str	r7, [r5, #8]
   115f0:	ldr	r0, [r6]
   115f4:	ldrh	r3, [r0]
   115f8:	cmp	r3, r4
   115fc:	bgt	115d0 <ftello64@plt+0xcd4>
   11600:	bl	1080c <free@plt>
   11604:	mov	r3, #0
   11608:	str	r3, [r6]
   1160c:	pop	{r3, r4, r5, r6, r7, pc}
   11610:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11614:	sub	sp, sp, #32768	; 0x8000
   11618:	sub	sp, sp, #84	; 0x54
   1161c:	movw	r7, #16512	; 0x4080
   11620:	add	lr, sp, #32768	; 0x8000
   11624:	movt	r7, #2
   11628:	add	lr, lr, #80	; 0x50
   1162c:	movw	r2, #32716	; 0x7fcc
   11630:	movt	r2, #65535	; 0xffff
   11634:	ldr	ip, [r7]
   11638:	movw	r3, #16504	; 0x4078
   1163c:	movt	r3, #2
   11640:	str	r7, [sp, #20]
   11644:	mov	r7, #0
   11648:	str	r7, [lr, r2]
   1164c:	add	r2, sp, #32768	; 0x8000
   11650:	movw	r1, #10020	; 0x2724
   11654:	ldr	r3, [r3]
   11658:	movt	r1, #1
   1165c:	str	ip, [r2, #76]	; 0x4c
   11660:	mov	r9, r0
   11664:	blx	r3
   11668:	subs	ip, r0, #0
   1166c:	str	ip, [sp, #12]
   11670:	beq	11de0 <ftello64@plt+0x14e4>
   11674:	add	lr, sp, #32768	; 0x8000
   11678:	ldr	ip, [sp, #12]
   1167c:	movw	r6, #32720	; 0x7fd0
   11680:	movt	r6, #65535	; 0xffff
   11684:	str	r7, [lr, #52]	; 0x34
   11688:	add	lr, sp, #32768	; 0x8000
   1168c:	add	lr, lr, #80	; 0x50
   11690:	mov	r2, #0
   11694:	mov	r1, #2
   11698:	mov	r3, #0
   1169c:	str	ip, [lr, r6]
   116a0:	add	r5, sp, #36	; 0x24
   116a4:	str	r1, [sp]
   116a8:	add	fp, sp, #32768	; 0x8000
   116ac:	ldr	r1, [ip, #8]
   116b0:	mov	r8, #8
   116b4:	blx	r1
   116b8:	add	lr, sp, #32768	; 0x8000
   116bc:	add	lr, lr, #80	; 0x50
   116c0:	add	r4, sp, #32
   116c4:	add	fp, fp, #40	; 0x28
   116c8:	ldr	r0, [lr, r6]
   116cc:	ldr	r3, [r0, #12]
   116d0:	blx	r3
   116d4:	add	r2, sp, #32768	; 0x8000
   116d8:	add	r2, r2, #80	; 0x50
   116dc:	add	lr, sp, #32768	; 0x8000
   116e0:	mov	r3, #0
   116e4:	ldr	ip, [r2, r6]
   116e8:	mov	r2, #0
   116ec:	str	r7, [sp]
   116f0:	ldr	r1, [ip, #8]
   116f4:	str	r0, [lr, #56]	; 0x38
   116f8:	mov	r0, ip
   116fc:	blx	r1
   11700:	add	r1, sp, #32768	; 0x8000
   11704:	add	r1, r1, #80	; 0x50
   11708:	mov	r2, #32768	; 0x8000
   1170c:	mov	r3, #0
   11710:	ldr	r0, [r1, r6]
   11714:	mov	r1, r5
   11718:	ldr	ip, [r0, #20]
   1171c:	blx	ip
   11720:	add	r2, sp, #32768	; 0x8000
   11724:	ldr	r3, [r2, #56]	; 0x38
   11728:	str	r5, [r2, #36]	; 0x24
   1172c:	cmp	r3, #0
   11730:	str	r5, [r2, #40]	; 0x28
   11734:	str	r8, [r2, #48]	; 0x30
   11738:	add	r3, sp, #32768	; 0x8000
   1173c:	str	r0, [r2, #60]	; 0x3c
   11740:	add	r0, r5, r0
   11744:	str	r0, [r2, #44]	; 0x2c
   11748:	bgt	11880 <ftello64@plt+0xf84>
   1174c:	add	r3, r3, #80	; 0x50
   11750:	add	ip, sp, #32768	; 0x8000
   11754:	mov	r2, #0
   11758:	ldr	r0, [r3, r6]
   1175c:	mov	r3, #0
   11760:	str	r7, [sp]
   11764:	str	r7, [ip, #52]	; 0x34
   11768:	ldr	r1, [r0, #8]
   1176c:	blx	r1
   11770:	add	lr, sp, #32768	; 0x8000
   11774:	add	lr, lr, #80	; 0x50
   11778:	mov	r1, r5
   1177c:	mov	r2, #32768	; 0x8000
   11780:	mov	r3, #0
   11784:	ldr	r0, [lr, r6]
   11788:	ldr	ip, [r0, #20]
   1178c:	blx	ip
   11790:	add	r1, sp, #32768	; 0x8000
   11794:	str	r5, [r1, #36]	; 0x24
   11798:	str	r8, [r1, #48]	; 0x30
   1179c:	add	r5, r5, r0
   117a0:	str	r0, [r1, #60]	; 0x3c
   117a4:	str	r5, [r1, #44]	; 0x2c
   117a8:	str	r5, [r1, #40]	; 0x28
   117ac:	mov	r1, #32
   117b0:	mov	r0, r4
   117b4:	bl	11024 <ftello64@plt+0x728>
   117b8:	mov	r1, #32
   117bc:	mov	r5, r0
   117c0:	mov	r0, r4
   117c4:	bl	11024 <ftello64@plt+0x728>
   117c8:	movw	r2, #16970	; 0x424a
   117cc:	movt	r2, #19791	; 0x4d4f
   117d0:	cmp	r5, r2
   117d4:	bne	117fc <ftello64@plt+0xf00>
   117d8:	movw	r6, #12336	; 0x3030
   117dc:	mov	r2, r6
   117e0:	movt	r6, #12337	; 0x3031
   117e4:	movt	r2, #12338	; 0x3032
   117e8:	cmp	r0, r6
   117ec:	cmpne	r0, r2
   117f0:	moveq	r6, #0
   117f4:	movne	r6, #1
   117f8:	beq	118a4 <ftello64@plt+0xfa8>
   117fc:	add	r3, sp, #36	; 0x24
   11800:	mov	r1, #45	; 0x2d
   11804:	str	r3, [sp]
   11808:	mov	r2, #256	; 0x100
   1180c:	movw	r0, #10024	; 0x2728
   11810:	movw	r3, #10076	; 0x275c
   11814:	movt	r0, #1
   11818:	movt	r3, #1
   1181c:	bl	10cac <ftello64@plt+0x3b0>
   11820:	movw	r0, #10024	; 0x2728
   11824:	movw	r3, #10148	; 0x27a4
   11828:	str	r9, [sp]
   1182c:	movt	r0, #1
   11830:	movt	r3, #1
   11834:	mov	r1, #131	; 0x83
   11838:	mov	r2, #2304	; 0x900
   1183c:	bl	10cac <ftello64@plt+0x3b0>
   11840:	add	r0, sp, #28
   11844:	bl	115a4 <ftello64@plt+0xca8>
   11848:	ldr	r7, [sp, #12]
   1184c:	mov	r0, r7
   11850:	ldr	r3, [r7, #4]
   11854:	blx	r3
   11858:	mov	r0, #0
   1185c:	ldr	r7, [sp, #20]
   11860:	add	ip, sp, #32768	; 0x8000
   11864:	ldr	r2, [ip, #76]	; 0x4c
   11868:	ldr	r3, [r7]
   1186c:	cmp	r2, r3
   11870:	bne	11ddc <ftello64@plt+0x14e0>
   11874:	add	sp, sp, #32768	; 0x8000
   11878:	add	sp, sp, #84	; 0x54
   1187c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11880:	ldr	r2, [r3, #52]	; 0x34
   11884:	add	r3, r2, #32512	; 0x7f00
   11888:	add	r3, r3, #255	; 0xff
   1188c:	cmp	r3, #32768	; 0x8000
   11890:	bcs	11ba8 <ftello64@plt+0x12ac>
   11894:	rsb	r3, r2, r4
   11898:	add	r3, r3, #4
   1189c:	str	r3, [fp]
   118a0:	b	117ac <ftello64@plt+0xeb0>
   118a4:	mov	r0, r4
   118a8:	mov	r1, #32
   118ac:	bl	11024 <ftello64@plt+0x728>
   118b0:	add	ip, sp, #32768	; 0x8000
   118b4:	movw	r5, #32720	; 0x7fd0
   118b8:	add	lr, sp, #32768	; 0x8000
   118bc:	ldr	r3, [ip, #56]	; 0x38
   118c0:	movt	r5, #65535	; 0xffff
   118c4:	cmp	r3, #40	; 0x28
   118c8:	bgt	11ca4 <ftello64@plt+0x13a8>
   118cc:	add	lr, lr, #80	; 0x50
   118d0:	mov	r2, #0
   118d4:	mov	r3, #0
   118d8:	add	r7, sp, #36	; 0x24
   118dc:	ldr	r0, [lr, r5]
   118e0:	str	r6, [sp]
   118e4:	str	r6, [ip, #52]	; 0x34
   118e8:	ldr	r1, [r0, #8]
   118ec:	blx	r1
   118f0:	add	r2, sp, #32768	; 0x8000
   118f4:	add	r2, r2, #80	; 0x50
   118f8:	mov	r1, r7
   118fc:	mov	r3, #0
   11900:	ldr	r0, [r2, r5]
   11904:	mov	r2, #32768	; 0x8000
   11908:	ldr	ip, [r0, #20]
   1190c:	blx	ip
   11910:	add	r3, sp, #32768	; 0x8000
   11914:	add	ip, sp, #32768	; 0x8000
   11918:	str	r7, [r3, #36]	; 0x24
   1191c:	str	r0, [r3, #60]	; 0x3c
   11920:	add	r7, r7, r0
   11924:	mov	r3, #8
   11928:	str	r7, [ip, #44]	; 0x2c
   1192c:	str	r7, [ip, #40]	; 0x28
   11930:	str	r3, [ip, #48]	; 0x30
   11934:	mov	r1, #32
   11938:	mov	r0, r4
   1193c:	bl	11024 <ftello64@plt+0x728>
   11940:	add	ip, sp, #32768	; 0x8000
   11944:	add	r7, sp, #32768	; 0x8000
   11948:	movw	r5, #32720	; 0x7fd0
   1194c:	ldr	r1, [ip, #36]	; 0x24
   11950:	movt	r5, #65535	; 0xffff
   11954:	ldr	r6, [ip, #48]	; 0x30
   11958:	ldr	lr, [r7, #56]	; 0x38
   1195c:	mov	r2, r0
   11960:	ldr	r0, [ip, #40]	; 0x28
   11964:	ldr	ip, [ip, #52]	; 0x34
   11968:	rsb	r1, r1, r0
   1196c:	add	r3, r1, #1
   11970:	rsb	r3, r6, r3, lsl #3
   11974:	add	r3, r3, ip, lsl #3
   11978:	rsb	r3, r3, lr, lsl #3
   1197c:	cmp	r3, #0
   11980:	add	lr, r3, #7
   11984:	movlt	r3, lr
   11988:	cmp	r2, r3, asr #3
   1198c:	bgt	11db4 <ftello64@plt+0x14b8>
   11990:	add	lr, sp, #32768	; 0x8000
   11994:	add	r0, r0, #4
   11998:	ldr	r3, [lr, #44]	; 0x2c
   1199c:	cmp	r3, r0
   119a0:	bls	11cd8 <ftello64@plt+0x13dc>
   119a4:	sub	r3, r6, #32
   119a8:	add	lr, sp, #32768	; 0x8000
   119ac:	cmp	r3, #0
   119b0:	str	r3, [lr, #48]	; 0x30
   119b4:	bgt	119e0 <ftello64@plt+0x10e4>
   119b8:	rsb	r6, r6, #40	; 0x28
   119bc:	ldr	r1, [lr, #40]	; 0x28
   119c0:	add	r2, r6, #7
   119c4:	cmp	r6, #0
   119c8:	movlt	r6, r2
   119cc:	asr	r2, r6, #3
   119d0:	add	r1, r1, r2
   119d4:	str	r1, [lr, #40]	; 0x28
   119d8:	add	r3, r3, r2, lsl #3
   119dc:	str	r3, [lr, #48]	; 0x30
   119e0:	mov	r1, #16
   119e4:	mov	r0, r4
   119e8:	bl	11024 <ftello64@plt+0x728>
   119ec:	uxth	r7, r0
   119f0:	mov	r6, r0
   119f4:	mov	r0, #1
   119f8:	lsl	r1, r7, #3
   119fc:	add	r1, r1, #4
   11a00:	bl	107e8 <calloc@plt>
   11a04:	add	r1, sp, #32768	; 0x8000
   11a08:	movw	r3, #32716	; 0x7fcc
   11a0c:	add	r1, r1, #80	; 0x50
   11a10:	movt	r3, #65535	; 0xffff
   11a14:	cmp	r7, #0
   11a18:	strh	r6, [r0]
   11a1c:	str	r0, [r1, r3]
   11a20:	beq	11b80 <ftello64@plt+0x1284>
   11a24:	mov	r9, #0
   11a28:	mov	r5, r0
   11a2c:	add	r7, sp, #36	; 0x24
   11a30:	movw	ip, #32720	; 0x7fd0
   11a34:	str	r7, [sp, #8]
   11a38:	movt	ip, #65535	; 0xffff
   11a3c:	str	ip, [sp, #16]
   11a40:	mov	r1, #1
   11a44:	mov	r0, r4
   11a48:	bl	11024 <ftello64@plt+0x728>
   11a4c:	add	r5, r5, r9, lsl #3
   11a50:	mov	r1, #1
   11a54:	add	r8, r5, #4
   11a58:	ldrb	r3, [r5, #4]
   11a5c:	bfi	r3, r0, #0, #1
   11a60:	mov	r0, r4
   11a64:	strb	r3, [r5, #4]
   11a68:	bl	11024 <ftello64@plt+0x728>
   11a6c:	ldrb	r3, [r5, #4]
   11a70:	mov	r1, #1
   11a74:	bfi	r3, r0, #1, #1
   11a78:	mov	r0, r4
   11a7c:	strb	r3, [r5, #4]
   11a80:	bl	11024 <ftello64@plt+0x728>
   11a84:	add	lr, sp, #32768	; 0x8000
   11a88:	ldr	r2, [fp]
   11a8c:	ldr	ip, [lr, #44]	; 0x2c
   11a90:	add	r1, r2, #1
   11a94:	ldrb	r3, [r5, #4]
   11a98:	cmp	ip, r1
   11a9c:	bfi	r3, r0, #2, #1
   11aa0:	strb	r3, [r5, #4]
   11aa4:	bls	11c14 <ftello64@plt+0x1318>
   11aa8:	ldr	r2, [lr, #48]	; 0x30
   11aac:	sub	r3, r2, #13
   11ab0:	add	ip, sp, #32768	; 0x8000
   11ab4:	cmp	r3, #0
   11ab8:	str	r3, [ip, #48]	; 0x30
   11abc:	bgt	11ae8 <ftello64@plt+0x11ec>
   11ac0:	rsb	r2, r2, #21
   11ac4:	ldr	r1, [fp]
   11ac8:	add	r0, r2, #7
   11acc:	cmp	r2, #0
   11ad0:	movlt	r2, r0
   11ad4:	asr	r2, r2, #3
   11ad8:	add	r1, r1, r2
   11adc:	str	r1, [fp]
   11ae0:	add	r3, r3, r2, lsl #3
   11ae4:	str	r3, [ip, #48]	; 0x30
   11ae8:	mov	r1, #16
   11aec:	mov	r0, r4
   11af0:	bl	11024 <ftello64@plt+0x728>
   11af4:	mov	r1, #12
   11af8:	uxth	r5, r0
   11afc:	strh	r0, [r8, #2]
   11b00:	mov	r0, r5
   11b04:	bl	107e8 <calloc@plt>
   11b08:	cmp	r5, #0
   11b0c:	addne	r5, sp, #32768	; 0x8000
   11b10:	movne	r6, #0
   11b14:	addne	r5, r5, #75	; 0x4b
   11b18:	movne	r7, r6
   11b1c:	str	r0, [r8, #4]
   11b20:	beq	11b6c <ftello64@plt+0x1270>
   11b24:	add	sl, sp, #32768	; 0x8000
   11b28:	add	sl, sl, #63	; 0x3f
   11b2c:	mov	r0, r4
   11b30:	mov	r1, #8
   11b34:	bl	11024 <ftello64@plt+0x728>
   11b38:	strb	r0, [sl, #1]!
   11b3c:	cmp	sl, r5
   11b40:	bne	11b2c <ftello64@plt+0x1230>
   11b44:	ldr	r1, [r8, #4]
   11b48:	add	r0, sp, #32768	; 0x8000
   11b4c:	add	r0, r0, #64	; 0x40
   11b50:	add	r7, r7, #1
   11b54:	add	r1, r1, r6
   11b58:	add	r6, r6, #12
   11b5c:	bl	111a0 <ftello64@plt+0x8a4>
   11b60:	ldrh	r3, [r8, #2]
   11b64:	cmp	r7, r3
   11b68:	blt	11b24 <ftello64@plt+0x1228>
   11b6c:	ldr	r5, [sp, #28]
   11b70:	add	r9, r9, #1
   11b74:	ldrh	r3, [r5]
   11b78:	cmp	r3, r9
   11b7c:	bgt	11a40 <ftello64@plt+0x1144>
   11b80:	ldr	r7, [sp, #12]
   11b84:	ldr	r3, [r7, #4]
   11b88:	mov	r0, r7
   11b8c:	blx	r3
   11b90:	add	ip, sp, #32768	; 0x8000
   11b94:	movw	r3, #32716	; 0x7fcc
   11b98:	add	ip, ip, #80	; 0x50
   11b9c:	movt	r3, #65535	; 0xffff
   11ba0:	ldr	r0, [ip, r3]
   11ba4:	b	1185c <ftello64@plt+0xf60>
   11ba8:	add	ip, sp, #32768	; 0x8000
   11bac:	mov	r2, #0
   11bb0:	add	ip, ip, #80	; 0x50
   11bb4:	mov	r3, #0
   11bb8:	ldr	r1, [ip, r6]
   11bbc:	str	r7, [sp]
   11bc0:	mov	r0, r1
   11bc4:	ldr	r1, [r1, #8]
   11bc8:	blx	r1
   11bcc:	add	lr, sp, #32768	; 0x8000
   11bd0:	add	lr, lr, #80	; 0x50
   11bd4:	add	r1, sp, #32768	; 0x8000
   11bd8:	mov	r2, #32768	; 0x8000
   11bdc:	mov	r3, #0
   11be0:	ldr	r0, [lr, r6]
   11be4:	str	r7, [r1, #52]	; 0x34
   11be8:	mov	r1, r5
   11bec:	ldr	ip, [r0, #20]
   11bf0:	blx	ip
   11bf4:	add	r2, sp, #32768	; 0x8000
   11bf8:	str	r5, [fp]
   11bfc:	str	r5, [r2, #36]	; 0x24
   11c00:	str	r8, [r2, #48]	; 0x30
   11c04:	add	r3, r5, r0
   11c08:	str	r0, [r2, #60]	; 0x3c
   11c0c:	str	r3, [r2, #44]	; 0x2c
   11c10:	b	117ac <ftello64@plt+0xeb0>
   11c14:	add	r0, sp, #32768	; 0x8000
   11c18:	ldr	r7, [sp, #16]
   11c1c:	add	ip, sp, #32768	; 0x8000
   11c20:	mov	lr, #0
   11c24:	ldr	r1, [r0, #36]	; 0x24
   11c28:	add	ip, ip, #80	; 0x50
   11c2c:	ldr	r3, [r0, #52]	; 0x34
   11c30:	rsb	r2, r1, r2
   11c34:	ldr	r0, [ip, r7]
   11c38:	add	r2, r2, r3
   11c3c:	add	r1, sp, #32768	; 0x8000
   11c40:	add	r7, sp, #32768	; 0x8000
   11c44:	str	lr, [sp]
   11c48:	asr	r3, r2, #31
   11c4c:	str	r2, [r1, #52]	; 0x34
   11c50:	ldr	r1, [r0, #8]
   11c54:	ldr	r5, [r7, #48]	; 0x30
   11c58:	blx	r1
   11c5c:	ldr	ip, [sp, #16]
   11c60:	add	lr, sp, #32768	; 0x8000
   11c64:	add	lr, lr, #80	; 0x50
   11c68:	mov	r2, #32768	; 0x8000
   11c6c:	ldr	r1, [sp, #8]
   11c70:	mov	r3, #0
   11c74:	ldr	r0, [lr, ip]
   11c78:	ldr	ip, [r0, #20]
   11c7c:	blx	ip
   11c80:	ldr	r7, [sp, #8]
   11c84:	add	r1, sp, #32768	; 0x8000
   11c88:	mov	r2, r5
   11c8c:	str	r7, [r1, #36]	; 0x24
   11c90:	str	r7, [fp]
   11c94:	str	r0, [r1, #60]	; 0x3c
   11c98:	add	r0, r7, r0
   11c9c:	str	r0, [r1, #44]	; 0x2c
   11ca0:	b	11aac <ftello64@plt+0x11b0>
   11ca4:	ldr	r2, [lr, #52]	; 0x34
   11ca8:	add	r3, r2, #32512	; 0x7f00
   11cac:	add	r3, r3, #215	; 0xd7
   11cb0:	cmp	r3, #32768	; 0x8000
   11cb4:	bcs	11d40 <ftello64@plt+0x1444>
   11cb8:	add	r7, sp, #32768	; 0x8000
   11cbc:	rsb	r2, r2, #40	; 0x28
   11cc0:	mov	r1, #8
   11cc4:	ldr	r3, [r7, #36]	; 0x24
   11cc8:	str	r1, [r7, #48]	; 0x30
   11ccc:	add	r3, r3, r2
   11cd0:	str	r3, [r7, #40]	; 0x28
   11cd4:	b	11934 <ftello64@plt+0x1038>
   11cd8:	add	r2, sp, #32768	; 0x8000
   11cdc:	mov	r3, #0
   11ce0:	add	r2, r2, #80	; 0x50
   11ce4:	ldr	r0, [r2, r5]
   11ce8:	add	r2, ip, r1
   11cec:	str	r2, [lr, #52]	; 0x34
   11cf0:	str	r3, [sp]
   11cf4:	asr	r3, r2, #31
   11cf8:	ldr	r1, [r0, #8]
   11cfc:	blx	r1
   11d00:	add	r3, sp, #32768	; 0x8000
   11d04:	add	r3, r3, #80	; 0x50
   11d08:	mov	r2, #32768	; 0x8000
   11d0c:	ldr	r0, [r3, r5]
   11d10:	add	r5, sp, #36	; 0x24
   11d14:	mov	r3, #0
   11d18:	mov	r1, r5
   11d1c:	ldr	ip, [r0, #20]
   11d20:	blx	ip
   11d24:	add	ip, sp, #32768	; 0x8000
   11d28:	str	r5, [fp]
   11d2c:	str	r5, [ip, #36]	; 0x24
   11d30:	add	r3, r5, r0
   11d34:	str	r0, [ip, #60]	; 0x3c
   11d38:	str	r3, [ip, #44]	; 0x2c
   11d3c:	b	119a4 <ftello64@plt+0x10a8>
   11d40:	add	r1, sp, #32768	; 0x8000
   11d44:	mov	r2, #40	; 0x28
   11d48:	add	r1, r1, #80	; 0x50
   11d4c:	mov	r3, #0
   11d50:	ldr	r0, [r1, r5]
   11d54:	str	r6, [sp]
   11d58:	add	r6, sp, #36	; 0x24
   11d5c:	ldr	r1, [r0, #8]
   11d60:	blx	r1
   11d64:	add	ip, sp, #32768	; 0x8000
   11d68:	add	ip, ip, #80	; 0x50
   11d6c:	add	lr, sp, #32768	; 0x8000
   11d70:	mov	r2, #32768	; 0x8000
   11d74:	mov	r3, #0
   11d78:	ldr	r0, [ip, r5]
   11d7c:	mov	r1, r6
   11d80:	mov	ip, #40	; 0x28
   11d84:	str	ip, [lr, #52]	; 0x34
   11d88:	ldr	ip, [r0, #20]
   11d8c:	blx	ip
   11d90:	add	r1, sp, #32768	; 0x8000
   11d94:	mov	r3, #8
   11d98:	str	r6, [r1, #36]	; 0x24
   11d9c:	str	r6, [r1, #40]	; 0x28
   11da0:	str	r3, [r1, #48]	; 0x30
   11da4:	add	r2, r6, r0
   11da8:	str	r0, [r1, #60]	; 0x3c
   11dac:	str	r2, [r1, #44]	; 0x2c
   11db0:	b	11934 <ftello64@plt+0x1038>
   11db4:	str	r2, [sp, #4]
   11db8:	movw	r0, #10024	; 0x2728
   11dbc:	str	r9, [sp]
   11dc0:	movt	r0, #1
   11dc4:	movw	r3, #10168	; 0x27b8
   11dc8:	mov	r1, #140	; 0x8c
   11dcc:	movt	r3, #1
   11dd0:	mov	r2, #2304	; 0x900
   11dd4:	bl	10cac <ftello64@plt+0x3b0>
   11dd8:	b	11840 <ftello64@plt+0xf44>
   11ddc:	bl	10830 <__stack_chk_fail@plt>
   11de0:	str	r9, [sp]
   11de4:	movw	r0, #10024	; 0x2728
   11de8:	movw	r3, #10056	; 0x2748
   11dec:	movt	r0, #1
   11df0:	movt	r3, #1
   11df4:	mov	r1, #124	; 0x7c
   11df8:	mov	r2, #2304	; 0x900
   11dfc:	bl	10cac <ftello64@plt+0x3b0>
   11e00:	ldr	r0, [sp, #12]
   11e04:	b	1185c <ftello64@plt+0xf60>
   11e08:	push	{r4, r5, r6, lr}
   11e0c:	mov	r5, r0
   11e10:	bl	11610 <ftello64@plt+0xd14>
   11e14:	subs	r4, r0, #0
   11e18:	beq	11e24 <ftello64@plt+0x1528>
   11e1c:	mov	r0, r4
   11e20:	pop	{r4, r5, r6, pc}
   11e24:	mov	r0, r5
   11e28:	bl	10890 <strlen@plt>
   11e2c:	mov	r4, r0
   11e30:	add	r0, r0, #8
   11e34:	bl	10860 <malloc@plt>
   11e38:	mov	r1, r5
   11e3c:	add	r2, r4, #1
   11e40:	sub	r4, r4, #16
   11e44:	mov	r6, r0
   11e48:	bl	10824 <memcpy@plt>
   11e4c:	movw	ip, #10196	; 0x27d4
   11e50:	movt	ip, #1
   11e54:	add	lr, r6, r4
   11e58:	ldm	ip!, {r0, r1, r2, r3}
   11e5c:	str	r0, [r6, r4]
   11e60:	str	r1, [lr, #4]
   11e64:	ldm	ip!, {r0, r1}
   11e68:	str	r2, [lr, #8]
   11e6c:	str	r3, [lr, #12]
   11e70:	str	r0, [lr, #16]
   11e74:	mov	r0, r6
   11e78:	str	r1, [lr, #20]
   11e7c:	bl	11610 <ftello64@plt+0xd14>
   11e80:	mov	r4, r0
   11e84:	mov	r0, r6
   11e88:	bl	1080c <free@plt>
   11e8c:	mov	r0, r4
   11e90:	pop	{r4, r5, r6, pc}
   11e94:	cmp	r1, #0
   11e98:	push	{r4, r5, r6, lr}
   11e9c:	mov	r5, r3
   11ea0:	sub	sp, sp, #8
   11ea4:	mov	r4, r0
   11ea8:	bne	11ee0 <ftello64@plt+0x15e4>
   11eac:	cmp	r2, #0
   11eb0:	blt	11f20 <ftello64@plt+0x1624>
   11eb4:	ubfx	r2, r2, #0, #12
   11eb8:	mov	r1, #1
   11ebc:	str	r2, [sp]
   11ec0:	movw	r3, #11252	; 0x2bf4
   11ec4:	mvn	r2, #0
   11ec8:	movt	r3, #1
   11ecc:	bl	1089c <__sprintf_chk@plt>
   11ed0:	add	r0, r4, r0
   11ed4:	rsb	r0, r4, r0
   11ed8:	add	sp, sp, #8
   11edc:	pop	{r4, r5, r6, pc}
   11ee0:	movw	r3, #34462	; 0x869e
   11ee4:	movt	r3, #1
   11ee8:	cmp	r2, r3
   11eec:	str	r2, [sp]
   11ef0:	mvn	r2, #0
   11ef4:	movwls	r3, #11260	; 0x2bfc
   11ef8:	movwhi	r3, #11268	; 0x2c04
   11efc:	movls	r1, #1
   11f00:	movtls	r3, #1
   11f04:	movhi	r1, #1
   11f08:	movthi	r3, #1
   11f0c:	bl	1089c <__sprintf_chk@plt>
   11f10:	add	r0, r4, r0
   11f14:	rsb	r0, r4, r0
   11f18:	add	sp, sp, #8
   11f1c:	pop	{r4, r5, r6, pc}
   11f20:	and	r6, r2, #127	; 0x7f
   11f24:	mov	r1, #1
   11f28:	str	r6, [sp]
   11f2c:	mvn	r2, #0
   11f30:	movw	r3, #11244	; 0x2bec
   11f34:	movt	r3, #1
   11f38:	bl	1089c <__sprintf_chk@plt>
   11f3c:	str	r6, [r5]
   11f40:	add	r0, r4, r0
   11f44:	rsb	r0, r4, r0
   11f48:	add	sp, sp, #8
   11f4c:	pop	{r4, r5, r6, pc}
   11f50:	push	{r4, r5, r6, r7, lr}
   11f54:	movw	r6, #16512	; 0x4080
   11f58:	movt	r6, #2
   11f5c:	mov	r5, r1
   11f60:	ldrb	r1, [r1]
   11f64:	sub	sp, sp, #28
   11f68:	ldr	r2, [r6]
   11f6c:	mvn	r3, #0
   11f70:	tst	r1, #56	; 0x38
   11f74:	mov	r7, r0
   11f78:	str	r3, [sp, #12]
   11f7c:	str	r3, [sp, #16]
   11f80:	str	r2, [sp, #20]
   11f84:	beq	12084 <ftello64@plt+0x1788>
   11f88:	ldrb	r1, [r5, #1]
   11f8c:	add	r3, sp, #12
   11f90:	ldr	r2, [r5, #4]
   11f94:	lsr	r1, r1, #7
   11f98:	bl	11e94 <ftello64@plt+0x1598>
   11f9c:	ldrb	r2, [r5]
   11fa0:	ubfx	r2, r2, #3, #3
   11fa4:	cmp	r2, #1
   11fa8:	mov	ip, r0
   11fac:	add	r3, r7, r0
   11fb0:	ble	120b4 <ftello64@plt+0x17b8>
   11fb4:	movw	r2, #11276	; 0x2c0c
   11fb8:	movt	r2, #1
   11fbc:	mov	r4, r3
   11fc0:	add	r3, sp, #16
   11fc4:	ldrh	r1, [r2]
   11fc8:	ldrb	r2, [r2, #2]
   11fcc:	strh	r1, [r7, r0]
   11fd0:	strb	r2, [r4, #2]!
   11fd4:	mov	r0, r4
   11fd8:	ldrb	r1, [r5, #1]
   11fdc:	ldr	r2, [r5, #8]
   11fe0:	ubfx	r1, r1, #6, #1
   11fe4:	bl	11e94 <ftello64@plt+0x1598>
   11fe8:	ldr	r5, [sp, #12]
   11fec:	add	r4, r4, r0
   11ff0:	cmp	r5, #0
   11ff4:	blt	12024 <ftello64@plt+0x1728>
   11ff8:	movw	r2, #10220	; 0x27ec
   11ffc:	movt	r2, #1
   12000:	mov	r0, r4
   12004:	movw	r3, #11308	; 0x2c2c
   12008:	ldr	ip, [r2, r5, lsl #2]
   1200c:	movt	r3, #1
   12010:	mov	r1, #1
   12014:	mvn	r2, #0
   12018:	str	ip, [sp]
   1201c:	bl	1089c <__sprintf_chk@plt>
   12020:	add	r4, r4, r0
   12024:	ldr	r2, [sp, #16]
   12028:	cmp	r2, #0
   1202c:	blt	12068 <ftello64@plt+0x176c>
   12030:	ldr	r3, [sp, #12]
   12034:	cmp	r2, r3
   12038:	beq	12068 <ftello64@plt+0x176c>
   1203c:	movw	r1, #10220	; 0x27ec
   12040:	movt	r1, #1
   12044:	mov	r0, r4
   12048:	movw	r3, #11308	; 0x2c2c
   1204c:	ldr	ip, [r1, r2, lsl #2]
   12050:	movt	r3, #1
   12054:	mov	r1, #1
   12058:	mvn	r2, #0
   1205c:	str	ip, [sp]
   12060:	bl	1089c <__sprintf_chk@plt>
   12064:	add	r4, r4, r0
   12068:	ldr	r2, [sp, #20]
   1206c:	rsb	r0, r7, r4
   12070:	ldr	r3, [r6]
   12074:	cmp	r2, r3
   12078:	bne	120dc <ftello64@plt+0x17e0>
   1207c:	add	sp, sp, #28
   12080:	pop	{r4, r5, r6, r7, pc}
   12084:	movw	r3, #11292	; 0x2c1c
   12088:	movt	r3, #1
   1208c:	mov	r4, r0
   12090:	ldm	r3!, {r0, r1, r2}
   12094:	ldrh	ip, [r3]
   12098:	ldrb	r3, [r3, #2]
   1209c:	str	r0, [r7]
   120a0:	str	r1, [r7, #4]
   120a4:	str	r2, [r7, #8]
   120a8:	strh	ip, [r7, #12]
   120ac:	strb	r3, [r4, #14]!
   120b0:	b	12024 <ftello64@plt+0x1728>
   120b4:	movw	r2, #11280	; 0x2c10
   120b8:	movt	r2, #1
   120bc:	mov	r4, r3
   120c0:	ldr	r5, [sp, #12]
   120c4:	ldm	r2!, {r0, r1}
   120c8:	ldrb	r2, [r2]
   120cc:	str	r0, [r7, ip]
   120d0:	str	r1, [r3, #4]
   120d4:	strb	r2, [r4, #8]!
   120d8:	b	11ff0 <ftello64@plt+0x16f4>
   120dc:	bl	10830 <__stack_chk_fail@plt>
   120e0:	push	{r4, r5, r6, r7, r8, lr}
   120e4:	mov	r4, r1
   120e8:	ldrb	ip, [r1, #1]
   120ec:	sub	sp, sp, #16
   120f0:	ldrb	r5, [r1]
   120f4:	movw	r3, #11312	; 0x2c30
   120f8:	ldrb	r6, [r4, #3]
   120fc:	movt	r3, #1
   12100:	ldrb	lr, [r4, #2]
   12104:	lsl	ip, ip, #16
   12108:	orr	ip, ip, r5, lsl #24
   1210c:	mov	r1, #1
   12110:	orr	ip, ip, r6
   12114:	mvn	r2, #0
   12118:	orr	ip, ip, lr, lsl #8
   1211c:	str	ip, [sp]
   12120:	ldr	ip, [r4, #4]
   12124:	mov	r5, r0
   12128:	str	ip, [sp, #4]
   1212c:	ldr	ip, [r4, #8]
   12130:	str	ip, [sp, #8]
   12134:	bl	1089c <__sprintf_chk@plt>
   12138:	ldrb	r3, [r4]
   1213c:	lsr	r1, r3, #6
   12140:	cmp	r1, #1
   12144:	add	r6, r5, r0
   12148:	beq	12284 <ftello64@plt+0x1988>
   1214c:	cmp	r1, #2
   12150:	beq	121bc <ftello64@plt+0x18c0>
   12154:	cmp	r1, #0
   12158:	beq	1218c <ftello64@plt+0x1890>
   1215c:	ldr	ip, [r4]
   12160:	movw	r3, #11716	; 0x2dc4
   12164:	movt	r3, #1
   12168:	mov	r0, r6
   1216c:	mov	r1, #1
   12170:	mvn	r2, #0
   12174:	str	ip, [sp]
   12178:	bl	1089c <__sprintf_chk@plt>
   1217c:	add	r0, r6, r0
   12180:	rsb	r0, r5, r0
   12184:	add	sp, sp, #16
   12188:	pop	{r4, r5, r6, r7, r8, pc}
   1218c:	and	r1, r3, #7
   12190:	cmp	r1, #1
   12194:	beq	12314 <ftello64@plt+0x1a18>
   12198:	cmp	r1, #2
   1219c:	beq	123a0 <ftello64@plt+0x1aa4>
   121a0:	cmp	r1, #0
   121a4:	beq	1236c <ftello64@plt+0x1a70>
   121a8:	movw	r3, #11484	; 0x2cdc
   121ac:	ldr	ip, [r4]
   121b0:	mov	r0, r6
   121b4:	movt	r3, #1
   121b8:	b	1216c <ftello64@plt+0x1870>
   121bc:	ands	r7, r3, #7
   121c0:	beq	122dc <ftello64@plt+0x19e0>
   121c4:	cmp	r7, #1
   121c8:	bne	12358 <ftello64@plt+0x1a5c>
   121cc:	ldrb	r2, [r4, #3]
   121d0:	movw	r3, #10220	; 0x27ec
   121d4:	movt	r3, #1
   121d8:	and	r2, r2, #31
   121dc:	add	r3, r3, r2, lsl #2
   121e0:	ldr	r3, [r3, #896]	; 0x380
   121e4:	cmp	r3, #0
   121e8:	beq	1240c <ftello64@plt+0x1b10>
   121ec:	str	r3, [sp]
   121f0:	mov	r0, r6
   121f4:	movw	r3, #11332	; 0x2c44
   121f8:	mov	r1, r7
   121fc:	movt	r3, #1
   12200:	mvn	r2, #0
   12204:	bl	1089c <__sprintf_chk@plt>
   12208:	ldrb	r3, [r4]
   1220c:	ubfx	r3, r3, #3, #3
   12210:	cmp	r3, #0
   12214:	add	r6, r6, r0
   12218:	beq	1227c <ftello64@plt+0x1980>
   1221c:	ldr	ip, [r4, #4]
   12220:	movw	r3, #11268	; 0x2c04
   12224:	mov	r0, r6
   12228:	movt	r3, #1
   1222c:	mov	r1, r7
   12230:	mvn	r2, #0
   12234:	str	ip, [sp]
   12238:	bl	1089c <__sprintf_chk@plt>
   1223c:	ldrb	r3, [r4]
   12240:	ubfx	r3, r3, #3, #3
   12244:	cmp	r3, #1
   12248:	add	r8, r6, r0
   1224c:	rsble	r3, r6, r8
   12250:	ble	1227c <ftello64@plt+0x1980>
   12254:	ldr	ip, [r4, #8]
   12258:	mov	r1, r7
   1225c:	movw	r3, #11612	; 0x2d5c
   12260:	mov	r0, r8
   12264:	movt	r3, #1
   12268:	mvn	r2, #0
   1226c:	str	ip, [sp]
   12270:	bl	1089c <__sprintf_chk@plt>
   12274:	add	r0, r8, r0
   12278:	rsb	r3, r6, r0
   1227c:	add	r0, r6, r3
   12280:	b	12180 <ftello64@plt+0x1884>
   12284:	ldrb	r2, [r4, #2]
   12288:	movw	r3, #10220	; 0x27ec
   1228c:	movt	r3, #1
   12290:	and	r2, r2, #15
   12294:	add	r3, r3, r2, lsl #2
   12298:	ldr	r3, [r3, #704]	; 0x2c0
   1229c:	cmp	r3, #0
   122a0:	beq	123d4 <ftello64@plt+0x1ad8>
   122a4:	str	r3, [sp]
   122a8:	movw	r3, #11332	; 0x2c44
   122ac:	movt	r3, #1
   122b0:	mov	r0, r6
   122b4:	mvn	r2, #0
   122b8:	bl	1089c <__sprintf_chk@plt>
   122bc:	mov	r1, r4
   122c0:	add	r6, r6, r0
   122c4:	mov	r0, r6
   122c8:	bl	11f50 <ftello64@plt+0x1654>
   122cc:	add	r0, r6, r0
   122d0:	rsb	r0, r5, r0
   122d4:	add	sp, sp, #16
   122d8:	pop	{r4, r5, r6, r7, r8, pc}
   122dc:	ldrb	r2, [r4, #3]
   122e0:	movw	r3, #10220	; 0x27ec
   122e4:	movt	r3, #1
   122e8:	and	r2, r2, #31
   122ec:	add	r3, r3, r2, lsl #2
   122f0:	ldr	r3, [r3, #768]	; 0x300
   122f4:	cmp	r3, #0
   122f8:	beq	123f8 <ftello64@plt+0x1afc>
   122fc:	str	r3, [sp]
   12300:	mov	r0, r6
   12304:	movw	r3, #11332	; 0x2c44
   12308:	mov	r1, #1
   1230c:	movt	r3, #1
   12310:	b	122b4 <ftello64@plt+0x19b8>
   12314:	ldrb	r2, [r4, #1]
   12318:	movw	r3, #10220	; 0x27ec
   1231c:	movt	r3, #1
   12320:	and	r2, r2, #15
   12324:	add	r3, r3, r2, lsl #2
   12328:	ldr	r3, [r3, #576]	; 0x240
   1232c:	cmp	r3, #0
   12330:	bne	122a4 <ftello64@plt+0x19a8>
   12334:	ldr	ip, [r4]
   12338:	movw	r3, #11388	; 0x2c7c
   1233c:	mov	r0, r6
   12340:	movt	r3, #1
   12344:	mvn	r2, #0
   12348:	str	ip, [sp]
   1234c:	bl	1089c <__sprintf_chk@plt>
   12350:	add	r0, r6, r0
   12354:	b	12180 <ftello64@plt+0x1884>
   12358:	movw	r3, #11672	; 0x2d98
   1235c:	ldr	ip, [r4]
   12360:	mov	r0, r6
   12364:	movt	r3, #1
   12368:	b	1216c <ftello64@plt+0x1870>
   1236c:	ldrb	r2, [r4, #1]
   12370:	movw	r3, #10220	; 0x27ec
   12374:	movt	r3, #1
   12378:	and	r2, r2, #15
   1237c:	add	r3, r3, r2, lsl #2
   12380:	ldr	r3, [r3, #512]	; 0x200
   12384:	cmp	r3, #0
   12388:	bne	122fc <ftello64@plt+0x1a00>
   1238c:	movw	r3, #11340	; 0x2c4c
   12390:	ldr	ip, [r4]
   12394:	mov	r0, r6
   12398:	movt	r3, #1
   1239c:	b	1216c <ftello64@plt+0x1870>
   123a0:	ldrb	r2, [r4, #1]
   123a4:	movw	r3, #10220	; 0x27ec
   123a8:	movt	r3, #1
   123ac:	and	r2, r2, #15
   123b0:	add	r3, r3, r2, lsl #2
   123b4:	ldr	r3, [r3, #640]	; 0x280
   123b8:	cmp	r3, #0
   123bc:	bne	122fc <ftello64@plt+0x1a00>
   123c0:	movw	r3, #11436	; 0x2cac
   123c4:	ldr	ip, [r4]
   123c8:	mov	r0, r6
   123cc:	movt	r3, #1
   123d0:	b	1216c <ftello64@plt+0x1870>
   123d4:	ldr	ip, [r4]
   123d8:	movw	r3, #11528	; 0x2d08
   123dc:	mov	r0, r6
   123e0:	movt	r3, #1
   123e4:	mvn	r2, #0
   123e8:	str	ip, [sp]
   123ec:	bl	1089c <__sprintf_chk@plt>
   123f0:	add	r0, r6, r0
   123f4:	b	12180 <ftello64@plt+0x1884>
   123f8:	movw	r3, #11572	; 0x2d34
   123fc:	ldr	ip, [r4]
   12400:	mov	r0, r6
   12404:	movt	r3, #1
   12408:	b	1216c <ftello64@plt+0x1870>
   1240c:	ldr	ip, [r4]
   12410:	mov	r1, r7
   12414:	movw	r3, #11624	; 0x2d68
   12418:	mov	r0, r6
   1241c:	movt	r3, #1
   12420:	mvn	r2, #0
   12424:	str	ip, [sp]
   12428:	bl	1089c <__sprintf_chk@plt>
   1242c:	add	r0, r6, r0
   12430:	b	12180 <ftello64@plt+0x1884>
   12434:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12438:	mov	r7, r0
   1243c:	ldr	r6, [pc, #76]	; 12490 <ftello64@plt+0x1b94>
   12440:	mov	r8, r1
   12444:	ldr	r5, [pc, #72]	; 12494 <ftello64@plt+0x1b98>
   12448:	mov	r9, r2
   1244c:	add	r6, pc, r6
   12450:	bl	107c8 <calloc@plt-0x20>
   12454:	add	r5, pc, r5
   12458:	rsb	r6, r5, r6
   1245c:	asrs	r6, r6, #2
   12460:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   12464:	sub	r5, r5, #4
   12468:	mov	r4, #0
   1246c:	add	r4, r4, #1
   12470:	ldr	r3, [r5, #4]!
   12474:	mov	r0, r7
   12478:	mov	r1, r8
   1247c:	mov	r2, r9
   12480:	blx	r3
   12484:	cmp	r4, r6
   12488:	bne	1246c <ftello64@plt+0x1b70>
   1248c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12490:	andeq	r1, r1, r4, lsr #21
   12494:	muleq	r1, r8, sl
   12498:	bx	lr

Disassembly of section .fini:

0001249c <.fini>:
   1249c:	push	{r3, lr}
   124a0:	pop	{r3, pc}
