/*
 * iaxxx-register-defs-h2p0.h
 *
 * Copyright (c) 2018 Knowles, inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/**********************************************************
 * This file is generated by running a format script
 * on header files shared by Firmware.
 *
 * DO NOT EDIT.
 *
 *********************************************************/

#ifndef __IAXXX_REGISTER_DEFS_H2P0_H__
#define __IAXXX_REGISTER_DEFS_H2P0_H__

/*** The base address for this set of registers ***/
#define IAXXX_H2P0_REGS_ADDR (0x40025000)

/*** H2P0_H2P0_MSTR_ACC (0x40025000) ***/
/*
 * This register has the access protection controls.
 *
 When access permission is set to "0", write towards any of the H2P0
 * registers generates an error response. Read operation always returns the
 * register content.
 */
#define IAXXX_H2P0_H2P0_MSTR_ACC_ADDR (0x40025000)
#define IAXXX_H2P0_H2P0_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_H2P0_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_H2P0_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_H2P0_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to H2P0 registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_H2P0_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_H2P0_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_H2P0_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_H2P0_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_H2P0_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access H2P0
 */
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to H2P0 registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to H2P0 registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_H2P0_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access H2P0
 */
#define IAXXX_H2P0_H2P0_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_H2P0_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_H2P0_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_H2P0_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_H2P0_MSTR_ACC_DAP_DECL 8

/*** H2P0_PWRC_MSTR_ACC (0x40025004) ***/
/*
 * This register has the access protection controls.
 */
#define IAXXX_H2P0_PWRC_MSTR_ACC_ADDR (0x40025004)
#define IAXXX_H2P0_PWRC_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_PWRC_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_PWRC_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_PWRC_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to PWRC registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_PWRC_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_PWRC_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_PWRC_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_PWRC_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_PWRC_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access PWRC
 */
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to PWRC registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to PWRC registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_PWRC_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access PWRC
 */
#define IAXXX_H2P0_PWRC_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_PWRC_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_PWRC_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_PWRC_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_PWRC_MSTR_ACC_DAP_DECL 8

/*** H2P0_AO_MSTR_ACC (0x40025008) ***/
/*
 * This register has the access protection controls.
 */
#define IAXXX_H2P0_AO_MSTR_ACC_ADDR (0x40025008)
#define IAXXX_H2P0_AO_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_AO_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_AO_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_AO_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to AO registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_AO_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_AO_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_AO_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_AO_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_AO_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access AO
 */
#define IAXXX_H2P0_AO_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_AO_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_AO_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_AO_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_AO_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to AO registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_AO_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_AO_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_AO_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_AO_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_AO_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to AO registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_AO_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_AO_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_AO_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_AO_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_AO_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access AO
 */
#define IAXXX_H2P0_AO_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_AO_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_AO_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_AO_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_AO_MSTR_ACC_DAP_DECL 8

/*** H2P0_CNR_MSTR_ACC (0x4002500c) ***/
/*
 * This register has the access protection controls.
 */
#define IAXXX_H2P0_CNR_MSTR_ACC_ADDR (0x4002500c)
#define IAXXX_H2P0_CNR_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_CNR_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_CNR_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_CNR_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to CNR registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_CNR_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_CNR_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_CNR_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_CNR_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_CNR_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access CNR
 */
#define IAXXX_H2P0_CNR_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_CNR_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_CNR_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_CNR_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_CNR_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to CNR registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_CNR_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_CNR_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_CNR_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_CNR_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_CNR_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to CNR registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_CNR_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_CNR_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_CNR_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_CNR_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_CNR_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access CNR
 */
#define IAXXX_H2P0_CNR_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_CNR_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_CNR_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_CNR_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_CNR_MSTR_ACC_DAP_DECL 8

/*** H2P0_GPIO_MSTR_ACC (0x40025010) ***/
/*
 * This register has the access protection controls.
 */
#define IAXXX_H2P0_GPIO_MSTR_ACC_ADDR (0x40025010)
#define IAXXX_H2P0_GPIO_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_GPIO_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_GPIO_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_GPIO_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to GPIO registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_GPIO_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_GPIO_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_GPIO_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_GPIO_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_GPIO_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access GPIO
 */
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to GPIO registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to GPIO registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_GPIO_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access GPIO
 */
#define IAXXX_H2P0_GPIO_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_GPIO_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_GPIO_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_GPIO_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_GPIO_MSTR_ACC_DAP_DECL 8

/*** H2P0_PAD_CTRL_MSTR_ACC (0x40025014) ***/
/*
 * This register has the access protection controls.
 */
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_ADDR (0x40025014)
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to PAD_CTRL registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access PAD_CTRL
 */
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to PAD_CTRL registers through APB. '1' means access
 * is granted
 */
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to PAD_CTRL registers through APB. '1' means access
 * is granted
 */
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access PAD_CTRL
 */
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_PAD_CTRL_MSTR_ACC_DAP_DECL 8

/*** H2P0_STMR_MSTR_ACC (0x40025018) ***/
/*
 * This register has the access protection controls.
 */
#define IAXXX_H2P0_STMR_MSTR_ACC_ADDR (0x40025018)
#define IAXXX_H2P0_STMR_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_STMR_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_STMR_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_STMR_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to STMR registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_STMR_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_STMR_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_STMR_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_STMR_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_STMR_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access STMR
 */
#define IAXXX_H2P0_STMR_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_STMR_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_STMR_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_STMR_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_STMR_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to STMR registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_STMR_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_STMR_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_STMR_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_STMR_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_STMR_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to STMR registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_STMR_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_STMR_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_STMR_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_STMR_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_STMR_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access STMR
 */
#define IAXXX_H2P0_STMR_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_STMR_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_STMR_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_STMR_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_STMR_MSTR_ACC_DAP_DECL 8

/*** H2P0_FPGA_MSTR_ACC (0x4002501c) ***/
/*
 * This register has the access protection controls.
 */
#define IAXXX_H2P0_FPGA_MSTR_ACC_ADDR (0x4002501c)
#define IAXXX_H2P0_FPGA_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_FPGA_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_FPGA_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_FPGA_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to FPGA registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_FPGA_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_FPGA_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_FPGA_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_FPGA_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_FPGA_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access FPGA
 */
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to FPGA registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to FPGA registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_FPGA_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access FPGA
 */
#define IAXXX_H2P0_FPGA_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_FPGA_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_FPGA_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_FPGA_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_FPGA_MSTR_ACC_DAP_DECL 8

/*** H2P0_CNR8_MSTR_ACC (0x40025020) ***/
/*
 * This register has the access protection controls.
 */
#define IAXXX_H2P0_CNR8_MSTR_ACC_ADDR (0x40025020)
#define IAXXX_H2P0_CNR8_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_CNR8_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_CNR8_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_CNR8_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to CNR8 registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_CNR8_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_CNR8_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_CNR8_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_CNR8_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_CNR8_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access CNR8
 */
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to CNR8 registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to CNR8 registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_CNR8_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access CNR8
 */
#define IAXXX_H2P0_CNR8_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_CNR8_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_CNR8_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_CNR8_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_CNR8_MSTR_ACC_DAP_DECL 8

/*** H2P0_PCTRL_MSTR_ACC (0x40025024) ***/
/*
 * This register has the access protection controls.
 */
#define IAXXX_H2P0_PCTRL_MSTR_ACC_ADDR (0x40025024)
#define IAXXX_H2P0_PCTRL_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_PCTRL_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_PCTRL_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_PCTRL_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to PCTRL registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_PCTRL_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_PCTRL_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_PCTRL_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_PCTRL_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_PCTRL_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access PCTRL
 */
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to PCTRL registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to PCTRL registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access PCTRL
 */
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_PCTRL_MSTR_ACC_DAP_DECL 8

/*** H2P0_IO_CTRL_MSTR_ACC (0x40025028) ***/
/*
 * This register has the access protection controls.
 */
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_ADDR (0x40025028)
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to IO_CTRL registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access IO_CTRL
 */
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to IO_CTRL registers through APB. '1' means access
 * is granted
 */
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to IO_CTRL registers through APB. '1' means access
 * is granted
 */
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access IO_CTRL
 */
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_IO_CTRL_MSTR_ACC_DAP_DECL 8

/*** H2P0_DMAC_MSTR_ACC (0x4002502c) ***/
/*
 * This register has the access protection controls.
 */
#define IAXXX_H2P0_DMAC_MSTR_ACC_ADDR (0x4002502c)
#define IAXXX_H2P0_DMAC_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_DMAC_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_DMAC_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_DMAC_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to DMAC registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_DMAC_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_DMAC_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_DMAC_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_DMAC_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_DMAC_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access DMAC
 */
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to DMAC registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to DMAC registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_DMAC_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access DMAC
 */
#define IAXXX_H2P0_DMAC_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_DMAC_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_DMAC_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_DMAC_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_DMAC_MSTR_ACC_DAP_DECL 8

/*** H2P0_GLBL_MEM_MSTR_ACC (0x40025030) ***/
/*
 * This register has the access protection controls.
 */
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_ADDR (0x40025030)
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_MASK_VAL 0x000001f0
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_RESET_VAL 0x00000130

/*
 * Controls HMD access to GLBL_MEM registers through APB. '1' means access is
 * granted
 */
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_HMD_MASK 0x00000010
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_HMD_RESET_VAL 0x1
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_HMD_POS 4
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_HMD_SIZE 1
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_HMD_DECL 4

/*
 * DMX can always access GLBL_MEM
 */
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMX_MASK 0x00000020
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMX_RESET_VAL 0x1
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMX_POS 5
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMX_SIZE 1
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMX_DECL 5

/*
 * Controls DMA_M0 access to GLBL_MEM registers through APB. '1' means access
 * is granted
 */
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMA_M0_POS 6
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMA_M0_SIZE 1
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMA_M0_DECL 6

/*
 * Controls DMA_M1 access to GLBL_MEM registers through APB. '1' means access
 * is granted
 */
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMA_M1_POS 7
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMA_M1_SIZE 1
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DMA_M1_DECL 7

/*
 * DAP can always access GLBL_MEM
 */
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DAP_MASK 0x00000100
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DAP_RESET_VAL 0x1
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DAP_POS 8
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DAP_SIZE 1
#define IAXXX_H2P0_GLBL_MEM_MSTR_ACC_DAP_DECL 8

/*** H2P0_ACC_ERR (0x40025034) ***/
/*
 * This register has access information that is denied. Only the first error
 * is recorded until the error status is cleared.
 */
#define IAXXX_H2P0_ACC_ERR_ADDR (0x40025034)
#define IAXXX_H2P0_ACC_ERR_MASK_VAL 0x000001f0
#define IAXXX_H2P0_ACC_ERR_RMASK_VAL 0x000001f0
#define IAXXX_H2P0_ACC_ERR_WMASK_VAL 0x000000d0
#define IAXXX_H2P0_ACC_ERR_RESET_VAL 0x00000000

/*
 * Access is denied to HMD. Only the first error among (HMD, DMA_M0, DMA_M1)
 * is recorded until the error status is cleared
 */
#define IAXXX_H2P0_ACC_ERR_HMD_MASK 0x00000010
#define IAXXX_H2P0_ACC_ERR_HMD_RESET_VAL 0x0
#define IAXXX_H2P0_ACC_ERR_HMD_POS 4
#define IAXXX_H2P0_ACC_ERR_HMD_SIZE 1
#define IAXXX_H2P0_ACC_ERR_HMD_DECL 4

/*
 * Reserved (DMX can never be denied access)
 */
#define IAXXX_H2P0_ACC_ERR_DMX_MASK 0x00000020
#define IAXXX_H2P0_ACC_ERR_DMX_RESET_VAL 0x0
#define IAXXX_H2P0_ACC_ERR_DMX_POS 5
#define IAXXX_H2P0_ACC_ERR_DMX_SIZE 1
#define IAXXX_H2P0_ACC_ERR_DMX_DECL 5

/*
 * Access is denied to DMA_M0. Only the first error among (HMD, DMA_M0,
 * DMA_M1) is recorded until the error status is cleared
 */
#define IAXXX_H2P0_ACC_ERR_DMA_M0_MASK 0x00000040
#define IAXXX_H2P0_ACC_ERR_DMA_M0_RESET_VAL 0x0
#define IAXXX_H2P0_ACC_ERR_DMA_M0_POS 6
#define IAXXX_H2P0_ACC_ERR_DMA_M0_SIZE 1
#define IAXXX_H2P0_ACC_ERR_DMA_M0_DECL 6

/*
 * Access is denied to DMA_M1. Only the first error among (HMD, DMA_M0,
 * DMA_M1) is recorded until the error status is cleared
 */
#define IAXXX_H2P0_ACC_ERR_DMA_M1_MASK 0x00000080
#define IAXXX_H2P0_ACC_ERR_DMA_M1_RESET_VAL 0x0
#define IAXXX_H2P0_ACC_ERR_DMA_M1_POS 7
#define IAXXX_H2P0_ACC_ERR_DMA_M1_SIZE 1
#define IAXXX_H2P0_ACC_ERR_DMA_M1_DECL 7

/*
 * Reserved (DAP can never be denied access)
 */
#define IAXXX_H2P0_ACC_ERR_DAP_MASK 0x00000100
#define IAXXX_H2P0_ACC_ERR_DAP_RESET_VAL 0x0
#define IAXXX_H2P0_ACC_ERR_DAP_POS 8
#define IAXXX_H2P0_ACC_ERR_DAP_SIZE 1
#define IAXXX_H2P0_ACC_ERR_DAP_DECL 8

/*** H2P0_ACC_ERR_PADDR (0x40025038) ***/
/*
 * This register has the H2P address for which access is denied.
 */
#define IAXXX_H2P0_ACC_ERR_PADDR_ADDR (0x40025038)
#define IAXXX_H2P0_ACC_ERR_PADDR_MASK_VAL 0x003fffff
#define IAXXX_H2P0_ACC_ERR_PADDR_RMASK_VAL 0x003fffff
#define IAXXX_H2P0_ACC_ERR_PADDR_WMASK_VAL 0x00000000
#define IAXXX_H2P0_ACC_ERR_PADDR_RESET_VAL 0x00000000

/*
 * H2P Address for which access is denied
 */
#define IAXXX_H2P0_ACC_ERR_PADDR_ADDRESS_MASK 0x003fffff
#define IAXXX_H2P0_ACC_ERR_PADDR_ADDRESS_RESET_VAL 0x0
#define IAXXX_H2P0_ACC_ERR_PADDR_ADDRESS_POS 0
#define IAXXX_H2P0_ACC_ERR_PADDR_ADDRESS_SIZE 22
#define IAXXX_H2P0_ACC_ERR_PADDR_ADDRESS_DECL (21:0)

/* Number of registers in the module */
#define IAXXX_H2P0_REG_NUM 15

#endif /* __IAXXX_REGISTER_DEFS_H2P0_H__*/
