{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651500985977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651500985978 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment5 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"experiment5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651500985999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651500986061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651500986061 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll10:inst\|altpll:altpll_component\|pll10_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll10:inst\|altpll:altpll_component\|pll10_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll10:inst\|altpll:altpll_component\|pll10_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll10:inst\|altpll:altpll_component\|pll10_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll10_altpll.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/pll10_altpll.v" 44 -1 0 } } { "" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651500986188 ""}  } { { "db/pll10_altpll.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/pll10_altpll.v" 44 -1 0 } } { "" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1651500986188 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651500986817 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651500986828 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651500987663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651500987663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651500987663 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651500987663 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 2753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651500987667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 2755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651500987667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 2757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651500987667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 2759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651500987667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 2761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651500987667 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651500987667 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651500987669 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651500987719 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651500988928 ""}
{ "Info" "ISTA_SDC_FOUND" "experiment5.sdc " "Reading SDC File: 'experiment5.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651500988930 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651500988935 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1651500988935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1651500988935 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1651500988940 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1651500988940 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|full_dff CLOCK_50 " "Register lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|full_dff is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651500988940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651500988940 "|Experiment5|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GenClockDCF:inst10\|CLK_ENA_HZ_async_out " "Node: GenClockDCF:inst10\|CLK_ENA_HZ_async_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:inst1\|current_state.10 GenClockDCF:inst10\|CLK_ENA_HZ_async_out " "Register control_unit:inst1\|current_state.10 is being clocked by GenClockDCF:inst10\|CLK_ENA_HZ_async_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651500988941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651500988941 "|Experiment5|GenClockDCF:inst10|CLK_ENA_HZ_async_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GenClockDCF:inst10\|CLK_ENA_HZ_sync_out " "Node: GenClockDCF:inst10\|CLK_ENA_HZ_sync_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dcf77_decoder:inst9\|full_dcf_signal\[49\] GenClockDCF:inst10\|CLK_ENA_HZ_sync_out " "Register dcf77_decoder:inst9\|full_dcf_signal\[49\] is being clocked by GenClockDCF:inst10\|CLK_ENA_HZ_sync_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651500988941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651500988941 "|Experiment5|GenClockDCF:inst10|CLK_ENA_HZ_sync_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch timeAndDateClock:inst2\|timeAndDate_Out\[29\]~116 reset " "Latch timeAndDateClock:inst2\|timeAndDate_Out\[29\]~116 is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651500988941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651500988941 "|Experiment5|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "setClock:inst5\|stateSetClock_out\[0\] " "Node: setClock:inst5\|stateSetClock_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch timeAndDateClock:inst2\|timeAndDate_Out\[42\] setClock:inst5\|stateSetClock_out\[0\] " "Latch timeAndDateClock:inst2\|timeAndDate_Out\[42\] is being clocked by setClock:inst5\|stateSetClock_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651500988941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651500988941 "|Experiment5|setClock:inst5|stateSetClock_out[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1651500988947 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651500988950 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1651500988950 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLOCK_50 " "Virtual clock CLOCK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1651500988950 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651500988950 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651500988950 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651500988950 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651500988950 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651500988950 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll10:inst\|altpll:altpll_component\|pll10_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll10:inst\|altpll:altpll_component\|pll10_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651500989052 ""}  } { { "db/pll10_altpll.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/pll10_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651500989052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GenClockDCF:inst10\|CLK_ENA_HZ_sync_out  " "Automatically promoted node GenClockDCF:inst10\|CLK_ENA_HZ_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651500989052 ""}  } { { "genclockdcf.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/genclockdcf.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651500989052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeAndDateClock:inst2\|timeAndDate_Out\[38\]~237  " "Automatically promoted node timeAndDateClock:inst2\|timeAndDate_Out\[38\]~237 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651500989052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[30\]~2 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[30\]~2" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[11\]~7 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[11\]~7" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[12\]~12 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[12\]~12" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[13\]~17 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[13\]~17" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[18\]~22 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[18\]~22" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[19\]~27 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[19\]~27" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[24\]~32 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[24\]~32" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[25\]~37 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[25\]~37" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[7\]~42 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[7\]~42" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[8\]~47 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[8\]~47" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651500989052 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651500989052 ""}  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651500989052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:inst1\|Selector3~1  " "Automatically promoted node control_unit:inst1\|Selector3~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651500989053 ""}  } { { "control_unit.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/control_unit.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651500989053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GenClockDCF:inst10\|CLK_ENA_HZ_async_out  " "Automatically promoted node GenClockDCF:inst10\|CLK_ENA_HZ_async_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651500989053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[1\] " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[1\]" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[0\] " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[0\]" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[3\] " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[3\]" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[2\]~198 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[2\]~198" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[4\]~199 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[4\]~199" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[30\]~_emulated " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[30\]~_emulated" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[7\]~44 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[7\]~44" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[10\]~239 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[10\]~239" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[9\]~242 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[9\]~242" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[10\]~243 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[10\]~243" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651500989053 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651500989053 ""}  } { { "genclockdcf.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/genclockdcf.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651500989053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651500989054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[4\]~196 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[4\]~196" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[7\]~42 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[7\]~42" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[8\]~47 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[8\]~47" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[9\]~52 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[9\]~52" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[10\]~57 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[10\]~57" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[14\]~62 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[14\]~62" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[15\]~67 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[15\]~67" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[16\]~72 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[16\]~72" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[17\]~77 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[17\]~77" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timeAndDateClock:inst2\|timeAndDate_Out\[11\]~7 " "Destination node timeAndDateClock:inst2\|timeAndDate_Out\[11\]~7" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651500989054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651500989054 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651500989054 ""}  } { { "experiment5.bdf" "" { Schematic "F:/FPGA_Lab/FPGA_Lab/experiment5/experiment5.bdf" { { 368 -248 -72 384 "reset" "" } } } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 2744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651500989054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeAndDateClock:inst2\|timeAndDate_Out\[30\]~0  " "Automatically promoted node timeAndDateClock:inst2\|timeAndDate_Out\[30\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651500989055 ""}  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651500989055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "setClock:inst5\|always3~0  " "Automatically promoted node setClock:inst5\|always3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651500989055 ""}  } { { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651500989055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timeAndDateClock:inst2\|timeAndDate_Out\[4\]~196  " "Automatically promoted node timeAndDateClock:inst2\|timeAndDate_Out\[4\]~196 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651500989055 ""}  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651500989055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dcf77_decoder:inst9\|minute_start_observed~0  " "Automatically promoted node dcf77_decoder:inst9\|minute_start_observed~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651500989055 ""}  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 1273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651500989055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dcf77_decoder:inst9\|counter\[7\]~26  " "Automatically promoted node dcf77_decoder:inst9\|counter\[7\]~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651500989055 ""}  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 0 { 0 ""} 0 2279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651500989055 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651500989499 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651500989501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651500989501 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651500989504 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651500989507 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651500989510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651500989510 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651500989512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651500989541 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651500989543 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651500989543 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651500989627 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651500989632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651500990730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651500991050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651500991078 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651500991639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651500991639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651500992079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "F:/FPGA_Lab/FPGA_Lab/experiment5/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651500993323 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651500993323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651500993568 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651500993568 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651500993568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651500993570 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651500993730 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651500993744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651500994151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651500994152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651500994873 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651500995418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA_Lab/FPGA_Lab/experiment5/output_files/experiment5.fit.smsg " "Generated suppressed messages file F:/FPGA_Lab/FPGA_Lab/experiment5/output_files/experiment5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651500995866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5254 " "Peak virtual memory: 5254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651500996401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 16:16:36 2022 " "Processing ended: Mon May 02 16:16:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651500996401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651500996401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651500996401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651500996401 ""}
