module aluN #(
	parameter			N=32
)
(
	input			[N-1:0]	A_i,
	input			[N-1:0]	B_i,
	input						c_i,
	input			[1:0]		ope_i,
	output					c_o,
	output		[N-1:0]	sal_o
);

	wire			[N:0]		carryint_w;}
	assign					carryint_w[0] = c_i;
	
	genvar		i;
	generate
		for	(i=0;	i<N; i=i+1)
			begin:alutag
				alu alu_N(
					.a_i			(A_i[i]),
					.b_i			(B_i[i]),
					.c_i			(carryint_w[i]),
					.sel_i		(ope_i),
					.res_o		(sal_o[i]),
					.c_o			(carryint_w[i+1])
				);	
			end
	endgenerate
	assign	c_o = carryint_w[N];
endmodule 