Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov  7 13:46:15 2022
| Host         : MagicBook-Domenico running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART2_control_sets_placed.rpt
| Design       : UART2
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           12 |
| Yes          | No                    | No                     |              24 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------+--------------------+------------------+----------------+--------------+
|   Clock Signal   |       Enable Signal       |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------+--------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                           |                    |                2 |              2 |         1.00 |
|  clock_IBUF_BUFG | UART_RX/dataIncr          | UART_RX/dataRST    |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG | UART_RX/eqOp0_in          | UART_RX/ctRst      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG | UART_TX/tfIncr            | UART_TX/tClkRST    |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG | UART_RX/rdReg0            |                    |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG | UART_TX/tfSReg[8]_i_1_n_0 |                    |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | UART_RX/dataIncr          |                    |                2 |              9 |         4.50 |
|  clock_IBUF_BUFG |                           | UART_RX/clkDiv0    |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG |                           | reset_IBUF         |                4 |             11 |         2.75 |
|  clock_IBUF_BUFG |                           | UART_TX/tDelayCtr0 |                4 |             13 |         3.25 |
+------------------+---------------------------+--------------------+------------------+----------------+--------------+


