-------------------------------------------------------------
-- Author : http://www.teahlab.com/
--
-- Program: Full Adder Testbench
--
-- Note   : A testbench is a program that defines a series
--        of tests to verify the operation of a circuit:
--        in this case, the Full Adder.
--
--        Two important notes about this test bench:
--        1] The testbench takes no inputs and returns
--        no outputs. As such the ENTITY declaration
--        is empty.
--
--        2] The circuit under verification, here the
--        Full Adder, is imported into the testbench
--        ARCHITECTURE as a component.
-------------------------------------------------------------

--import std_logic from the IEEE library
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity fullAdder_8bit_tb is
end fullAdder_8bit_tb;

architecture arch of fullAdder_8bit_tb is

   component fullAdder_8bit is
      port( 	A, B : in std_logic_vector(7 downto 0); 
		sum: out std_logic_vector(7 downto 0); 
		Cout : out std_logic);
   end component;

   signal A, B: std_logic_vector(7 downto 0):="00000000"; 
   signal Cout: std_logic:='0';
   signal sum : std_logic_vector(7 downto 0):="00000000"; 

begin
   mapping: fullAdder_8bit port map(A, B, sum, Cout);

   process
   variable errCnt : integer := 0;
   variable count: integer range 0 to 255;
   begin

   grp_gen: for i in 0 to 255 loop
	A <= std_logic_vector(to_unsigned(i, A'length));
	B <= "00000001";
	--assert(sum = i+1) report "Error-1 in Sum" severity error;
	--if(sum /= '1') then
         --errCnt := errCnt + 1;
      	--end if;
 wait for 10 ns;
	end loop grp_gen;
      
     

     ---- SUMMARY ----
     if(errCnt = 0) then
        assert false report "Success!" severity note;
     else
        assert false report "Faillure!" severity note;
     end if;
     wait;	
   end process;
end arch;
-------------------------------------------------------------
configuration cfg_tb of fullAdder_8bit_tb is
   for arch
   end for;
end cfg_tb;
