// Seed: 1252169351
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  assign module_2.type_1 = 0;
  uwire id_7 = id_3 == 1;
endmodule
module module_1;
  wor id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3
  );
  wire id_4;
endmodule
module module_2 (
    output wand id_0,
    output tri0 id_1,
    input  wor  id_2
);
  wire id_4;
  wor  id_5;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4
  );
  wire id_7;
  id_8 :
  assert property (@(posedge (id_5 == 1'b0)) 1'b0)
  else $display(1'b0, 1 - 1'b0, 1'b0 < 1);
endmodule
