

================================================================
== Vivado HLS Report for 'poly_S3_tobytes'
================================================================
* Date:           Sun Aug 23 20:04:17 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.271|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  701|  701|  701|  701|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  700|  700|         5|          -|          -|   140|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%msg_offset_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %msg_offset)" [pack3.c:3]   --->   Operation 7 'read' 'msg_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.35ns)   --->   "br label %1" [pack3.c:11]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.27>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_9, %2 ]"   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_cast1 = zext i8 %i to i10" [pack3.c:11]   --->   Operation 10 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.24ns)   --->   "%exitcond = icmp eq i8 %i, -116" [pack3.c:11]   --->   Operation 11 'icmp' 'exitcond' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 140, i64 140, i64 140)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.71ns)   --->   "%i_9 = add i8 %i, 1" [pack3.c:11]   --->   Operation 13 'add' 'i_9' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [pack3.c:11]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i, i2 0)" [pack3.c:13]   --->   Operation 15 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.74ns)   --->   "%tmp = add i10 %p_shl5, %i_cast1" [pack3.c:13]   --->   Operation 16 'add' 'tmp' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.74ns)   --->   "%tmp_s = add i10 4, %tmp" [pack3.c:13]   --->   Operation 17 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_168 = zext i10 %tmp_s to i64" [pack3.c:13]   --->   Operation 18 'zext' 'tmp_168' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_168" [pack3.c:13]   --->   Operation 19 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [pack3.c:13]   --->   Operation 20 'load' 'a_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 280> <RAM>
ST_2 : Operation 21 [1/1] (1.74ns)   --->   "%tmp_170 = add i10 3, %tmp" [pack3.c:14]   --->   Operation 21 'add' 'tmp_170' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_171 = zext i10 %tmp_170 to i64" [pack3.c:14]   --->   Operation 22 'zext' 'tmp_171' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%a_coeffs_addr_7 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_171" [pack3.c:14]   --->   Operation 23 'getelementptr' 'a_coeffs_addr_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.77ns)   --->   "%a_coeffs_load_7 = load i16* %a_coeffs_addr_7, align 2" [pack3.c:14]   --->   Operation 24 'load' 'a_coeffs_load_7' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 280> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_184_cast = zext i8 %i to i9" [pack3.c:18]   --->   Operation 25 'zext' 'tmp_184_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%sum = add i9 %msg_offset_read, %tmp_184_cast" [pack3.c:18]   --->   Operation 26 'add' 'sum' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [pack3.c:27]   --->   Operation 27 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.79>
ST_3 : Operation 28 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [pack3.c:13]   --->   Operation 28 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 280> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c = trunc i16 %a_coeffs_load to i8" [pack3.c:13]   --->   Operation 29 'trunc' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_180 = trunc i16 %a_coeffs_load to i6" [pack3.c:13]   --->   Operation 30 'trunc' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl4 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_180, i2 0)" [pack3.c:14]   --->   Operation 31 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_169 = sub i8 %p_shl4, %c" [pack3.c:14]   --->   Operation 32 'sub' 'tmp_169' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/2] (2.77ns)   --->   "%a_coeffs_load_7 = load i16* %a_coeffs_addr_7, align 2" [pack3.c:14]   --->   Operation 33 'load' 'a_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 280> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_183 = trunc i16 %a_coeffs_load_7 to i8" [pack3.c:14]   --->   Operation 34 'trunc' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_1 = add i8 %tmp_169, %tmp_183" [pack3.c:14]   --->   Operation 35 'add' 'c_1' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (1.74ns)   --->   "%tmp_173 = add i10 2, %tmp" [pack3.c:15]   --->   Operation 36 'add' 'tmp_173' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_174 = zext i10 %tmp_173 to i64" [pack3.c:15]   --->   Operation 37 'zext' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%a_coeffs_addr_8 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_174" [pack3.c:15]   --->   Operation 38 'getelementptr' 'a_coeffs_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.77ns)   --->   "%a_coeffs_load_8 = load i16* %a_coeffs_addr_8, align 2" [pack3.c:15]   --->   Operation 39 'load' 'a_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 280> <RAM>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_184 = shl i8 %c_1, 2" [pack3.c:15]   --->   Operation 40 'shl' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_172 = sub i8 %tmp_184, %c_1" [pack3.c:15]   --->   Operation 41 'sub' 'tmp_172' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/2] (2.77ns)   --->   "%a_coeffs_load_8 = load i16* %a_coeffs_addr_8, align 2" [pack3.c:15]   --->   Operation 42 'load' 'a_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 280> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_185 = trunc i16 %a_coeffs_load_8 to i8" [pack3.c:15]   --->   Operation 43 'trunc' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_2 = add i8 %tmp_185, %tmp_172" [pack3.c:15]   --->   Operation 44 'add' 'c_2' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (1.74ns)   --->   "%tmp_176 = add i10 1, %tmp" [pack3.c:16]   --->   Operation 45 'add' 'tmp_176' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_177 = zext i10 %tmp_176 to i64" [pack3.c:16]   --->   Operation 46 'zext' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%a_coeffs_addr_9 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_177" [pack3.c:16]   --->   Operation 47 'getelementptr' 'a_coeffs_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (2.77ns)   --->   "%a_coeffs_load_9 = load i16* %a_coeffs_addr_9, align 2" [pack3.c:16]   --->   Operation 48 'load' 'a_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 280> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_179 = zext i10 %tmp to i64" [pack3.c:17]   --->   Operation 49 'zext' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%a_coeffs_addr_10 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_179" [pack3.c:17]   --->   Operation 50 'getelementptr' 'a_coeffs_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.77ns)   --->   "%a_coeffs_load_10 = load i16* %a_coeffs_addr_10, align 2" [pack3.c:17]   --->   Operation 51 'load' 'a_coeffs_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 280> <RAM>

State 5 <SV = 4> <Delay = 5.79>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_186 = shl i8 %c_2, 2" [pack3.c:16]   --->   Operation 52 'shl' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_175 = sub i8 %tmp_186, %c_2" [pack3.c:16]   --->   Operation 53 'sub' 'tmp_175' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [1/2] (2.77ns)   --->   "%a_coeffs_load_9 = load i16* %a_coeffs_addr_9, align 2" [pack3.c:16]   --->   Operation 54 'load' 'a_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 280> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_187 = trunc i16 %a_coeffs_load_9 to i8" [pack3.c:16]   --->   Operation 55 'trunc' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_3 = add i8 %tmp_187, %tmp_175" [pack3.c:16]   --->   Operation 56 'add' 'c_3' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/2] (2.77ns)   --->   "%a_coeffs_load_10 = load i16* %a_coeffs_addr_10, align 2" [pack3.c:17]   --->   Operation 57 'load' 'a_coeffs_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 280> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_189 = trunc i16 %a_coeffs_load_10 to i8" [pack3.c:17]   --->   Operation 58 'trunc' 'tmp_189' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.79>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_188 = shl i8 %c_3, 2" [pack3.c:17]   --->   Operation 59 'shl' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_178 = sub i8 %tmp_188, %c_3" [pack3.c:17]   --->   Operation 60 'sub' 'tmp_178' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_4 = add i8 %tmp_189, %tmp_178" [pack3.c:17]   --->   Operation 61 'add' 'c_4' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%sum_cast = zext i9 %sum to i64" [pack3.c:18]   --->   Operation 62 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%msg_addr = getelementptr [280 x i8]* %msg, i64 0, i64 %sum_cast" [pack3.c:18]   --->   Operation 63 'getelementptr' 'msg_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.77ns)   --->   "store i8 %c_4, i8* %msg_addr, align 1" [pack3.c:18]   --->   Operation 64 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 280> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [pack3.c:11]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ msg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ msg_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
msg_offset_read  (read             ) [ 0011111]
StgValue_8       (br               ) [ 0111111]
i                (phi              ) [ 0010000]
i_cast1          (zext             ) [ 0000000]
exitcond         (icmp             ) [ 0011111]
empty            (speclooptripcount) [ 0000000]
i_9              (add              ) [ 0111111]
StgValue_14      (br               ) [ 0000000]
p_shl5           (bitconcatenate   ) [ 0000000]
tmp              (add              ) [ 0001100]
tmp_s            (add              ) [ 0000000]
tmp_168          (zext             ) [ 0000000]
a_coeffs_addr    (getelementptr    ) [ 0001000]
tmp_170          (add              ) [ 0000000]
tmp_171          (zext             ) [ 0000000]
a_coeffs_addr_7  (getelementptr    ) [ 0001000]
tmp_184_cast     (zext             ) [ 0000000]
sum              (add              ) [ 0001111]
StgValue_27      (ret              ) [ 0000000]
a_coeffs_load    (load             ) [ 0000000]
c                (trunc            ) [ 0000000]
tmp_180          (trunc            ) [ 0000000]
p_shl4           (bitconcatenate   ) [ 0000000]
tmp_169          (sub              ) [ 0000000]
a_coeffs_load_7  (load             ) [ 0000000]
tmp_183          (trunc            ) [ 0000000]
c_1              (add              ) [ 0000100]
tmp_173          (add              ) [ 0000000]
tmp_174          (zext             ) [ 0000000]
a_coeffs_addr_8  (getelementptr    ) [ 0000100]
tmp_184          (shl              ) [ 0000000]
tmp_172          (sub              ) [ 0000000]
a_coeffs_load_8  (load             ) [ 0000000]
tmp_185          (trunc            ) [ 0000000]
c_2              (add              ) [ 0000010]
tmp_176          (add              ) [ 0000000]
tmp_177          (zext             ) [ 0000000]
a_coeffs_addr_9  (getelementptr    ) [ 0000010]
tmp_179          (zext             ) [ 0000000]
a_coeffs_addr_10 (getelementptr    ) [ 0000010]
tmp_186          (shl              ) [ 0000000]
tmp_175          (sub              ) [ 0000000]
a_coeffs_load_9  (load             ) [ 0000000]
tmp_187          (trunc            ) [ 0000000]
c_3              (add              ) [ 0000001]
a_coeffs_load_10 (load             ) [ 0000000]
tmp_189          (trunc            ) [ 0000001]
tmp_188          (shl              ) [ 0000000]
tmp_178          (sub              ) [ 0000000]
c_4              (add              ) [ 0000000]
sum_cast         (zext             ) [ 0000000]
msg_addr         (getelementptr    ) [ 0000000]
StgValue_64      (store            ) [ 0000000]
StgValue_65      (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="msg">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="msg_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="msg_offset_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="9" slack="0"/>
<pin id="38" dir="0" index="1" bw="9" slack="0"/>
<pin id="39" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="msg_offset_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="a_coeffs_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="10" slack="0"/>
<pin id="46" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="10" slack="0"/>
<pin id="51" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="0"/>
<pin id="62" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="63" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="64" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="16" slack="0"/>
<pin id="65" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load/2 a_coeffs_load_7/2 a_coeffs_load_8/3 a_coeffs_load_9/4 a_coeffs_load_10/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="a_coeffs_addr_7_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="16" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="10" slack="0"/>
<pin id="59" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_7/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="a_coeffs_addr_8_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="10" slack="0"/>
<pin id="71" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_8/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="a_coeffs_addr_9_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="10" slack="0"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_9/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="a_coeffs_addr_10_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_10/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="msg_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="9" slack="0"/>
<pin id="95" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msg_addr/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_64_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/6 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="1"/>
<pin id="106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_cast1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="exitcond_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_9_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_shl5_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_s_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="10" slack="0"/>
<pin id="148" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_168_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_168/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_170_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="10" slack="0"/>
<pin id="159" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_170/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_171_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_171/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_184_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_184_cast/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sum_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="1"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="1" index="2" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="c_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_180_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_180/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_shl4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_169_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_169/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_183_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_183/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="c_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_173_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="1"/>
<pin id="211" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_173/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_174_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_174/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_184_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_184/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_172_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="1"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_172/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_185_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_185/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="c_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_176_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="2"/>
<pin id="241" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_176/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_177_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_177/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_179_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="2"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_179/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_186_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_186/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_175_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="1"/>
<pin id="260" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_175/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_187_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_187/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="c_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_189_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_189/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_188_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_188/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_178_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="1"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_178/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="c_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_4/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sum_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="4"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/6 "/>
</bind>
</comp>

<comp id="296" class="1005" name="msg_offset_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="1"/>
<pin id="298" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msg_offset_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="i_9_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="1"/>
<pin id="311" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="316" class="1005" name="a_coeffs_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="1"/>
<pin id="318" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="a_coeffs_addr_7_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="1"/>
<pin id="323" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_7 "/>
</bind>
</comp>

<comp id="326" class="1005" name="sum_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="4"/>
<pin id="328" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="331" class="1005" name="c_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="a_coeffs_addr_8_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="1"/>
<pin id="339" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_8 "/>
</bind>
</comp>

<comp id="342" class="1005" name="c_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="a_coeffs_addr_9_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="1"/>
<pin id="350" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_9 "/>
</bind>
</comp>

<comp id="353" class="1005" name="a_coeffs_addr_10_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="1"/>
<pin id="355" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_10 "/>
</bind>
</comp>

<comp id="358" class="1005" name="c_3_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="1"/>
<pin id="360" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_189_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="1"/>
<pin id="366" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_189 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="24" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="24" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="66"><net_src comp="55" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="74"><net_src comp="67" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="75" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="108" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="108" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="108" pin="4"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="115" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="139" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="139" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="170"><net_src comp="108" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="49" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="49" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="176" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="49" pin="7"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="192" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="49" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="223" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="49" pin="7"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="257" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="49" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="291"><net_src comp="286" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="299"><net_src comp="36" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="307"><net_src comp="125" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="312"><net_src comp="139" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="319"><net_src comp="42" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="324"><net_src comp="55" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="329"><net_src comp="171" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="334"><net_src comp="202" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="340"><net_src comp="67" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="345"><net_src comp="232" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="351"><net_src comp="75" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="356"><net_src comp="83" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="361"><net_src comp="266" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="367"><net_src comp="272" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="286" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: msg | {6 }
 - Input state : 
	Port: poly_S3_tobytes : msg_offset | {1 }
	Port: poly_S3_tobytes : a_coeffs | {2 3 4 5 }
  - Chain level:
	State 1
	State 2
		i_cast1 : 1
		exitcond : 1
		i_9 : 1
		StgValue_14 : 2
		p_shl5 : 1
		tmp : 2
		tmp_s : 3
		tmp_168 : 4
		a_coeffs_addr : 5
		a_coeffs_load : 6
		tmp_170 : 3
		tmp_171 : 4
		a_coeffs_addr_7 : 5
		a_coeffs_load_7 : 6
		tmp_184_cast : 1
		sum : 2
	State 3
		c : 1
		tmp_180 : 1
		p_shl4 : 2
		tmp_169 : 3
		tmp_183 : 1
		c_1 : 4
		tmp_174 : 1
		a_coeffs_addr_8 : 2
		a_coeffs_load_8 : 3
	State 4
		tmp_185 : 1
		c_2 : 2
		tmp_177 : 1
		a_coeffs_addr_9 : 2
		a_coeffs_load_9 : 3
		a_coeffs_addr_10 : 1
		a_coeffs_load_10 : 2
	State 5
		tmp_187 : 1
		c_3 : 2
		tmp_189 : 1
	State 6
		c_4 : 1
		msg_addr : 1
		StgValue_64 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_9_fu_125         |    0    |    15   |
|          |         tmp_fu_139         |    0    |    17   |
|          |        tmp_s_fu_145        |    0    |    17   |
|          |       tmp_170_fu_156       |    0    |    17   |
|          |         sum_fu_171         |    0    |    16   |
|    add   |         c_1_fu_202         |    0    |    8    |
|          |       tmp_173_fu_208       |    0    |    17   |
|          |         c_2_fu_232         |    0    |    8    |
|          |       tmp_176_fu_238       |    0    |    17   |
|          |         c_3_fu_266         |    0    |    8    |
|          |         c_4_fu_286         |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |       tmp_169_fu_192       |    0    |    8    |
|    sub   |       tmp_172_fu_223       |    0    |    8    |
|          |       tmp_175_fu_257       |    0    |    8    |
|          |       tmp_178_fu_281       |    0    |    8    |
|----------|----------------------------|---------|---------|
|   icmp   |       exitcond_fu_119      |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   | msg_offset_read_read_fu_36 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       i_cast1_fu_115       |    0    |    0    |
|          |       tmp_168_fu_151       |    0    |    0    |
|          |       tmp_171_fu_162       |    0    |    0    |
|   zext   |     tmp_184_cast_fu_167    |    0    |    0    |
|          |       tmp_174_fu_213       |    0    |    0    |
|          |       tmp_177_fu_243       |    0    |    0    |
|          |       tmp_179_fu_248       |    0    |    0    |
|          |       sum_cast_fu_292      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        p_shl5_fu_131       |    0    |    0    |
|          |        p_shl4_fu_184       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |          c_fu_176          |    0    |    0    |
|          |       tmp_180_fu_180       |    0    |    0    |
|   trunc  |       tmp_183_fu_198       |    0    |    0    |
|          |       tmp_185_fu_228       |    0    |    0    |
|          |       tmp_187_fu_262       |    0    |    0    |
|          |       tmp_189_fu_272       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       tmp_184_fu_218       |    0    |    0    |
|    shl   |       tmp_186_fu_252       |    0    |    0    |
|          |       tmp_188_fu_276       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   191   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|a_coeffs_addr_10_reg_353|   10   |
| a_coeffs_addr_7_reg_321|   10   |
| a_coeffs_addr_8_reg_337|   10   |
| a_coeffs_addr_9_reg_348|   10   |
|  a_coeffs_addr_reg_316 |   10   |
|       c_1_reg_331      |    8   |
|       c_2_reg_342      |    8   |
|       c_3_reg_358      |    8   |
|       i_9_reg_304      |    8   |
|        i_reg_104       |    8   |
| msg_offset_read_reg_296|    9   |
|       sum_reg_326      |    9   |
|     tmp_189_reg_364    |    8   |
|       tmp_reg_309      |   10   |
+------------------------+--------+
|          Total         |   126  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_49 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   60   ||  3.3105 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   191  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   54   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   126  |   245  |
+-----------+--------+--------+--------+
