{"version":"1.1.0","info":[["/home/berz/Documents/UNI/project_LAE/rtl/adc.v",[[[[[["adc",[[12,0],[37,5]],[[12,7],[12,10]],[],["module"]],[71,9]],[[["di_in",[[18,3],[18,28]],[[18,23],[18,28]],["adc"],["port","wire"]],["daddr_in",[[19,3],[19,30]],[[19,22],[19,30]],["adc"],["port","wire"]],["den_in",[[20,3],[20,20]],[[20,14],[20,20]],["adc"],["port","wire"]],["dwe_in",[[21,3],[21,20]],[[21,14],[21,20]],["adc"],["port","wire"]],["drdy_out",[[22,3],[22,23]],[[22,15],[22,23]],["adc"],["port","wire"]],["do_out",[[23,3],[23,30]],[[23,24],[23,30]],["adc"],["port","wire"]],["dclk_in",[[24,3],[24,21]],[[24,14],[24,21]],["adc"],["port","wire"]],["reset_in",[[25,3],[25,22]],[[25,14],[25,22]],["adc"],["port","wire"]],["vp_in",[[26,3],[26,19]],[[26,14],[26,19]],["adc"],["port","wire"]],["vn_in",[[27,3],[27,19]],[[27,14],[27,19]],["adc"],["port","wire"]],["user_temp_alarm_out",[[28,3],[28,34]],[[28,15],[28,34]],["adc"],["port","wire"]],["vccint_alarm_out",[[29,3],[29,31]],[[29,15],[29,31]],["adc"],["port","wire"]],["vccaux_alarm_out",[[30,3],[30,31]],[[30,15],[30,31]],["adc"],["port","wire"]],["ot_out",[[31,3],[31,21]],[[31,15],[31,21]],["adc"],["port","wire"]],["channel_out",[[32,3],[32,34]],[[32,23],[32,34]],["adc"],["port","wire"]],["eoc_out",[[33,3],[33,22]],[[33,15],[33,22]],["adc"],["port","wire"]],["alarm_out",[[34,3],[34,24]],[[34,15],[34,24]],["adc"],["port","wire"]],["eos_out",[[35,3],[35,22]],[[35,15],[35,22]],["adc"],["port","wire"]],["busy_out",[[36,3],[36,23]],[[36,15],[36,23]],["adc"],["port","wire"]],["ADC_addr",[[44,3],[44,22]],[[44,14],[44,22]],["adc"],["variable","wire"]],["ADC_enable",[[45,3],[45,18]],[[45,8],[45,18]],["adc"],["variable","wire"]],["ADC",[[48,3],[68,4]],[[48,14],[48,17]],["adc"],["instance","xadc_wiz_0"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/bin2bcdconv.v",[[[[[["bin2bcdconv",[[6,0],[12,2]],[[6,7],[6,18]],[],["module"]],[140,9]],[[["BIN_CNT_IN",[[7,3],[7,31]],[[7,21],[7,31]],["bin2bcdconv"],["port","wire"]],["LSD_OUT",[[8,3],[8,28]],[[8,21],[8,28]],["bin2bcdconv"],["port","reg"]],["MSD_OUT",[[9,3],[9,28]],[[9,21],[9,28]],["bin2bcdconv"],["port","reg"]],["MMSD_OUT",[[10,3],[10,29]],[[10,21],[10,29]],["bin2bcdconv"],["port","reg"]],["MMMSD_OUT",[[11,3],[11,30]],[[11,21],[11,30]],["bin2bcdconv"],["port","reg"]],["cnt_tot",[[19,0],[19,19]],[[19,8],[19,15]],["bin2bcdconv"],["variable","integer"]],["MMMSD",[[20,0],[20,13]],[[20,8],[20,13]],["bin2bcdconv"],["variable","integer"]],["MMSD",[[20,0],[20,19]],[[20,15],[20,19]],["bin2bcdconv"],["variable","MMMSD"]],["MSD",[[20,0],[20,24]],[[20,21],[20,24]],["bin2bcdconv"],["variable","MMSD"]],["LSD",[[20,0],[20,33]],[[20,26],[20,29]],["bin2bcdconv"],["variable","MSD"]],["i",[[22,0],[22,9]],[[22,8],[22,9]],["bin2bcdconv"],["variable","integer"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/clk_div.v",[[[[[["clk_div",[[5,0],[8,2]],[[5,7],[5,14]],[],["module"]],[26,9]],[[["clk",[[6,3],[6,17]],[[6,14],[6,17]],["clk_div"],["port","wire"]],["sclk",[[7,3],[7,18]],[[7,14],[7,18]],["clk_div"],["port","reg"]],["MAX_COUNT",[[10,0],[10,27]],[[10,10],[10,19]],["clk_div"],["parameter"]],["tmp_clk",[[11,0],[11,18]],[[11,4],[11,11]],["clk_div"],["variable","reg"]],["div_cnt",[[12,0],[12,19]],[[12,8],[12,15]],["clk_div"],["variable","integer"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/clk_div2.v",[[[[[["clk_div2",[[16,0],[19,2]],[[16,7],[16,15]],[],["module"]],[37,9]],[[["clk",[[17,0],[17,14]],[[17,11],[17,14]],["clk_div2"],["port","wire"]],["sclk",[[18,0],[18,16]],[[18,12],[18,16]],["clk_div2"],["port","wire"]],["MAX_COUNT",[[21,0],[21,25]],[[21,10],[21,19]],["clk_div2"],["parameter"]],["tmp_clk",[[22,0],[22,18]],[[22,4],[22,11]],["clk_div2"],["variable","reg"]],["div_cnt",[[23,0],[23,19]],[[23,8],[23,15]],["clk_div2"],["variable","integer"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/FF_Array.v",[[[[[["FF_Array",[[15,0],[20,2]],[[15,7],[15,15]],[],["module"]],[35,9]],[[["CLK",[[16,3],[16,17]],[[16,14],[16,17]],["FF_Array"],["port","wire"]],["GT",[[17,3],[17,16]],[[17,14],[17,16]],["FF_Array"],["port","wire"]],["PV",[[18,3],[18,22]],[[18,20],[18,22]],["FF_Array"],["port","wire"]],["LV",[[19,3],[19,22]],[[19,20],[19,22]],["FF_Array"],["port","reg"]],["inter",[[22,0],[22,32]],[[22,10],[22,15]],["FF_Array"],["variable","reg"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/FSM.v",[[[[[["FSM",[[11,0],[30,2]],[[11,7],[11,10]],[],["module"]],[209,9]],[[["BTN_L",[[12,3],[12,19]],[[12,14],[12,19]],["FSM"],["port","wire"]],["BTN_R",[[13,3],[13,19]],[[13,14],[13,19]],["FSM"],["port","wire"]],["BTN_U",[[14,3],[14,19]],[[14,14],[14,19]],["FSM"],["port","wire"]],["BTN_D",[[15,3],[15,19]],[[15,14],[15,19]],["FSM"],["port","wire"]],["BTN_C",[[16,3],[16,19]],[[16,14],[16,19]],["FSM"],["port","wire"]],["CNT_L",[[17,3],[17,19]],[[17,14],[17,19]],["FSM"],["port","wire"]],["CNT_RU",[[18,3],[18,20]],[[18,14],[18,20]],["FSM"],["port","wire"]],["CNT_D",[[19,3],[19,19]],[[19,14],[19,19]],["FSM"],["port","wire"]],["CLK",[[20,3],[20,17]],[[20,14],[20,17]],["FSM"],["port","wire"]],["HS",[[21,3],[21,16]],[[21,14],[21,16]],["FSM"],["port","reg"]],["VS",[[22,3],[22,16]],[[22,14],[22,16]],["FSM"],["port","reg"]],["MC",[[23,3],[23,16]],[[23,14],[23,16]],["FSM"],["port","reg"]],["SERVO_L",[[24,3],[24,21]],[[24,14],[24,21]],["FSM"],["port","reg"]],["SERVO_R",[[25,3],[25,21]],[[25,14],[25,21]],["FSM"],["port","reg"]],["SERVO_U",[[26,3],[26,21]],[[26,14],[26,21]],["FSM"],["port","reg"]],["SERVO_D",[[27,3],[27,21]],[[27,14],[27,21]],["FSM"],["port","reg"]],["STAT",[[28,3],[28,24]],[[28,20],[28,24]],["FSM"],["port","reg"]],["CNT_RST",[[29,3],[29,21]],[[29,14],[29,21]],["FSM"],["port","reg"]],["man",[[33,0],[38,19]],[[34,3],[34,6]],["FSM"],["parameter"]],["PS",[[40,0],[40,12]],[[40,10],[40,12]],["FSM"],["variable","reg"]],["NS",[[41,0],[41,12]],[[41,10],[41,12]],["FSM"],["variable","reg"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/horiz_counter.v",[[[[[["horiz_counter",[[17,0],[21,2]],[[17,7],[17,20]],[],["module"]],[43,9]],[[["CLK",[[18,3],[18,17]],[[18,14],[18,17]],["horiz_counter"],["port","wire"]],["HS",[[19,3],[19,16]],[[19,14],[19,16]],["horiz_counter"],["port","wire"]],["CNT_L",[[20,3],[20,19]],[[20,14],[20,19]],["horiz_counter"],["port","reg"]],["currcount",[[23,0],[23,44]],[[23,11],[23,20]],["horiz_counter"],["variable","reg"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/max_counter.v",[[[[[["max_counter",[[23,0],[29,2]],[[23,7],[23,18]],[],["module"]],[56,9]],[[["CLK",[[24,3],[24,17]],[[24,14],[24,17]],["max_counter"],["port","wire"]],["CNT_RST",[[25,3],[25,21]],[[25,14],[25,21]],["max_counter"],["port","wire"]],["RESET",[[26,3],[26,19]],[[26,14],[26,19]],["max_counter"],["port","wire"]],["MC",[[27,3],[27,16]],[[27,14],[27,16]],["max_counter"],["port","wire"]],["CNT_RU",[[28,3],[28,20]],[[28,14],[28,20]],["max_counter"],["port","reg"]],["currcount",[[31,0],[31,44]],[[31,11],[31,20]],["max_counter"],["variable","reg"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/pwm_control.v",[[[[[["pwm_control",[[15,0],[20,2]],[[15,7],[15,18]],[],["module"]],[85,9]],[[["CLK",[[16,3],[16,17]],[[16,14],[16,17]],["pwm_control"],["port","wire"]],["DIR",[[17,3],[17,23]],[[17,20],[17,23]],["pwm_control"],["port","wire"]],["EN",[[18,3],[18,16]],[[18,14],[18,16]],["pwm_control"],["port","wire"]],["SERVO",[[19,3],[19,19]],[[19,14],[19,19]],["pwm_control"],["port","reg"]],["time_high_stopped",[[22,0],[22,32]],[[22,8],[22,25]],["pwm_control"],["variable","integer"]],["time_high_ccw",[[23,0],[23,28]],[[23,8],[23,21]],["pwm_control"],["variable","integer"]],["time_high_cw",[[24,0],[24,27]],[[24,8],[24,20]],["pwm_control"],["variable","integer"]],["time_low",[[25,0],[25,24]],[[25,8],[25,16]],["pwm_control"],["variable","integer"]],["th_cntr",[[29,0],[29,19]],[[29,8],[29,15]],["pwm_control"],["variable","integer"]],["tl_cntr",[[30,0],[30,19]],[[30,8],[30,15]],["pwm_control"],["variable","integer"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/servo_driver.v",[[[[[["servo_driver",[[19,0],[24,2]],[[19,7],[19,19]],[],["module"]],[57,9]],[[["CLK",[[20,3],[20,17]],[[20,14],[20,17]],["servo_driver"],["port","wire"]],["BTN_0",[[21,3],[21,19]],[[21,14],[21,19]],["servo_driver"],["port","wire"]],["BTN_1",[[22,3],[22,19]],[[22,14],[22,19]],["servo_driver"],["port","wire"]],["SERVO",[[23,3],[23,20]],[[23,15],[23,20]],["servo_driver"],["port","wire"]],["direction",[[26,0],[26,19]],[[26,10],[26,19]],["servo_driver"],["variable","reg"]],["inter_clk",[[27,0],[27,14]],[[27,5],[27,14]],["servo_driver"],["variable","wire"]],["pwm_control_0",[[46,0],[50,17]],[[46,12],[46,25]],["servo_driver"],["instance","pwm_control"]],["clk_div2_0",[[52,0],[54,20]],[[52,9],[52,19]],["servo_driver"],["instance","clk_div2"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/sp_optimizer.v",[[[[[["sp_optimizer",[[13,0],[27,2]],[[13,7],[13,19]],[],["module"]],[121,9]],[[["BTN_L",[[14,0],[14,16]],[[14,11],[14,16]],["sp_optimizer"],["port","wire"]],["BTN_R",[[15,0],[15,16]],[[15,11],[15,16]],["sp_optimizer"],["port","wire"]],["BTN_U",[[16,0],[16,16]],[[16,11],[16,16]],["sp_optimizer"],["port","wire"]],["BTN_D",[[17,0],[17,16]],[[17,11],[17,16]],["sp_optimizer"],["port","wire"]],["BTN_C",[[18,0],[18,16]],[[18,11],[18,16]],["sp_optimizer"],["port","wire"]],["CLK",[[19,0],[19,14]],[[19,11],[19,14]],["sp_optimizer"],["port","wire"]],["V_in",[[20,0],[20,15]],[[20,11],[20,15]],["sp_optimizer"],["port","wire"]],["V_out",[[21,0],[21,16]],[[21,11],[21,16]],["sp_optimizer"],["port","wire"]],["DISP_EN",[[22,0],[22,25]],[[22,18],[22,25]],["sp_optimizer"],["port","wire"]],["SSD",[[23,0],[23,21]],[[23,18],[23,21]],["sp_optimizer"],["port","wire"]],["SERVO_H",[[24,0],[24,19]],[[24,12],[24,19]],["sp_optimizer"],["port","wire"]],["SERVO_V",[[25,0],[25,19]],[[25,12],[25,19]],["sp_optimizer"],["port","wire"]],["STAT",[[26,0],[26,22]],[[26,18],[26,22]],["sp_optimizer"],["port","wire"]],["hs",[[29,0],[29,7]],[[29,5],[29,7]],["sp_optimizer"],["variable","wire"]],["vs",[[29,9],[29,16]],[[29,14],[29,16]],["sp_optimizer"],["variable","wire"]],["mc",[[29,18],[29,25]],[[29,23],[29,25]],["sp_optimizer"],["variable","wire"]],["cnt_l",[[30,0],[30,10]],[[30,5],[30,10]],["sp_optimizer"],["variable","wire"]],["cnt_ru",[[30,12],[30,23]],[[30,17],[30,23]],["sp_optimizer"],["variable","wire"]],["cnt_d",[[30,25],[30,35]],[[30,30],[30,35]],["sp_optimizer"],["variable","wire"]],["max_volt",[[31,0],[31,36]],[[31,11],[31,19]],["sp_optimizer"],["variable","wire"]],["volt",[[31,38],[31,70]],[[31,49],[31,53]],["sp_optimizer"],["variable","wire"]],["servo_l",[[32,0],[32,12]],[[32,5],[32,12]],["sp_optimizer"],["variable","wire"]],["servo_r",[[32,14],[32,26]],[[32,19],[32,26]],["sp_optimizer"],["variable","wire"]],["servo_u",[[32,28],[32,40]],[[32,33],[32,40]],["sp_optimizer"],["variable","wire"]],["servo_d",[[32,42],[32,54]],[[32,47],[32,54]],["sp_optimizer"],["variable","wire"]],["reset",[[33,0],[33,10]],[[33,5],[33,10]],["sp_optimizer"],["variable","wire"]],["div_clk",[[34,0],[34,12]],[[34,5],[34,12]],["sp_optimizer"],["variable","wire"]],["cnt_rst",[[35,0],[35,12]],[[35,5],[35,12]],["sp_optimizer"],["variable","wire"]],["fsm0",[[39,0],[57,21]],[[39,4],[39,8]],["sp_optimizer"],["instance","FSM"]],["servo_driver0",[[61,0],[65,19]],[[61,13],[61,26]],["sp_optimizer"],["instance","servo_driver"]],["servo_driver1",[[67,0],[71,19]],[[67,13],[67,26]],["sp_optimizer"],["instance","servo_driver"]],["volt_vis0",[[75,0],[81,13]],[[75,9],[75,18]],["sp_optimizer"],["instance","volt_vis"]],["voltage_comparator0",[[84,0],[87,14]],[[84,19],[84,38]],["sp_optimizer"],["instance","voltage_comparator"]],["cd0",[[89,0],[91,18]],[[89,8],[89,11]],["sp_optimizer"],["instance","clk_div"]],["max_counter0",[[94,0],[99,19]],[[94,12],[94,24]],["sp_optimizer"],["instance","max_counter"]],["horiz_counter0",[[102,0],[105,17]],[[102,14],[102,28]],["sp_optimizer"],["instance","horiz_counter"]],["vert_counter0",[[108,0],[111,17]],[[108,13],[108,26]],["sp_optimizer"],["instance","vert_counter"]],["FF_Array0",[[114,0],[118,17]],[[114,9],[114,18]],["sp_optimizer"],["instance","FF_Array"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/sseg_dec.v",[[[[[["sseg_dec",[[22,0],[29,2]],[[22,7],[22,15]],[],["module"]],[126,11]],[[["ALU_VAL",[[23,3],[23,27]],[[23,20],[23,27]],["sseg_dec"],["port","wire"]],["SIGN",[[24,3],[24,18]],[[24,14],[24,18]],["sseg_dec"],["port","wire"]],["VALID",[[25,3],[25,19]],[[25,14],[25,19]],["sseg_dec"],["port","wire"]],["CLK",[[26,3],[26,17]],[[26,14],[26,17]],["sseg_dec"],["port","wire"]],["DISP_EN",[[27,3],[27,28]],[[27,21],[27,28]],["sseg_dec"],["port","wire"]],["SEGMENTS",[[28,3],[28,29]],[[28,21],[28,29]],["sseg_dec"],["port","wire"]],["cnt_dig",[[39,0],[39,17]],[[39,10],[39,17]],["sseg_dec"],["variable","reg"]],["digit",[[40,0],[40,15]],[[40,10],[40,15]],["sseg_dec"],["variable","reg"]],["lsd",[[41,0],[41,14]],[[41,11],[41,14]],["sseg_dec"],["variable","wire"]],["msd",[[41,16],[41,30]],[[41,27],[41,30]],["sseg_dec"],["variable","wire"]],["mmsd",[[41,32],[41,47]],[[41,43],[41,47]],["sseg_dec"],["variable","wire"]],["mmmsd",[[41,49],[41,65]],[[41,60],[41,65]],["sseg_dec"],["variable","wire"]],["SCLK",[[42,0],[42,9]],[[42,5],[42,9]],["sseg_dec"],["variable","wire"]],["my_conv",[[45,0],[50,18]],[[45,12],[45,19]],["sseg_dec"],["instance","bin2bcdconv"]],["my_clk",[[52,2],[54,17]],[[52,10],[52,16]],["sseg_dec"],["instance","clk_div"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/vert_counter.v",[[[[[["vert_counter",[[12,0],[16,2]],[[12,7],[12,19]],[],["module"]],[38,9]],[[["CLK",[[13,3],[13,17]],[[13,14],[13,17]],["vert_counter"],["port","wire"]],["VS",[[14,3],[14,16]],[[14,14],[14,16]],["vert_counter"],["port","wire"]],["CNT_D",[[15,3],[15,19]],[[15,14],[15,19]],["vert_counter"],["port","reg"]],["currcount",[[18,0],[18,39]],[[18,11],[18,20]],["vert_counter"],["variable","reg"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/volt_vis.v",[[[[[["volt_vis",[[12,0],[19,2]],[[12,7],[12,15]],[],["module"]],[44,9]],[[["CLK",[[13,0],[13,14]],[[13,11],[13,14]],["volt_vis"],["port","wire"]],["V_in",[[14,0],[14,15]],[[14,11],[14,15]],["volt_vis"],["port","wire"]],["V_out",[[15,0],[15,16]],[[15,11],[15,16]],["volt_vis"],["port","wire"]],["V_value",[[16,0],[16,25]],[[16,18],[16,25]],["volt_vis"],["port","wire"]],["DISP_EN",[[17,0],[17,25]],[[17,18],[17,25]],["volt_vis"],["port","wire"]],["SSD",[[18,0],[18,21]],[[18,18],[18,21]],["volt_vis"],["port","wire"]],["valid",[[21,0],[21,10]],[[21,5],[21,10]],["volt_vis"],["variable","wire"]],["sign",[[21,12],[21,21]],[[21,17],[21,21]],["volt_vis"],["variable","wire"]],["value",[[22,0],[22,17]],[[22,12],[22,17]],["volt_vis"],["variable","wire"]],["sseg0",[[35,2],[41,19]],[[35,11],[35,16]],["volt_vis"],["instance","sseg_dec"]]]]]]],null,0]],["/home/berz/Documents/UNI/project_LAE/rtl/voltage_comparator.v",[[[[[["voltage_comparator",[[17,0],[21,2]],[[17,7],[17,25]],[],["module"]],[33,9]],[[["PV",[[18,3],[18,22]],[[18,20],[18,22]],["voltage_comparator"],["port","wire"]],["LV",[[19,3],[19,22]],[[19,20],[19,22]],["voltage_comparator"],["port","wire"]],["GT",[[20,3],[20,16]],[[20,14],[20,16]],["voltage_comparator"],["port","reg"]]]]]]],null,0]]]}