.TH "HAL_RCC_Aliased" 3 "Thu Oct 29 2020" "lcd_display" \" -*- nroff -*-
.ad l
.nh
.SH NAME
HAL_RCC_Aliased
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBRCC_StopWakeUpClock_MSI\fP   RCC_STOP_WAKEUPCLOCK_MSI"
.br
.ti -1c
.RI "#define \fBRCC_StopWakeUpClock_HSI\fP   RCC_STOP_WAKEUPCLOCK_HSI"
.br
.ti -1c
.RI "#define \fBHAL_RCC_CCSCallback\fP   \fBHAL_RCC_CSSCallback\fP"
.br
.ti -1c
.RI "#define \fBHAL_RC48_EnableBuffer_Cmd\fP(cmd)   (((cmd)==\fBENABLE\fP) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())"
.br
.ti -1c
.RI "#define \fB__ADC_CLK_DISABLE\fP   __HAL_RCC_ADC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC_CLK_ENABLE\fP   __HAL_RCC_ADC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ADC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ADC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC_FORCE_RESET\fP   __HAL_RCC_ADC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC_RELEASE_RESET\fP   __HAL_RCC_ADC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC1_CLK_DISABLE\fP   \fB__HAL_RCC_ADC1_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__ADC1_CLK_ENABLE\fP   \fB__HAL_RCC_ADC1_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__ADC1_FORCE_RESET\fP   \fB__HAL_RCC_ADC1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__ADC1_RELEASE_RESET\fP   \fB__HAL_RCC_ADC1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__ADC1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ADC1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ADC1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC2_CLK_DISABLE\fP   __HAL_RCC_ADC2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC2_CLK_ENABLE\fP   __HAL_RCC_ADC2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC2_FORCE_RESET\fP   __HAL_RCC_ADC2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC2_RELEASE_RESET\fP   __HAL_RCC_ADC2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC3_CLK_DISABLE\fP   __HAL_RCC_ADC3_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC3_CLK_ENABLE\fP   __HAL_RCC_ADC3_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC3_FORCE_RESET\fP   __HAL_RCC_ADC3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC3_RELEASE_RESET\fP   __HAL_RCC_ADC3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__AES_CLK_DISABLE\fP   __HAL_RCC_AES_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__AES_CLK_ENABLE\fP   __HAL_RCC_AES_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__AES_CLK_SLEEP_DISABLE\fP   __HAL_RCC_AES_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__AES_CLK_SLEEP_ENABLE\fP   __HAL_RCC_AES_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__AES_FORCE_RESET\fP   __HAL_RCC_AES_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__AES_RELEASE_RESET\fP   __HAL_RCC_AES_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__CRYP_CLK_SLEEP_ENABLE\fP   __HAL_RCC_CRYP_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__CRYP_CLK_SLEEP_DISABLE\fP   __HAL_RCC_CRYP_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRYP_CLK_ENABLE\fP   __HAL_RCC_CRYP_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CRYP_CLK_DISABLE\fP   __HAL_RCC_CRYP_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRYP_FORCE_RESET\fP   __HAL_RCC_CRYP_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CRYP_RELEASE_RESET\fP   __HAL_RCC_CRYP_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__AFIO_CLK_DISABLE\fP   \fB__HAL_RCC_AFIO_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__AFIO_CLK_ENABLE\fP   \fB__HAL_RCC_AFIO_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__AFIO_FORCE_RESET\fP   \fB__HAL_RCC_AFIO_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__AFIO_RELEASE_RESET\fP   \fB__HAL_RCC_AFIO_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__AHB_FORCE_RESET\fP   __HAL_RCC_AHB_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB_RELEASE_RESET\fP   __HAL_RCC_AHB_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB1_FORCE_RESET\fP   __HAL_RCC_AHB1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB1_RELEASE_RESET\fP   __HAL_RCC_AHB1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB2_FORCE_RESET\fP   __HAL_RCC_AHB2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB2_RELEASE_RESET\fP   __HAL_RCC_AHB2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB3_FORCE_RESET\fP   __HAL_RCC_AHB3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB3_RELEASE_RESET\fP   __HAL_RCC_AHB3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__APB1_FORCE_RESET\fP   \fB__HAL_RCC_APB1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__APB1_RELEASE_RESET\fP   \fB__HAL_RCC_APB1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__APB2_FORCE_RESET\fP   \fB__HAL_RCC_APB2_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__APB2_RELEASE_RESET\fP   \fB__HAL_RCC_APB2_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__BKP_CLK_DISABLE\fP   \fB__HAL_RCC_BKP_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__BKP_CLK_ENABLE\fP   \fB__HAL_RCC_BKP_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__BKP_FORCE_RESET\fP   \fB__HAL_RCC_BKP_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__BKP_RELEASE_RESET\fP   \fB__HAL_RCC_BKP_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__CAN1_CLK_DISABLE\fP   __HAL_RCC_CAN1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CAN1_CLK_ENABLE\fP   __HAL_RCC_CAN1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CAN1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_CAN1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CAN1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_CAN1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__CAN1_FORCE_RESET\fP   __HAL_RCC_CAN1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CAN1_RELEASE_RESET\fP   __HAL_RCC_CAN1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__CAN_CLK_DISABLE\fP   __HAL_RCC_CAN1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CAN_CLK_ENABLE\fP   __HAL_RCC_CAN1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CAN_FORCE_RESET\fP   __HAL_RCC_CAN1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CAN_RELEASE_RESET\fP   __HAL_RCC_CAN1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__CAN2_CLK_DISABLE\fP   __HAL_RCC_CAN2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CAN2_CLK_ENABLE\fP   __HAL_RCC_CAN2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CAN2_FORCE_RESET\fP   __HAL_RCC_CAN2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CAN2_RELEASE_RESET\fP   __HAL_RCC_CAN2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__CEC_CLK_DISABLE\fP   __HAL_RCC_CEC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CEC_CLK_ENABLE\fP   __HAL_RCC_CEC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__COMP_CLK_DISABLE\fP   __HAL_RCC_COMP_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__COMP_CLK_ENABLE\fP   __HAL_RCC_COMP_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__COMP_FORCE_RESET\fP   __HAL_RCC_COMP_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__COMP_RELEASE_RESET\fP   __HAL_RCC_COMP_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__COMP_CLK_SLEEP_ENABLE\fP   __HAL_RCC_COMP_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__COMP_CLK_SLEEP_DISABLE\fP   __HAL_RCC_COMP_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CEC_FORCE_RESET\fP   __HAL_RCC_CEC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CEC_RELEASE_RESET\fP   __HAL_RCC_CEC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__CRC_CLK_DISABLE\fP   \fB__HAL_RCC_CRC_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__CRC_CLK_ENABLE\fP   \fB__HAL_RCC_CRC_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__CRC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_CRC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_CRC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__CRC_FORCE_RESET\fP   __HAL_RCC_CRC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CRC_RELEASE_RESET\fP   __HAL_RCC_CRC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DAC_CLK_DISABLE\fP   __HAL_RCC_DAC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DAC_CLK_ENABLE\fP   __HAL_RCC_DAC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DAC_FORCE_RESET\fP   __HAL_RCC_DAC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DAC_RELEASE_RESET\fP   __HAL_RCC_DAC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DAC1_CLK_DISABLE\fP   __HAL_RCC_DAC1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DAC1_CLK_ENABLE\fP   __HAL_RCC_DAC1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DAC1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_DAC1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__DAC1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_DAC1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__DAC1_FORCE_RESET\fP   __HAL_RCC_DAC1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DAC1_RELEASE_RESET\fP   __HAL_RCC_DAC1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DBGMCU_CLK_ENABLE\fP   __HAL_RCC_DBGMCU_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DBGMCU_CLK_DISABLE\fP   __HAL_RCC_DBGMCU_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DBGMCU_FORCE_RESET\fP   __HAL_RCC_DBGMCU_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DBGMCU_RELEASE_RESET\fP   __HAL_RCC_DBGMCU_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DFSDM_CLK_DISABLE\fP   \fB__HAL_RCC_DFSDM_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__DFSDM_CLK_ENABLE\fP   \fB__HAL_RCC_DFSDM_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__DFSDM_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__DFSDM_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__DFSDM_FORCE_RESET\fP   \fB__HAL_RCC_DFSDM_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__DFSDM_RELEASE_RESET\fP   \fB__HAL_RCC_DFSDM_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__DMA1_CLK_DISABLE\fP   \fB__HAL_RCC_DMA1_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__DMA1_CLK_ENABLE\fP   \fB__HAL_RCC_DMA1_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__DMA1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_DMA1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__DMA1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_DMA1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__DMA1_FORCE_RESET\fP   __HAL_RCC_DMA1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DMA1_RELEASE_RESET\fP   __HAL_RCC_DMA1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DMA2_CLK_DISABLE\fP   __HAL_RCC_DMA2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DMA2_CLK_ENABLE\fP   __HAL_RCC_DMA2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DMA2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_DMA2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__DMA2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_DMA2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__DMA2_FORCE_RESET\fP   __HAL_RCC_DMA2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DMA2_RELEASE_RESET\fP   __HAL_RCC_DMA2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ETHMAC_CLK_DISABLE\fP   __HAL_RCC_ETHMAC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMAC_CLK_ENABLE\fP   __HAL_RCC_ETHMAC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMAC_FORCE_RESET\fP   __HAL_RCC_ETHMAC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__ETHMAC_RELEASE_RESET\fP   __HAL_RCC_ETHMAC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ETHMACRX_CLK_DISABLE\fP   __HAL_RCC_ETHMACRX_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACRX_CLK_ENABLE\fP   __HAL_RCC_ETHMACRX_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACTX_CLK_DISABLE\fP   __HAL_RCC_ETHMACTX_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACTX_CLK_ENABLE\fP   __HAL_RCC_ETHMACTX_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__FIREWALL_CLK_DISABLE\fP   __HAL_RCC_FIREWALL_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__FIREWALL_CLK_ENABLE\fP   __HAL_RCC_FIREWALL_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__FLASH_CLK_DISABLE\fP   __HAL_RCC_FLASH_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__FLASH_CLK_ENABLE\fP   __HAL_RCC_FLASH_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__FLASH_CLK_SLEEP_DISABLE\fP   __HAL_RCC_FLASH_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__FLASH_CLK_SLEEP_ENABLE\fP   __HAL_RCC_FLASH_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__FLASH_FORCE_RESET\fP   __HAL_RCC_FLASH_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__FLASH_RELEASE_RESET\fP   __HAL_RCC_FLASH_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__FLITF_CLK_DISABLE\fP   \fB__HAL_RCC_FLITF_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__FLITF_CLK_ENABLE\fP   \fB__HAL_RCC_FLITF_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__FLITF_FORCE_RESET\fP   __HAL_RCC_FLITF_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__FLITF_RELEASE_RESET\fP   __HAL_RCC_FLITF_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__FLITF_CLK_SLEEP_ENABLE\fP   __HAL_RCC_FLITF_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__FLITF_CLK_SLEEP_DISABLE\fP   __HAL_RCC_FLITF_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__FMC_CLK_DISABLE\fP   __HAL_RCC_FMC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__FMC_CLK_ENABLE\fP   __HAL_RCC_FMC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__FMC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_FMC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__FMC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_FMC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__FMC_FORCE_RESET\fP   __HAL_RCC_FMC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__FMC_RELEASE_RESET\fP   __HAL_RCC_FMC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__FSMC_CLK_DISABLE\fP   __HAL_RCC_FSMC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__FSMC_CLK_ENABLE\fP   __HAL_RCC_FSMC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOA_CLK_DISABLE\fP   \fB__HAL_RCC_GPIOA_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOA_CLK_ENABLE\fP   \fB__HAL_RCC_GPIOA_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOA_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOA_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOA_FORCE_RESET\fP   \fB__HAL_RCC_GPIOA_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOA_RELEASE_RESET\fP   \fB__HAL_RCC_GPIOA_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_CLK_DISABLE\fP   \fB__HAL_RCC_GPIOB_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_CLK_ENABLE\fP   \fB__HAL_RCC_GPIOB_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOB_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOB_FORCE_RESET\fP   \fB__HAL_RCC_GPIOB_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_RELEASE_RESET\fP   \fB__HAL_RCC_GPIOB_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_CLK_DISABLE\fP   \fB__HAL_RCC_GPIOC_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_CLK_ENABLE\fP   \fB__HAL_RCC_GPIOC_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOC_FORCE_RESET\fP   \fB__HAL_RCC_GPIOC_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_RELEASE_RESET\fP   \fB__HAL_RCC_GPIOC_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOD_CLK_DISABLE\fP   \fB__HAL_RCC_GPIOD_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOD_CLK_ENABLE\fP   \fB__HAL_RCC_GPIOD_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOD_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOD_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOD_FORCE_RESET\fP   \fB__HAL_RCC_GPIOD_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOD_RELEASE_RESET\fP   \fB__HAL_RCC_GPIOD_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOE_CLK_DISABLE\fP   __HAL_RCC_GPIOE_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOE_CLK_ENABLE\fP   __HAL_RCC_GPIOE_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOE_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOE_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOE_FORCE_RESET\fP   __HAL_RCC_GPIOE_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOE_RELEASE_RESET\fP   __HAL_RCC_GPIOE_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOF_CLK_DISABLE\fP   __HAL_RCC_GPIOF_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOF_CLK_ENABLE\fP   __HAL_RCC_GPIOF_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOF_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOF_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOF_FORCE_RESET\fP   __HAL_RCC_GPIOF_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOF_RELEASE_RESET\fP   __HAL_RCC_GPIOF_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOG_CLK_DISABLE\fP   __HAL_RCC_GPIOG_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOG_CLK_ENABLE\fP   __HAL_RCC_GPIOG_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOG_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOG_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOG_FORCE_RESET\fP   __HAL_RCC_GPIOG_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOG_RELEASE_RESET\fP   __HAL_RCC_GPIOG_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOH_CLK_DISABLE\fP   __HAL_RCC_GPIOH_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOH_CLK_ENABLE\fP   __HAL_RCC_GPIOH_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOH_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOH_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOH_FORCE_RESET\fP   __HAL_RCC_GPIOH_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOH_RELEASE_RESET\fP   __HAL_RCC_GPIOH_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__I2C1_CLK_DISABLE\fP   \fB__HAL_RCC_I2C1_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__I2C1_CLK_ENABLE\fP   \fB__HAL_RCC_I2C1_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__I2C1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_I2C1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__I2C1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_I2C1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__I2C1_FORCE_RESET\fP   \fB__HAL_RCC_I2C1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__I2C1_RELEASE_RESET\fP   \fB__HAL_RCC_I2C1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__I2C2_CLK_DISABLE\fP   __HAL_RCC_I2C2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__I2C2_CLK_ENABLE\fP   __HAL_RCC_I2C2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__I2C2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_I2C2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__I2C2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_I2C2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__I2C2_FORCE_RESET\fP   __HAL_RCC_I2C2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__I2C2_RELEASE_RESET\fP   __HAL_RCC_I2C2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__I2C3_CLK_DISABLE\fP   __HAL_RCC_I2C3_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__I2C3_CLK_ENABLE\fP   __HAL_RCC_I2C3_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__I2C3_CLK_SLEEP_DISABLE\fP   __HAL_RCC_I2C3_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__I2C3_CLK_SLEEP_ENABLE\fP   __HAL_RCC_I2C3_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__I2C3_FORCE_RESET\fP   __HAL_RCC_I2C3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__I2C3_RELEASE_RESET\fP   __HAL_RCC_I2C3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__LCD_CLK_DISABLE\fP   __HAL_RCC_LCD_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__LCD_CLK_ENABLE\fP   __HAL_RCC_LCD_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__LCD_CLK_SLEEP_DISABLE\fP   __HAL_RCC_LCD_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__LCD_CLK_SLEEP_ENABLE\fP   __HAL_RCC_LCD_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__LCD_FORCE_RESET\fP   __HAL_RCC_LCD_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__LCD_RELEASE_RESET\fP   __HAL_RCC_LCD_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__LPTIM1_CLK_DISABLE\fP   __HAL_RCC_LPTIM1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM1_CLK_ENABLE\fP   __HAL_RCC_LPTIM1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM1_FORCE_RESET\fP   __HAL_RCC_LPTIM1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__LPTIM1_RELEASE_RESET\fP   __HAL_RCC_LPTIM1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__LPTIM2_CLK_DISABLE\fP   __HAL_RCC_LPTIM2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM2_CLK_ENABLE\fP   __HAL_RCC_LPTIM2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM2_FORCE_RESET\fP   __HAL_RCC_LPTIM2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__LPTIM2_RELEASE_RESET\fP   __HAL_RCC_LPTIM2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__LPUART1_CLK_DISABLE\fP   __HAL_RCC_LPUART1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__LPUART1_CLK_ENABLE\fP   __HAL_RCC_LPUART1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__LPUART1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__LPUART1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__LPUART1_FORCE_RESET\fP   __HAL_RCC_LPUART1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__LPUART1_RELEASE_RESET\fP   __HAL_RCC_LPUART1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__OPAMP_CLK_DISABLE\fP   __HAL_RCC_OPAMP_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__OPAMP_CLK_ENABLE\fP   __HAL_RCC_OPAMP_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__OPAMP_CLK_SLEEP_DISABLE\fP   __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__OPAMP_CLK_SLEEP_ENABLE\fP   __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__OPAMP_FORCE_RESET\fP   __HAL_RCC_OPAMP_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__OPAMP_RELEASE_RESET\fP   __HAL_RCC_OPAMP_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__OTGFS_CLK_DISABLE\fP   __HAL_RCC_OTGFS_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__OTGFS_CLK_ENABLE\fP   __HAL_RCC_OTGFS_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__OTGFS_CLK_SLEEP_DISABLE\fP   __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__OTGFS_CLK_SLEEP_ENABLE\fP   __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__OTGFS_FORCE_RESET\fP   \fB__HAL_RCC_OTGFS_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__OTGFS_RELEASE_RESET\fP   \fB__HAL_RCC_OTGFS_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__PWR_CLK_DISABLE\fP   \fB__HAL_RCC_PWR_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__PWR_CLK_ENABLE\fP   \fB__HAL_RCC_PWR_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__PWR_CLK_SLEEP_DISABLE\fP   __HAL_RCC_PWR_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__PWR_CLK_SLEEP_ENABLE\fP   __HAL_RCC_PWR_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__PWR_FORCE_RESET\fP   \fB__HAL_RCC_PWR_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__PWR_RELEASE_RESET\fP   \fB__HAL_RCC_PWR_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__QSPI_CLK_DISABLE\fP   __HAL_RCC_QSPI_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__QSPI_CLK_ENABLE\fP   __HAL_RCC_QSPI_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__QSPI_CLK_SLEEP_DISABLE\fP   __HAL_RCC_QSPI_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__QSPI_CLK_SLEEP_ENABLE\fP   __HAL_RCC_QSPI_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__QSPI_FORCE_RESET\fP   __HAL_RCC_QSPI_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__QSPI_RELEASE_RESET\fP   __HAL_RCC_QSPI_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__RNG_CLK_DISABLE\fP   __HAL_RCC_RNG_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__RNG_CLK_ENABLE\fP   __HAL_RCC_RNG_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__RNG_CLK_SLEEP_DISABLE\fP   __HAL_RCC_RNG_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__RNG_CLK_SLEEP_ENABLE\fP   __HAL_RCC_RNG_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__RNG_FORCE_RESET\fP   __HAL_RCC_RNG_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__RNG_RELEASE_RESET\fP   __HAL_RCC_RNG_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SAI1_CLK_DISABLE\fP   __HAL_RCC_SAI1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SAI1_CLK_ENABLE\fP   __HAL_RCC_SAI1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SAI1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SAI1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SAI1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SAI1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SAI1_FORCE_RESET\fP   __HAL_RCC_SAI1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SAI1_RELEASE_RESET\fP   __HAL_RCC_SAI1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SAI2_CLK_DISABLE\fP   __HAL_RCC_SAI2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SAI2_CLK_ENABLE\fP   __HAL_RCC_SAI2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SAI2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SAI2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SAI2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SAI2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SAI2_FORCE_RESET\fP   __HAL_RCC_SAI2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SAI2_RELEASE_RESET\fP   __HAL_RCC_SAI2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SDIO_CLK_DISABLE\fP   __HAL_RCC_SDIO_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDIO_CLK_ENABLE\fP   __HAL_RCC_SDIO_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SDMMC_CLK_DISABLE\fP   __HAL_RCC_SDMMC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDMMC_CLK_ENABLE\fP   __HAL_RCC_SDMMC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SDMMC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDMMC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SDMMC_FORCE_RESET\fP   __HAL_RCC_SDMMC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SDMMC_RELEASE_RESET\fP   __HAL_RCC_SDMMC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI1_CLK_DISABLE\fP   \fB__HAL_RCC_SPI1_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__SPI1_CLK_ENABLE\fP   \fB__HAL_RCC_SPI1_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__SPI1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SPI1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SPI1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI1_FORCE_RESET\fP   \fB__HAL_RCC_SPI1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__SPI1_RELEASE_RESET\fP   \fB__HAL_RCC_SPI1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__SPI2_CLK_DISABLE\fP   __HAL_RCC_SPI2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI2_CLK_ENABLE\fP   __HAL_RCC_SPI2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SPI2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SPI2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI2_FORCE_RESET\fP   __HAL_RCC_SPI2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI2_RELEASE_RESET\fP   __HAL_RCC_SPI2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI3_CLK_DISABLE\fP   __HAL_RCC_SPI3_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI3_CLK_ENABLE\fP   __HAL_RCC_SPI3_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI3_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SPI3_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI3_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SPI3_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI3_FORCE_RESET\fP   __HAL_RCC_SPI3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI3_RELEASE_RESET\fP   __HAL_RCC_SPI3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SRAM_CLK_DISABLE\fP   \fB__HAL_RCC_SRAM_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__SRAM_CLK_ENABLE\fP   \fB__HAL_RCC_SRAM_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__SRAM1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SRAM1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SRAM2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SRAM2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SWPMI1_CLK_DISABLE\fP   __HAL_RCC_SWPMI1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SWPMI1_CLK_ENABLE\fP   __HAL_RCC_SWPMI1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SWPMI1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SWPMI1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SWPMI1_FORCE_RESET\fP   __HAL_RCC_SWPMI1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SWPMI1_RELEASE_RESET\fP   __HAL_RCC_SWPMI1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SYSCFG_CLK_DISABLE\fP   \fB__HAL_RCC_SYSCFG_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__SYSCFG_CLK_ENABLE\fP   \fB__HAL_RCC_SYSCFG_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__SYSCFG_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SYSCFG_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SYSCFG_FORCE_RESET\fP   \fB__HAL_RCC_SYSCFG_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__SYSCFG_RELEASE_RESET\fP   \fB__HAL_RCC_SYSCFG_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_CLK_DISABLE\fP   \fB__HAL_RCC_TIM1_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_CLK_ENABLE\fP   \fB__HAL_RCC_TIM1_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM1_FORCE_RESET\fP   \fB__HAL_RCC_TIM1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_RELEASE_RESET\fP   \fB__HAL_RCC_TIM1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM10_CLK_DISABLE\fP   __HAL_RCC_TIM10_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM10_CLK_ENABLE\fP   __HAL_RCC_TIM10_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM10_FORCE_RESET\fP   __HAL_RCC_TIM10_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM10_RELEASE_RESET\fP   __HAL_RCC_TIM10_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM11_CLK_DISABLE\fP   __HAL_RCC_TIM11_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM11_CLK_ENABLE\fP   __HAL_RCC_TIM11_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM11_FORCE_RESET\fP   __HAL_RCC_TIM11_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM11_RELEASE_RESET\fP   __HAL_RCC_TIM11_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM12_CLK_DISABLE\fP   __HAL_RCC_TIM12_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM12_CLK_ENABLE\fP   __HAL_RCC_TIM12_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM12_FORCE_RESET\fP   __HAL_RCC_TIM12_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM12_RELEASE_RESET\fP   __HAL_RCC_TIM12_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM13_CLK_DISABLE\fP   __HAL_RCC_TIM13_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM13_CLK_ENABLE\fP   __HAL_RCC_TIM13_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM13_FORCE_RESET\fP   __HAL_RCC_TIM13_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM13_RELEASE_RESET\fP   __HAL_RCC_TIM13_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM14_CLK_DISABLE\fP   __HAL_RCC_TIM14_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM14_CLK_ENABLE\fP   __HAL_RCC_TIM14_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM14_FORCE_RESET\fP   __HAL_RCC_TIM14_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM14_RELEASE_RESET\fP   __HAL_RCC_TIM14_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM15_CLK_DISABLE\fP   __HAL_RCC_TIM15_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM15_CLK_ENABLE\fP   __HAL_RCC_TIM15_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM15_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM15_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM15_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM15_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM15_FORCE_RESET\fP   __HAL_RCC_TIM15_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM15_RELEASE_RESET\fP   __HAL_RCC_TIM15_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM16_CLK_DISABLE\fP   __HAL_RCC_TIM16_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM16_CLK_ENABLE\fP   __HAL_RCC_TIM16_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM16_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM16_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM16_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM16_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM16_FORCE_RESET\fP   __HAL_RCC_TIM16_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM16_RELEASE_RESET\fP   __HAL_RCC_TIM16_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM17_CLK_DISABLE\fP   __HAL_RCC_TIM17_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM17_CLK_ENABLE\fP   __HAL_RCC_TIM17_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM17_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM17_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM17_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM17_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM17_FORCE_RESET\fP   __HAL_RCC_TIM17_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM17_RELEASE_RESET\fP   __HAL_RCC_TIM17_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM2_CLK_DISABLE\fP   \fB__HAL_RCC_TIM2_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM2_CLK_ENABLE\fP   \fB__HAL_RCC_TIM2_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM2_FORCE_RESET\fP   \fB__HAL_RCC_TIM2_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM2_RELEASE_RESET\fP   \fB__HAL_RCC_TIM2_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM3_CLK_DISABLE\fP   \fB__HAL_RCC_TIM3_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM3_CLK_ENABLE\fP   \fB__HAL_RCC_TIM3_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM3_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM3_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM3_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM3_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM3_FORCE_RESET\fP   \fB__HAL_RCC_TIM3_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM3_RELEASE_RESET\fP   \fB__HAL_RCC_TIM3_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM4_CLK_DISABLE\fP   __HAL_RCC_TIM4_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM4_CLK_ENABLE\fP   __HAL_RCC_TIM4_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM4_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM4_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM4_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM4_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM4_FORCE_RESET\fP   __HAL_RCC_TIM4_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM4_RELEASE_RESET\fP   __HAL_RCC_TIM4_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM5_CLK_DISABLE\fP   __HAL_RCC_TIM5_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM5_CLK_ENABLE\fP   __HAL_RCC_TIM5_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM5_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM5_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM5_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM5_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM5_FORCE_RESET\fP   __HAL_RCC_TIM5_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM5_RELEASE_RESET\fP   __HAL_RCC_TIM5_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM6_CLK_DISABLE\fP   __HAL_RCC_TIM6_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM6_CLK_ENABLE\fP   __HAL_RCC_TIM6_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM6_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM6_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM6_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM6_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM6_FORCE_RESET\fP   __HAL_RCC_TIM6_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM6_RELEASE_RESET\fP   __HAL_RCC_TIM6_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM7_CLK_DISABLE\fP   __HAL_RCC_TIM7_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM7_CLK_ENABLE\fP   __HAL_RCC_TIM7_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM7_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM7_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM7_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM7_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM7_FORCE_RESET\fP   __HAL_RCC_TIM7_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM7_RELEASE_RESET\fP   __HAL_RCC_TIM7_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM8_CLK_DISABLE\fP   __HAL_RCC_TIM8_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM8_CLK_ENABLE\fP   __HAL_RCC_TIM8_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM8_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM8_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM8_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM8_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM8_FORCE_RESET\fP   __HAL_RCC_TIM8_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM8_RELEASE_RESET\fP   __HAL_RCC_TIM8_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM9_CLK_DISABLE\fP   __HAL_RCC_TIM9_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM9_CLK_ENABLE\fP   __HAL_RCC_TIM9_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM9_FORCE_RESET\fP   __HAL_RCC_TIM9_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM9_RELEASE_RESET\fP   __HAL_RCC_TIM9_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TSC_CLK_DISABLE\fP   __HAL_RCC_TSC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TSC_CLK_ENABLE\fP   __HAL_RCC_TSC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TSC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TSC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TSC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TSC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TSC_FORCE_RESET\fP   __HAL_RCC_TSC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TSC_RELEASE_RESET\fP   __HAL_RCC_TSC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__UART4_CLK_DISABLE\fP   __HAL_RCC_UART4_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART4_CLK_ENABLE\fP   __HAL_RCC_UART4_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART4_CLK_SLEEP_DISABLE\fP   __HAL_RCC_UART4_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART4_CLK_SLEEP_ENABLE\fP   __HAL_RCC_UART4_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART4_FORCE_RESET\fP   __HAL_RCC_UART4_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__UART4_RELEASE_RESET\fP   __HAL_RCC_UART4_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__UART5_CLK_DISABLE\fP   __HAL_RCC_UART5_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART5_CLK_ENABLE\fP   __HAL_RCC_UART5_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART5_CLK_SLEEP_DISABLE\fP   __HAL_RCC_UART5_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART5_CLK_SLEEP_ENABLE\fP   __HAL_RCC_UART5_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART5_FORCE_RESET\fP   __HAL_RCC_UART5_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__UART5_RELEASE_RESET\fP   __HAL_RCC_UART5_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USART1_CLK_DISABLE\fP   \fB__HAL_RCC_USART1_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART1_CLK_ENABLE\fP   \fB__HAL_RCC_USART1_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USART1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USART1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART1_FORCE_RESET\fP   \fB__HAL_RCC_USART1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__USART1_RELEASE_RESET\fP   \fB__HAL_RCC_USART1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__USART2_CLK_DISABLE\fP   \fB__HAL_RCC_USART2_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART2_CLK_ENABLE\fP   \fB__HAL_RCC_USART2_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USART2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USART2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART2_FORCE_RESET\fP   \fB__HAL_RCC_USART2_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__USART2_RELEASE_RESET\fP   \fB__HAL_RCC_USART2_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__USART3_CLK_DISABLE\fP   __HAL_RCC_USART3_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART3_CLK_ENABLE\fP   __HAL_RCC_USART3_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART3_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USART3_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART3_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USART3_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART3_FORCE_RESET\fP   __HAL_RCC_USART3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USART3_RELEASE_RESET\fP   __HAL_RCC_USART3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USART4_CLK_DISABLE\fP   __HAL_RCC_UART4_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART4_CLK_ENABLE\fP   __HAL_RCC_UART4_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART4_CLK_SLEEP_ENABLE\fP   __HAL_RCC_UART4_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART4_CLK_SLEEP_DISABLE\fP   __HAL_RCC_UART4_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART4_FORCE_RESET\fP   __HAL_RCC_UART4_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USART4_RELEASE_RESET\fP   __HAL_RCC_UART4_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USART5_CLK_DISABLE\fP   __HAL_RCC_UART5_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART5_CLK_ENABLE\fP   __HAL_RCC_UART5_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART5_CLK_SLEEP_ENABLE\fP   __HAL_RCC_UART5_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART5_CLK_SLEEP_DISABLE\fP   __HAL_RCC_UART5_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART5_FORCE_RESET\fP   __HAL_RCC_UART5_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USART5_RELEASE_RESET\fP   __HAL_RCC_UART5_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USART7_CLK_DISABLE\fP   __HAL_RCC_UART7_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART7_CLK_ENABLE\fP   __HAL_RCC_UART7_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART7_FORCE_RESET\fP   __HAL_RCC_UART7_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USART7_RELEASE_RESET\fP   __HAL_RCC_UART7_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USART8_CLK_DISABLE\fP   __HAL_RCC_UART8_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART8_CLK_ENABLE\fP   __HAL_RCC_UART8_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART8_FORCE_RESET\fP   __HAL_RCC_UART8_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USART8_RELEASE_RESET\fP   __HAL_RCC_UART8_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USB_CLK_DISABLE\fP   __HAL_RCC_USB_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USB_CLK_ENABLE\fP   __HAL_RCC_USB_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USB_FORCE_RESET\fP   __HAL_RCC_USB_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USB_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USB_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USB_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USB_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_FS_CLK_DISABLE\fP   __HAL_RCC_USB_OTG_FS_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_FS_CLK_ENABLE\fP   __HAL_RCC_USB_OTG_FS_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USB_RELEASE_RESET\fP   __HAL_RCC_USB_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__WWDG_CLK_DISABLE\fP   \fB__HAL_RCC_WWDG_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__WWDG_CLK_ENABLE\fP   \fB__HAL_RCC_WWDG_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__WWDG_CLK_SLEEP_DISABLE\fP   __HAL_RCC_WWDG_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__WWDG_CLK_SLEEP_ENABLE\fP   __HAL_RCC_WWDG_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__WWDG_FORCE_RESET\fP   \fB__HAL_RCC_WWDG_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__WWDG_RELEASE_RESET\fP   \fB__HAL_RCC_WWDG_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM21_CLK_ENABLE\fP   __HAL_RCC_TIM21_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM21_CLK_DISABLE\fP   __HAL_RCC_TIM21_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM21_FORCE_RESET\fP   __HAL_RCC_TIM21_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM21_RELEASE_RESET\fP   __HAL_RCC_TIM21_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM21_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM21_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM21_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM21_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM22_CLK_ENABLE\fP   __HAL_RCC_TIM22_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM22_CLK_DISABLE\fP   __HAL_RCC_TIM22_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM22_FORCE_RESET\fP   __HAL_RCC_TIM22_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM22_RELEASE_RESET\fP   __HAL_RCC_TIM22_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM22_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM22_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM22_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM22_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRS_CLK_DISABLE\fP   __HAL_RCC_CRS_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRS_CLK_ENABLE\fP   __HAL_RCC_CRS_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CRS_CLK_SLEEP_DISABLE\fP   __HAL_RCC_CRS_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRS_CLK_SLEEP_ENABLE\fP   __HAL_RCC_CRS_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__CRS_FORCE_RESET\fP   __HAL_RCC_CRS_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CRS_RELEASE_RESET\fP   __HAL_RCC_CRS_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__RCC_BACKUPRESET_FORCE\fP   \fB__HAL_RCC_BACKUPRESET_FORCE\fP"
.br
.ti -1c
.RI "#define \fB__RCC_BACKUPRESET_RELEASE\fP   \fB__HAL_RCC_BACKUPRESET_RELEASE\fP"
.br
.ti -1c
.RI "#define \fB__USB_OTG_FS_FORCE_RESET\fP   __HAL_RCC_USB_OTG_FS_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USB_OTG_FS_RELEASE_RESET\fP   __HAL_RCC_USB_OTG_FS_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USB_OTG_FS_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_FS_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_HS_CLK_DISABLE\fP   __HAL_RCC_USB_OTG_HS_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_HS_CLK_ENABLE\fP   __HAL_RCC_USB_OTG_HS_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_HS_ULPI_CLK_ENABLE\fP   __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_HS_ULPI_CLK_DISABLE\fP   __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM9_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM9_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM9_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM9_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM10_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM10_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM10_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM10_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM11_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM11_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM11_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM11_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACPTP_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACPTP_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACPTP_CLK_ENABLE\fP   __HAL_RCC_ETHMACPTP_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACPTP_CLK_DISABLE\fP   __HAL_RCC_ETHMACPTP_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__HASH_CLK_ENABLE\fP   __HAL_RCC_HASH_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__HASH_FORCE_RESET\fP   __HAL_RCC_HASH_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__HASH_RELEASE_RESET\fP   __HAL_RCC_HASH_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__HASH_CLK_SLEEP_ENABLE\fP   __HAL_RCC_HASH_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__HASH_CLK_SLEEP_DISABLE\fP   __HAL_RCC_HASH_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__HASH_CLK_DISABLE\fP   __HAL_RCC_HASH_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI5_CLK_ENABLE\fP   __HAL_RCC_SPI5_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI5_CLK_DISABLE\fP   __HAL_RCC_SPI5_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI5_FORCE_RESET\fP   __HAL_RCC_SPI5_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI5_RELEASE_RESET\fP   __HAL_RCC_SPI5_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI5_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SPI5_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI5_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SPI5_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI6_CLK_ENABLE\fP   __HAL_RCC_SPI6_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI6_CLK_DISABLE\fP   __HAL_RCC_SPI6_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI6_FORCE_RESET\fP   __HAL_RCC_SPI6_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI6_RELEASE_RESET\fP   __HAL_RCC_SPI6_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI6_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SPI6_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI6_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SPI6_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__LTDC_CLK_ENABLE\fP   __HAL_RCC_LTDC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__LTDC_CLK_DISABLE\fP   __HAL_RCC_LTDC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__LTDC_FORCE_RESET\fP   __HAL_RCC_LTDC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__LTDC_RELEASE_RESET\fP   __HAL_RCC_LTDC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__LTDC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_LTDC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMAC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMAC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACTX_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACTX_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACRX_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACRX_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM12_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM12_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM12_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM12_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM13_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM13_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM13_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM13_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM14_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM14_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM14_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM14_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__BKPSRAM_CLK_ENABLE\fP   __HAL_RCC_BKPSRAM_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__BKPSRAM_CLK_DISABLE\fP   __HAL_RCC_BKPSRAM_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__BKPSRAM_CLK_SLEEP_ENABLE\fP   __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__BKPSRAM_CLK_SLEEP_DISABLE\fP   __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CCMDATARAMEN_CLK_ENABLE\fP   __HAL_RCC_CCMDATARAMEN_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CCMDATARAMEN_CLK_DISABLE\fP   __HAL_RCC_CCMDATARAMEN_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART6_CLK_ENABLE\fP   __HAL_RCC_USART6_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART6_CLK_DISABLE\fP   __HAL_RCC_USART6_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART6_FORCE_RESET\fP   __HAL_RCC_USART6_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USART6_RELEASE_RESET\fP   __HAL_RCC_USART6_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USART6_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USART6_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART6_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USART6_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI4_CLK_ENABLE\fP   __HAL_RCC_SPI4_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI4_CLK_DISABLE\fP   __HAL_RCC_SPI4_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI4_FORCE_RESET\fP   __HAL_RCC_SPI4_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI4_RELEASE_RESET\fP   __HAL_RCC_SPI4_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI4_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SPI4_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI4_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SPI4_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOI_CLK_ENABLE\fP   __HAL_RCC_GPIOI_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOI_CLK_DISABLE\fP   __HAL_RCC_GPIOI_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOI_FORCE_RESET\fP   __HAL_RCC_GPIOI_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOI_RELEASE_RESET\fP   __HAL_RCC_GPIOI_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOI_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOI_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOJ_CLK_ENABLE\fP   __HAL_RCC_GPIOJ_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOJ_CLK_DISABLE\fP   __HAL_RCC_GPIOJ_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOJ_FORCE_RESET\fP   __HAL_RCC_GPIOJ_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOJ_RELEASE_RESET\fP   __HAL_RCC_GPIOJ_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOJ_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOJ_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOK_CLK_ENABLE\fP   __HAL_RCC_GPIOK_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOK_CLK_DISABLE\fP   __HAL_RCC_GPIOK_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOK_RELEASE_RESET\fP   __HAL_RCC_GPIOK_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOK_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOK_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETH_CLK_ENABLE\fP   __HAL_RCC_ETH_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETH_CLK_DISABLE\fP   __HAL_RCC_ETH_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DCMI_CLK_ENABLE\fP   __HAL_RCC_DCMI_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DCMI_CLK_DISABLE\fP   __HAL_RCC_DCMI_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DCMI_FORCE_RESET\fP   __HAL_RCC_DCMI_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DCMI_RELEASE_RESET\fP   __HAL_RCC_DCMI_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DCMI_CLK_SLEEP_ENABLE\fP   __HAL_RCC_DCMI_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__DCMI_CLK_SLEEP_DISABLE\fP   __HAL_RCC_DCMI_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART7_CLK_ENABLE\fP   __HAL_RCC_UART7_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART7_CLK_DISABLE\fP   __HAL_RCC_UART7_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART7_RELEASE_RESET\fP   __HAL_RCC_UART7_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__UART7_FORCE_RESET\fP   __HAL_RCC_UART7_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__UART7_CLK_SLEEP_ENABLE\fP   __HAL_RCC_UART7_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART7_CLK_SLEEP_DISABLE\fP   __HAL_RCC_UART7_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART8_CLK_ENABLE\fP   __HAL_RCC_UART8_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART8_CLK_DISABLE\fP   __HAL_RCC_UART8_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART8_FORCE_RESET\fP   __HAL_RCC_UART8_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__UART8_RELEASE_RESET\fP   __HAL_RCC_UART8_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__UART8_CLK_SLEEP_ENABLE\fP   __HAL_RCC_UART8_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART8_CLK_SLEEP_DISABLE\fP   __HAL_RCC_UART8_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__OTGHS_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__OTGHS_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__OTGHS_FORCE_RESET\fP   __HAL_RCC_USB_OTG_HS_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__OTGHS_RELEASE_RESET\fP   __HAL_RCC_USB_OTG_HS_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__OTGHSULPI_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__OTGHSULPI_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED\fP   __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED\fP   __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHS_FORCE_RESET\fP   __HAL_RCC_USB_OTG_HS_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHS_RELEASE_RESET\fP   __HAL_RCC_USB_OTG_HS_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED\fP   __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED\fP   __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED"
.br
.ti -1c
.RI "#define \fB__SRAM3_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__CAN2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_CAN2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__CAN2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_CAN2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__DAC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_DAC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__DAC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_DAC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ADC2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ADC2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC3_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ADC3_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC3_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ADC3_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__FSMC_FORCE_RESET\fP   __HAL_RCC_FSMC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__FSMC_RELEASE_RESET\fP   __HAL_RCC_FSMC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__FSMC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_FSMC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__FSMC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_FSMC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDIO_FORCE_RESET\fP   __HAL_RCC_SDIO_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SDIO_RELEASE_RESET\fP   __HAL_RCC_SDIO_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SDIO_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SDIO_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDIO_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SDIO_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__DMA2D_CLK_ENABLE\fP   __HAL_RCC_DMA2D_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DMA2D_CLK_DISABLE\fP   __HAL_RCC_DMA2D_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DMA2D_FORCE_RESET\fP   __HAL_RCC_DMA2D_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DMA2D_RELEASE_RESET\fP   __HAL_RCC_DMA2D_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DMA2D_CLK_SLEEP_ENABLE\fP   __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__DMA2D_CLK_SLEEP_DISABLE\fP   __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGFS_FORCE_RESET\fP   __HAL_RCC_USB_OTG_FS_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGFS_RELEASE_RESET\fP   __HAL_RCC_USB_OTG_FS_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC12_CLK_ENABLE\fP   __HAL_RCC_ADC12_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC12_CLK_DISABLE\fP   __HAL_RCC_ADC12_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC34_CLK_ENABLE\fP   __HAL_RCC_ADC34_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC34_CLK_DISABLE\fP   __HAL_RCC_ADC34_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DAC2_CLK_ENABLE\fP   __HAL_RCC_DAC2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DAC2_CLK_DISABLE\fP   __HAL_RCC_DAC2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM18_CLK_ENABLE\fP   __HAL_RCC_TIM18_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM18_CLK_DISABLE\fP   __HAL_RCC_TIM18_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM19_CLK_ENABLE\fP   __HAL_RCC_TIM19_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM19_CLK_DISABLE\fP   __HAL_RCC_TIM19_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM20_CLK_ENABLE\fP   __HAL_RCC_TIM20_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM20_CLK_DISABLE\fP   __HAL_RCC_TIM20_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__HRTIM1_CLK_ENABLE\fP   __HAL_RCC_HRTIM1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__HRTIM1_CLK_DISABLE\fP   __HAL_RCC_HRTIM1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDADC1_CLK_ENABLE\fP   __HAL_RCC_SDADC1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SDADC2_CLK_ENABLE\fP   __HAL_RCC_SDADC2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SDADC3_CLK_ENABLE\fP   __HAL_RCC_SDADC3_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SDADC1_CLK_DISABLE\fP   __HAL_RCC_SDADC1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDADC2_CLK_DISABLE\fP   __HAL_RCC_SDADC2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDADC3_CLK_DISABLE\fP   __HAL_RCC_SDADC3_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC12_FORCE_RESET\fP   __HAL_RCC_ADC12_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC12_RELEASE_RESET\fP   __HAL_RCC_ADC12_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC34_FORCE_RESET\fP   __HAL_RCC_ADC34_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC34_RELEASE_RESET\fP   __HAL_RCC_ADC34_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DAC2_FORCE_RESET\fP   __HAL_RCC_DAC2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DAC2_RELEASE_RESET\fP   __HAL_RCC_DAC2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM18_FORCE_RESET\fP   __HAL_RCC_TIM18_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM18_RELEASE_RESET\fP   __HAL_RCC_TIM18_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM19_FORCE_RESET\fP   __HAL_RCC_TIM19_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM19_RELEASE_RESET\fP   __HAL_RCC_TIM19_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM20_FORCE_RESET\fP   __HAL_RCC_TIM20_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM20_RELEASE_RESET\fP   __HAL_RCC_TIM20_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__HRTIM1_FORCE_RESET\fP   __HAL_RCC_HRTIM1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__HRTIM1_RELEASE_RESET\fP   __HAL_RCC_HRTIM1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SDADC1_FORCE_RESET\fP   __HAL_RCC_SDADC1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SDADC2_FORCE_RESET\fP   __HAL_RCC_SDADC2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SDADC3_FORCE_RESET\fP   __HAL_RCC_SDADC3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SDADC1_RELEASE_RESET\fP   __HAL_RCC_SDADC1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SDADC2_RELEASE_RESET\fP   __HAL_RCC_SDADC2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SDADC3_RELEASE_RESET\fP   __HAL_RCC_SDADC3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC1_IS_CLK_ENABLED\fP   \fB__HAL_RCC_ADC1_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__ADC1_IS_CLK_DISABLED\fP   \fB__HAL_RCC_ADC1_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__ADC12_IS_CLK_ENABLED\fP   __HAL_RCC_ADC12_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__ADC12_IS_CLK_DISABLED\fP   __HAL_RCC_ADC12_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__ADC34_IS_CLK_ENABLED\fP   __HAL_RCC_ADC34_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__ADC34_IS_CLK_DISABLED\fP   __HAL_RCC_ADC34_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__CEC_IS_CLK_ENABLED\fP   __HAL_RCC_CEC_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__CEC_IS_CLK_DISABLED\fP   __HAL_RCC_CEC_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__CRC_IS_CLK_ENABLED\fP   \fB__HAL_RCC_CRC_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__CRC_IS_CLK_DISABLED\fP   \fB__HAL_RCC_CRC_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__DAC1_IS_CLK_ENABLED\fP   __HAL_RCC_DAC1_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__DAC1_IS_CLK_DISABLED\fP   __HAL_RCC_DAC1_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__DAC2_IS_CLK_ENABLED\fP   __HAL_RCC_DAC2_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__DAC2_IS_CLK_DISABLED\fP   __HAL_RCC_DAC2_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__DMA1_IS_CLK_ENABLED\fP   \fB__HAL_RCC_DMA1_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__DMA1_IS_CLK_DISABLED\fP   \fB__HAL_RCC_DMA1_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__DMA2_IS_CLK_ENABLED\fP   __HAL_RCC_DMA2_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__DMA2_IS_CLK_DISABLED\fP   __HAL_RCC_DMA2_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__FLITF_IS_CLK_ENABLED\fP   \fB__HAL_RCC_FLITF_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__FLITF_IS_CLK_DISABLED\fP   \fB__HAL_RCC_FLITF_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__FMC_IS_CLK_ENABLED\fP   __HAL_RCC_FMC_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__FMC_IS_CLK_DISABLED\fP   __HAL_RCC_FMC_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__GPIOA_IS_CLK_ENABLED\fP   \fB__HAL_RCC_GPIOA_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOA_IS_CLK_DISABLED\fP   \fB__HAL_RCC_GPIOA_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_IS_CLK_ENABLED\fP   \fB__HAL_RCC_GPIOB_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_IS_CLK_DISABLED\fP   \fB__HAL_RCC_GPIOB_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_IS_CLK_ENABLED\fP   \fB__HAL_RCC_GPIOC_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_IS_CLK_DISABLED\fP   \fB__HAL_RCC_GPIOC_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOD_IS_CLK_ENABLED\fP   \fB__HAL_RCC_GPIOD_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOD_IS_CLK_DISABLED\fP   \fB__HAL_RCC_GPIOD_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOE_IS_CLK_ENABLED\fP   __HAL_RCC_GPIOE_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__GPIOE_IS_CLK_DISABLED\fP   __HAL_RCC_GPIOE_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__GPIOF_IS_CLK_ENABLED\fP   __HAL_RCC_GPIOF_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__GPIOF_IS_CLK_DISABLED\fP   __HAL_RCC_GPIOF_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__GPIOG_IS_CLK_ENABLED\fP   __HAL_RCC_GPIOG_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__GPIOG_IS_CLK_DISABLED\fP   __HAL_RCC_GPIOG_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__GPIOH_IS_CLK_ENABLED\fP   __HAL_RCC_GPIOH_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__GPIOH_IS_CLK_DISABLED\fP   __HAL_RCC_GPIOH_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__HRTIM1_IS_CLK_ENABLED\fP   __HAL_RCC_HRTIM1_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__HRTIM1_IS_CLK_DISABLED\fP   __HAL_RCC_HRTIM1_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__I2C1_IS_CLK_ENABLED\fP   \fB__HAL_RCC_I2C1_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__I2C1_IS_CLK_DISABLED\fP   \fB__HAL_RCC_I2C1_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__I2C2_IS_CLK_ENABLED\fP   __HAL_RCC_I2C2_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__I2C2_IS_CLK_DISABLED\fP   __HAL_RCC_I2C2_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__I2C3_IS_CLK_ENABLED\fP   __HAL_RCC_I2C3_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__I2C3_IS_CLK_DISABLED\fP   __HAL_RCC_I2C3_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__PWR_IS_CLK_ENABLED\fP   \fB__HAL_RCC_PWR_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__PWR_IS_CLK_DISABLED\fP   \fB__HAL_RCC_PWR_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__SYSCFG_IS_CLK_ENABLED\fP   __HAL_RCC_SYSCFG_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SYSCFG_IS_CLK_DISABLED\fP   __HAL_RCC_SYSCFG_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__SPI1_IS_CLK_ENABLED\fP   \fB__HAL_RCC_SPI1_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__SPI1_IS_CLK_DISABLED\fP   \fB__HAL_RCC_SPI1_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__SPI2_IS_CLK_ENABLED\fP   __HAL_RCC_SPI2_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SPI2_IS_CLK_DISABLED\fP   __HAL_RCC_SPI2_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__SPI3_IS_CLK_ENABLED\fP   __HAL_RCC_SPI3_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SPI3_IS_CLK_DISABLED\fP   __HAL_RCC_SPI3_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__SPI4_IS_CLK_ENABLED\fP   __HAL_RCC_SPI4_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SPI4_IS_CLK_DISABLED\fP   __HAL_RCC_SPI4_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__SDADC1_IS_CLK_ENABLED\fP   __HAL_RCC_SDADC1_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SDADC1_IS_CLK_DISABLED\fP   __HAL_RCC_SDADC1_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__SDADC2_IS_CLK_ENABLED\fP   __HAL_RCC_SDADC2_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SDADC2_IS_CLK_DISABLED\fP   __HAL_RCC_SDADC2_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__SDADC3_IS_CLK_ENABLED\fP   __HAL_RCC_SDADC3_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SDADC3_IS_CLK_DISABLED\fP   __HAL_RCC_SDADC3_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__SRAM_IS_CLK_ENABLED\fP   \fB__HAL_RCC_SRAM_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__SRAM_IS_CLK_DISABLED\fP   \fB__HAL_RCC_SRAM_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_IS_CLK_ENABLED\fP   \fB__HAL_RCC_TIM1_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_IS_CLK_DISABLED\fP   \fB__HAL_RCC_TIM1_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__TIM2_IS_CLK_ENABLED\fP   \fB__HAL_RCC_TIM2_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__TIM2_IS_CLK_DISABLED\fP   \fB__HAL_RCC_TIM2_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__TIM3_IS_CLK_ENABLED\fP   \fB__HAL_RCC_TIM3_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__TIM3_IS_CLK_DISABLED\fP   \fB__HAL_RCC_TIM3_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__TIM4_IS_CLK_ENABLED\fP   __HAL_RCC_TIM4_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM4_IS_CLK_DISABLED\fP   __HAL_RCC_TIM4_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM5_IS_CLK_ENABLED\fP   __HAL_RCC_TIM5_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM5_IS_CLK_DISABLED\fP   __HAL_RCC_TIM5_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM6_IS_CLK_ENABLED\fP   __HAL_RCC_TIM6_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM6_IS_CLK_DISABLED\fP   __HAL_RCC_TIM6_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM7_IS_CLK_ENABLED\fP   __HAL_RCC_TIM7_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM7_IS_CLK_DISABLED\fP   __HAL_RCC_TIM7_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM8_IS_CLK_ENABLED\fP   __HAL_RCC_TIM8_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM8_IS_CLK_DISABLED\fP   __HAL_RCC_TIM8_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM12_IS_CLK_ENABLED\fP   __HAL_RCC_TIM12_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM12_IS_CLK_DISABLED\fP   __HAL_RCC_TIM12_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM13_IS_CLK_ENABLED\fP   __HAL_RCC_TIM13_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM13_IS_CLK_DISABLED\fP   __HAL_RCC_TIM13_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM14_IS_CLK_ENABLED\fP   __HAL_RCC_TIM14_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM14_IS_CLK_DISABLED\fP   __HAL_RCC_TIM14_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM15_IS_CLK_ENABLED\fP   __HAL_RCC_TIM15_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM15_IS_CLK_DISABLED\fP   __HAL_RCC_TIM15_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM16_IS_CLK_ENABLED\fP   __HAL_RCC_TIM16_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM16_IS_CLK_DISABLED\fP   __HAL_RCC_TIM16_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM17_IS_CLK_ENABLED\fP   __HAL_RCC_TIM17_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM17_IS_CLK_DISABLED\fP   __HAL_RCC_TIM17_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM18_IS_CLK_ENABLED\fP   __HAL_RCC_TIM18_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM18_IS_CLK_DISABLED\fP   __HAL_RCC_TIM18_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM19_IS_CLK_ENABLED\fP   __HAL_RCC_TIM19_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM19_IS_CLK_DISABLED\fP   __HAL_RCC_TIM19_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM20_IS_CLK_ENABLED\fP   __HAL_RCC_TIM20_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM20_IS_CLK_DISABLED\fP   __HAL_RCC_TIM20_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TSC_IS_CLK_ENABLED\fP   __HAL_RCC_TSC_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TSC_IS_CLK_DISABLED\fP   __HAL_RCC_TSC_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__UART4_IS_CLK_ENABLED\fP   __HAL_RCC_UART4_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__UART4_IS_CLK_DISABLED\fP   __HAL_RCC_UART4_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__UART5_IS_CLK_ENABLED\fP   __HAL_RCC_UART5_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__UART5_IS_CLK_DISABLED\fP   __HAL_RCC_UART5_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__USART1_IS_CLK_ENABLED\fP   \fB__HAL_RCC_USART1_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__USART1_IS_CLK_DISABLED\fP   \fB__HAL_RCC_USART1_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__USART2_IS_CLK_ENABLED\fP   \fB__HAL_RCC_USART2_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__USART2_IS_CLK_DISABLED\fP   \fB__HAL_RCC_USART2_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__USART3_IS_CLK_ENABLED\fP   __HAL_RCC_USART3_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__USART3_IS_CLK_DISABLED\fP   __HAL_RCC_USART3_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__USB_IS_CLK_ENABLED\fP   __HAL_RCC_USB_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__USB_IS_CLK_DISABLED\fP   __HAL_RCC_USB_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__WWDG_IS_CLK_ENABLED\fP   \fB__HAL_RCC_WWDG_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__WWDG_IS_CLK_DISABLED\fP   \fB__HAL_RCC_WWDG_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_I2SCLK\fP   __HAL_RCC_I2S_CONFIG"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_I2SCLK_CONFIG\fP   __HAL_RCC_I2S_CONFIG"
.br
.ti -1c
.RI "#define \fB__RCC_PLLSRC\fP   RCC_GET_PLL_OSCSOURCE"
.br
.ti -1c
.RI "#define \fBIS_RCC_MSIRANGE\fP   IS_RCC_MSI_CLOCK_RANGE"
.br
.ti -1c
.RI "#define \fBIS_RCC_RTCCLK_SOURCE\fP   \fBIS_RCC_RTCCLKSOURCE\fP"
.br
.ti -1c
.RI "#define \fBIS_RCC_SYSCLK_DIV\fP   \fBIS_RCC_HCLK\fP"
.br
.ti -1c
.RI "#define \fBIS_RCC_HCLK_DIV\fP   \fBIS_RCC_PCLK\fP"
.br
.ti -1c
.RI "#define \fBIS_RCC_PERIPHCLK\fP   \fBIS_RCC_PERIPHCLOCK\fP"
.br
.ti -1c
.RI "#define \fBRCC_IT_HSI14\fP   RCC_IT_HSI14RDY"
.br
.ti -1c
.RI "#define \fBRCC_IT_CSSLSE\fP   RCC_IT_LSECSS"
.br
.ti -1c
.RI "#define \fBRCC_IT_CSSHSE\fP   \fBRCC_IT_CSS\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_3\fP   \fBRCC_PLL_MUL3\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_4\fP   \fBRCC_PLL_MUL4\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_6\fP   \fBRCC_PLL_MUL6\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_8\fP   \fBRCC_PLL_MUL8\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_12\fP   \fBRCC_PLL_MUL12\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_16\fP   \fBRCC_PLL_MUL16\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_24\fP   RCC_PLL_MUL24"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_32\fP   RCC_PLL_MUL32"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_48\fP   RCC_PLL_MUL48"
.br
.ti -1c
.RI "#define \fBRCC_PLLDIV_2\fP   RCC_PLL_DIV2"
.br
.ti -1c
.RI "#define \fBRCC_PLLDIV_3\fP   RCC_PLL_DIV3"
.br
.ti -1c
.RI "#define \fBRCC_PLLDIV_4\fP   RCC_PLL_DIV4"
.br
.ti -1c
.RI "#define \fBIS_RCC_MCOSOURCE\fP   \fBIS_RCC_MCO1SOURCE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_MCO_CONFIG\fP   \fB__HAL_RCC_MCO1_CONFIG\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCO_NODIV\fP   \fBRCC_MCODIV_1\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV1\fP   \fBRCC_MCODIV_1\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV2\fP   RCC_MCODIV_2"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV4\fP   RCC_MCODIV_4"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV8\fP   RCC_MCODIV_8"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV16\fP   RCC_MCODIV_16"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV32\fP   RCC_MCODIV_32"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV64\fP   RCC_MCODIV_64"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV128\fP   RCC_MCODIV_128"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_NONE\fP   \fBRCC_MCO1SOURCE_NOCLOCK\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_LSI\fP   RCC_MCO1SOURCE_LSI"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_LSE\fP   RCC_MCO1SOURCE_LSE"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_SYSCLK\fP   \fBRCC_MCO1SOURCE_SYSCLK\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_HSI\fP   \fBRCC_MCO1SOURCE_HSI\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_HSI14\fP   RCC_MCO1SOURCE_HSI14"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_HSI48\fP   RCC_MCO1SOURCE_HSI48"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_HSE\fP   \fBRCC_MCO1SOURCE_HSE\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_PLLCLK_DIV1\fP   \fBRCC_MCO1SOURCE_PLLCLK\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_PLLCLK_NODIV\fP   \fBRCC_MCO1SOURCE_PLLCLK\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_PLLCLK_DIV2\fP   RCC_MCO1SOURCE_PLLCLK_DIV2"
.br
.ti -1c
.RI "#define \fBRCC_RTCCLKSOURCE_NONE\fP   \fBRCC_RTCCLKSOURCE_NO_CLK\fP"
.br
.ti -1c
.RI "#define \fBRCC_USBCLK_PLLSAI1\fP   RCC_USBCLKSOURCE_PLLSAI1"
.br
.ti -1c
.RI "#define \fBRCC_USBCLK_PLL\fP   RCC_USBCLKSOURCE_PLL"
.br
.ti -1c
.RI "#define \fBRCC_USBCLK_MSI\fP   RCC_USBCLKSOURCE_MSI"
.br
.ti -1c
.RI "#define \fBRCC_USBCLKSOURCE_PLLCLK\fP   RCC_USBCLKSOURCE_PLL"
.br
.ti -1c
.RI "#define \fBRCC_USBPLLCLK_DIV1\fP   RCC_USBCLKSOURCE_PLL"
.br
.ti -1c
.RI "#define \fBRCC_USBPLLCLK_DIV1_5\fP   RCC_USBCLKSOURCE_PLL_DIV1_5"
.br
.ti -1c
.RI "#define \fBRCC_USBPLLCLK_DIV2\fP   RCC_USBCLKSOURCE_PLL_DIV2"
.br
.ti -1c
.RI "#define \fBRCC_USBPLLCLK_DIV3\fP   RCC_USBCLKSOURCE_PLL_DIV3"
.br
.ti -1c
.RI "#define \fBHSION_BitNumber\fP   \fBRCC_HSION_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBHSION_BITNUMBER\fP   \fBRCC_HSION_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBHSEON_BitNumber\fP   \fBRCC_HSEON_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBHSEON_BITNUMBER\fP   \fBRCC_HSEON_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBMSION_BITNUMBER\fP   RCC_MSION_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBCSSON_BitNumber\fP   \fBRCC_CSSON_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBCSSON_BITNUMBER\fP   \fBRCC_CSSON_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBPLLON_BitNumber\fP   \fBRCC_PLLON_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBPLLON_BITNUMBER\fP   \fBRCC_PLLON_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBPLLI2SON_BitNumber\fP   RCC_PLLI2SON_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBI2SSRC_BitNumber\fP   RCC_I2SSRC_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBRTCEN_BitNumber\fP   \fBRCC_RTCEN_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBRTCEN_BITNUMBER\fP   \fBRCC_RTCEN_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBBDRST_BitNumber\fP   \fBRCC_BDRST_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBBDRST_BITNUMBER\fP   \fBRCC_BDRST_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBRTCRST_BITNUMBER\fP   RCC_RTCRST_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBLSION_BitNumber\fP   \fBRCC_LSION_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBLSION_BITNUMBER\fP   \fBRCC_LSION_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBLSEON_BitNumber\fP   \fBRCC_LSEON_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBLSEON_BITNUMBER\fP   \fBRCC_LSEON_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBLSEBYP_BITNUMBER\fP   \fBRCC_LSEBYP_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBPLLSAION_BitNumber\fP   RCC_PLLSAION_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBTIMPRE_BitNumber\fP   RCC_TIMPRE_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBRMVF_BitNumber\fP   \fBRCC_RMVF_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBRMVF_BITNUMBER\fP   \fBRCC_RMVF_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR2_HSI14TRIM_BitNumber\fP   RCC_HSI14TRIM_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBCR_BYTE2_ADDRESS\fP   \fBRCC_CR_BYTE2_ADDRESS\fP"
.br
.ti -1c
.RI "#define \fBCIR_BYTE1_ADDRESS\fP   \fBRCC_CIR_BYTE1_ADDRESS\fP"
.br
.ti -1c
.RI "#define \fBCIR_BYTE2_ADDRESS\fP   \fBRCC_CIR_BYTE2_ADDRESS\fP"
.br
.ti -1c
.RI "#define \fBBDCR_BYTE0_ADDRESS\fP   RCC_BDCR_BYTE0_ADDRESS"
.br
.ti -1c
.RI "#define \fBDBP_TIMEOUT_VALUE\fP   \fBRCC_DBP_TIMEOUT_VALUE\fP"
.br
.ti -1c
.RI "#define \fBLSE_TIMEOUT_VALUE\fP   \fBRCC_LSE_TIMEOUT_VALUE\fP"
.br
.ti -1c
.RI "#define \fBCR_HSION_BB\fP   \fBRCC_CR_HSION_BB\fP"
.br
.ti -1c
.RI "#define \fBCR_CSSON_BB\fP   \fBRCC_CR_CSSON_BB\fP"
.br
.ti -1c
.RI "#define \fBCR_PLLON_BB\fP   \fBRCC_CR_PLLON_BB\fP"
.br
.ti -1c
.RI "#define \fBCR_PLLI2SON_BB\fP   RCC_CR_PLLI2SON_BB"
.br
.ti -1c
.RI "#define \fBCR_MSION_BB\fP   RCC_CR_MSION_BB"
.br
.ti -1c
.RI "#define \fBCSR_LSION_BB\fP   \fBRCC_CSR_LSION_BB\fP"
.br
.ti -1c
.RI "#define \fBCSR_LSEON_BB\fP   RCC_CSR_LSEON_BB"
.br
.ti -1c
.RI "#define \fBCSR_LSEBYP_BB\fP   RCC_CSR_LSEBYP_BB"
.br
.ti -1c
.RI "#define \fBCSR_RTCEN_BB\fP   RCC_CSR_RTCEN_BB"
.br
.ti -1c
.RI "#define \fBCSR_RTCRST_BB\fP   RCC_CSR_RTCRST_BB"
.br
.ti -1c
.RI "#define \fBCFGR_I2SSRC_BB\fP   RCC_CFGR_I2SSRC_BB"
.br
.ti -1c
.RI "#define \fBBDCR_RTCEN_BB\fP   \fBRCC_BDCR_RTCEN_BB\fP"
.br
.ti -1c
.RI "#define \fBBDCR_BDRST_BB\fP   \fBRCC_BDCR_BDRST_BB\fP"
.br
.ti -1c
.RI "#define \fBCR_HSEON_BB\fP   \fBRCC_CR_HSEON_BB\fP"
.br
.ti -1c
.RI "#define \fBCSR_RMVF_BB\fP   \fBRCC_CSR_RMVF_BB\fP"
.br
.ti -1c
.RI "#define \fBCR_PLLSAION_BB\fP   RCC_CR_PLLSAION_BB"
.br
.ti -1c
.RI "#define \fBDCKCFGR_TIMPRE_BB\fP   RCC_DCKCFGR_TIMPRE_BB"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER\fP   __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER\fP   __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB\fP   __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB\fP   __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_CRS_CALCULATE_RELOADVALUE\fP   __HAL_RCC_CRS_RELOADVALUE_CALCULATE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_GET_IT_SOURCE\fP   \fB__HAL_RCC_GET_IT\fP"
.br
.ti -1c
.RI "#define \fBRCC_CRS_SYNCWARM\fP   RCC_CRS_SYNCWARN"
.br
.ti -1c
.RI "#define \fBRCC_CRS_TRIMOV\fP   RCC_CRS_TRIMOVF"
.br
.ti -1c
.RI "#define \fBRCC_PERIPHCLK_CK48\fP   RCC_PERIPHCLK_CLK48"
.br
.ti -1c
.RI "#define \fBRCC_CK48CLKSOURCE_PLLQ\fP   RCC_CLK48CLKSOURCE_PLLQ"
.br
.ti -1c
.RI "#define \fBRCC_CK48CLKSOURCE_PLLSAIP\fP   RCC_CLK48CLKSOURCE_PLLSAIP"
.br
.ti -1c
.RI "#define \fBRCC_CK48CLKSOURCE_PLLI2SQ\fP   RCC_CLK48CLKSOURCE_PLLI2SQ"
.br
.ti -1c
.RI "#define \fBIS_RCC_CK48CLKSOURCE\fP   IS_RCC_CLK48CLKSOURCE"
.br
.ti -1c
.RI "#define \fBRCC_SDIOCLKSOURCE_CK48\fP   RCC_SDIOCLKSOURCE_CLK48"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_CLK_ENABLE\fP   __HAL_RCC_DFSDM1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_CLK_DISABLE\fP   __HAL_RCC_DFSDM1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_IS_CLK_ENABLED\fP   __HAL_RCC_DFSDM1_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_IS_CLK_DISABLED\fP   __HAL_RCC_DFSDM1_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_FORCE_RESET\fP   __HAL_RCC_DFSDM1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_RELEASE_RESET\fP   __HAL_RCC_DFSDM1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE\fP   __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE\fP   __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED\fP   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED\fP   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED"
.br
.ti -1c
.RI "#define \fBDfsdmClockSelection\fP   Dfsdm1ClockSelection"
.br
.ti -1c
.RI "#define \fBRCC_PERIPHCLK_DFSDM\fP   RCC_PERIPHCLK_DFSDM1"
.br
.ti -1c
.RI "#define \fBRCC_DFSDMCLKSOURCE_PCLK\fP   RCC_DFSDM1CLKSOURCE_PCLK2"
.br
.ti -1c
.RI "#define \fBRCC_DFSDMCLKSOURCE_SYSCLK\fP   RCC_DFSDM1CLKSOURCE_SYSCLK"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_CONFIG\fP   __HAL_RCC_DFSDM1_CONFIG"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_GET_DFSDM_SOURCE\fP   __HAL_RCC_GET_DFSDM1_SOURCE"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM1CLKSOURCE_PCLK\fP   RCC_DFSDM1CLKSOURCE_PCLK2"
.br
.ti -1c
.RI "#define \fBRCC_SWPMI1CLKSOURCE_PCLK\fP   RCC_SWPMI1CLKSOURCE_PCLK1"
.br
.ti -1c
.RI "#define \fBRCC_LPTIM1CLKSOURCE_PCLK\fP   RCC_LPTIM1CLKSOURCE_PCLK1"
.br
.ti -1c
.RI "#define \fBRCC_LPTIM2CLKSOURCE_PCLK\fP   RCC_LPTIM2CLKSOURCE_PCLK1"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1\fP   RCC_DFSDM1AUDIOCLKSOURCE_I2S1"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2\fP   RCC_DFSDM1AUDIOCLKSOURCE_I2S2"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1\fP   RCC_DFSDM2AUDIOCLKSOURCE_I2S1"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2\fP   RCC_DFSDM2AUDIOCLKSOURCE_I2S2"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM1CLKSOURCE_APB2\fP   RCC_DFSDM1CLKSOURCE_PCLK2"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM2CLKSOURCE_APB2\fP   RCC_DFSDM2CLKSOURCE_PCLK2"
.br
.ti -1c
.RI "#define \fBRCC_FMPI2C1CLKSOURCE_APB\fP   RCC_FMPI2C1CLKSOURCE_PCLK1"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define __ADC12_CLK_DISABLE   __HAL_RCC_ADC12_CLK_DISABLE"

.SS "#define __ADC12_CLK_ENABLE   __HAL_RCC_ADC12_CLK_ENABLE"

.SS "#define __ADC12_FORCE_RESET   __HAL_RCC_ADC12_FORCE_RESET"

.SS "#define __ADC12_IS_CLK_DISABLED   __HAL_RCC_ADC12_IS_CLK_DISABLED"

.SS "#define __ADC12_IS_CLK_ENABLED   __HAL_RCC_ADC12_IS_CLK_ENABLED"

.SS "#define __ADC12_RELEASE_RESET   __HAL_RCC_ADC12_RELEASE_RESET"

.SS "#define __ADC1_CLK_DISABLE   \fB__HAL_RCC_ADC1_CLK_DISABLE\fP"

.SS "#define __ADC1_CLK_ENABLE   \fB__HAL_RCC_ADC1_CLK_ENABLE\fP"

.SS "#define __ADC1_CLK_SLEEP_DISABLE   __HAL_RCC_ADC1_CLK_SLEEP_DISABLE"

.SS "#define __ADC1_CLK_SLEEP_ENABLE   __HAL_RCC_ADC1_CLK_SLEEP_ENABLE"

.SS "#define __ADC1_FORCE_RESET   \fB__HAL_RCC_ADC1_FORCE_RESET\fP"

.SS "#define __ADC1_IS_CLK_DISABLED   \fB__HAL_RCC_ADC1_IS_CLK_DISABLED\fP"

.SS "#define __ADC1_IS_CLK_ENABLED   \fB__HAL_RCC_ADC1_IS_CLK_ENABLED\fP"

.SS "#define __ADC1_RELEASE_RESET   \fB__HAL_RCC_ADC1_RELEASE_RESET\fP"

.SS "#define __ADC2_CLK_DISABLE   __HAL_RCC_ADC2_CLK_DISABLE"

.SS "#define __ADC2_CLK_ENABLE   __HAL_RCC_ADC2_CLK_ENABLE"

.SS "#define __ADC2_CLK_SLEEP_DISABLE   __HAL_RCC_ADC2_CLK_SLEEP_DISABLE"

.SS "#define __ADC2_CLK_SLEEP_ENABLE   __HAL_RCC_ADC2_CLK_SLEEP_ENABLE"

.SS "#define __ADC2_FORCE_RESET   __HAL_RCC_ADC2_FORCE_RESET"

.SS "#define __ADC2_RELEASE_RESET   __HAL_RCC_ADC2_RELEASE_RESET"

.SS "#define __ADC34_CLK_DISABLE   __HAL_RCC_ADC34_CLK_DISABLE"

.SS "#define __ADC34_CLK_ENABLE   __HAL_RCC_ADC34_CLK_ENABLE"

.SS "#define __ADC34_FORCE_RESET   __HAL_RCC_ADC34_FORCE_RESET"

.SS "#define __ADC34_IS_CLK_DISABLED   __HAL_RCC_ADC34_IS_CLK_DISABLED"

.SS "#define __ADC34_IS_CLK_ENABLED   __HAL_RCC_ADC34_IS_CLK_ENABLED"

.SS "#define __ADC34_RELEASE_RESET   __HAL_RCC_ADC34_RELEASE_RESET"

.SS "#define __ADC3_CLK_DISABLE   __HAL_RCC_ADC3_CLK_DISABLE"

.SS "#define __ADC3_CLK_ENABLE   __HAL_RCC_ADC3_CLK_ENABLE"

.SS "#define __ADC3_CLK_SLEEP_DISABLE   __HAL_RCC_ADC3_CLK_SLEEP_DISABLE"

.SS "#define __ADC3_CLK_SLEEP_ENABLE   __HAL_RCC_ADC3_CLK_SLEEP_ENABLE"

.SS "#define __ADC3_FORCE_RESET   __HAL_RCC_ADC3_FORCE_RESET"

.SS "#define __ADC3_RELEASE_RESET   __HAL_RCC_ADC3_RELEASE_RESET"

.SS "#define __ADC_CLK_DISABLE   __HAL_RCC_ADC_CLK_DISABLE"

.SS "#define __ADC_CLK_ENABLE   __HAL_RCC_ADC_CLK_ENABLE"

.SS "#define __ADC_CLK_SLEEP_DISABLE   __HAL_RCC_ADC_CLK_SLEEP_DISABLE"

.SS "#define __ADC_CLK_SLEEP_ENABLE   __HAL_RCC_ADC_CLK_SLEEP_ENABLE"

.SS "#define __ADC_FORCE_RESET   __HAL_RCC_ADC_FORCE_RESET"

.SS "#define __ADC_RELEASE_RESET   __HAL_RCC_ADC_RELEASE_RESET"

.SS "#define __AES_CLK_DISABLE   __HAL_RCC_AES_CLK_DISABLE"

.SS "#define __AES_CLK_ENABLE   __HAL_RCC_AES_CLK_ENABLE"

.SS "#define __AES_CLK_SLEEP_DISABLE   __HAL_RCC_AES_CLK_SLEEP_DISABLE"

.SS "#define __AES_CLK_SLEEP_ENABLE   __HAL_RCC_AES_CLK_SLEEP_ENABLE"

.SS "#define __AES_FORCE_RESET   __HAL_RCC_AES_FORCE_RESET"

.SS "#define __AES_RELEASE_RESET   __HAL_RCC_AES_RELEASE_RESET"

.SS "#define __AFIO_CLK_DISABLE   \fB__HAL_RCC_AFIO_CLK_DISABLE\fP"

.SS "#define __AFIO_CLK_ENABLE   \fB__HAL_RCC_AFIO_CLK_ENABLE\fP"

.SS "#define __AFIO_FORCE_RESET   \fB__HAL_RCC_AFIO_FORCE_RESET\fP"

.SS "#define __AFIO_RELEASE_RESET   \fB__HAL_RCC_AFIO_RELEASE_RESET\fP"

.SS "#define __AHB1_FORCE_RESET   __HAL_RCC_AHB1_FORCE_RESET"

.SS "#define __AHB1_RELEASE_RESET   __HAL_RCC_AHB1_RELEASE_RESET"

.SS "#define __AHB2_FORCE_RESET   __HAL_RCC_AHB2_FORCE_RESET"

.SS "#define __AHB2_RELEASE_RESET   __HAL_RCC_AHB2_RELEASE_RESET"

.SS "#define __AHB3_FORCE_RESET   __HAL_RCC_AHB3_FORCE_RESET"

.SS "#define __AHB3_RELEASE_RESET   __HAL_RCC_AHB3_RELEASE_RESET"

.SS "#define __AHB_FORCE_RESET   __HAL_RCC_AHB_FORCE_RESET"

.SS "#define __AHB_RELEASE_RESET   __HAL_RCC_AHB_RELEASE_RESET"

.SS "#define __APB1_FORCE_RESET   \fB__HAL_RCC_APB1_FORCE_RESET\fP"

.SS "#define __APB1_RELEASE_RESET   \fB__HAL_RCC_APB1_RELEASE_RESET\fP"

.SS "#define __APB2_FORCE_RESET   \fB__HAL_RCC_APB2_FORCE_RESET\fP"

.SS "#define __APB2_RELEASE_RESET   \fB__HAL_RCC_APB2_RELEASE_RESET\fP"

.SS "#define __BKP_CLK_DISABLE   \fB__HAL_RCC_BKP_CLK_DISABLE\fP"

.SS "#define __BKP_CLK_ENABLE   \fB__HAL_RCC_BKP_CLK_ENABLE\fP"

.SS "#define __BKP_FORCE_RESET   \fB__HAL_RCC_BKP_FORCE_RESET\fP"

.SS "#define __BKP_RELEASE_RESET   \fB__HAL_RCC_BKP_RELEASE_RESET\fP"

.SS "#define __BKPSRAM_CLK_DISABLE   __HAL_RCC_BKPSRAM_CLK_DISABLE"

.SS "#define __BKPSRAM_CLK_ENABLE   __HAL_RCC_BKPSRAM_CLK_ENABLE"

.SS "#define __BKPSRAM_CLK_SLEEP_DISABLE   __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE"

.SS "#define __BKPSRAM_CLK_SLEEP_ENABLE   __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE"

.SS "#define __CAN1_CLK_DISABLE   __HAL_RCC_CAN1_CLK_DISABLE"

.SS "#define __CAN1_CLK_ENABLE   __HAL_RCC_CAN1_CLK_ENABLE"

.SS "#define __CAN1_CLK_SLEEP_DISABLE   __HAL_RCC_CAN1_CLK_SLEEP_DISABLE"

.SS "#define __CAN1_CLK_SLEEP_ENABLE   __HAL_RCC_CAN1_CLK_SLEEP_ENABLE"

.SS "#define __CAN1_FORCE_RESET   __HAL_RCC_CAN1_FORCE_RESET"

.SS "#define __CAN1_RELEASE_RESET   __HAL_RCC_CAN1_RELEASE_RESET"

.SS "#define __CAN2_CLK_DISABLE   __HAL_RCC_CAN2_CLK_DISABLE"

.SS "#define __CAN2_CLK_ENABLE   __HAL_RCC_CAN2_CLK_ENABLE"

.SS "#define __CAN2_CLK_SLEEP_DISABLE   __HAL_RCC_CAN2_CLK_SLEEP_DISABLE"

.SS "#define __CAN2_CLK_SLEEP_ENABLE   __HAL_RCC_CAN2_CLK_SLEEP_ENABLE"

.SS "#define __CAN2_FORCE_RESET   __HAL_RCC_CAN2_FORCE_RESET"

.SS "#define __CAN2_RELEASE_RESET   __HAL_RCC_CAN2_RELEASE_RESET"

.SS "#define __CAN_CLK_DISABLE   __HAL_RCC_CAN1_CLK_DISABLE"

.SS "#define __CAN_CLK_ENABLE   __HAL_RCC_CAN1_CLK_ENABLE"

.SS "#define __CAN_FORCE_RESET   __HAL_RCC_CAN1_FORCE_RESET"

.SS "#define __CAN_RELEASE_RESET   __HAL_RCC_CAN1_RELEASE_RESET"

.SS "#define __CCMDATARAMEN_CLK_DISABLE   __HAL_RCC_CCMDATARAMEN_CLK_DISABLE"

.SS "#define __CCMDATARAMEN_CLK_ENABLE   __HAL_RCC_CCMDATARAMEN_CLK_ENABLE"

.SS "#define __CEC_CLK_DISABLE   __HAL_RCC_CEC_CLK_DISABLE"

.SS "#define __CEC_CLK_ENABLE   __HAL_RCC_CEC_CLK_ENABLE"

.SS "#define __CEC_FORCE_RESET   __HAL_RCC_CEC_FORCE_RESET"

.SS "#define __CEC_IS_CLK_DISABLED   __HAL_RCC_CEC_IS_CLK_DISABLED"

.SS "#define __CEC_IS_CLK_ENABLED   __HAL_RCC_CEC_IS_CLK_ENABLED"

.SS "#define __CEC_RELEASE_RESET   __HAL_RCC_CEC_RELEASE_RESET"

.SS "#define __COMP_CLK_DISABLE   __HAL_RCC_COMP_CLK_DISABLE"

.SS "#define __COMP_CLK_ENABLE   __HAL_RCC_COMP_CLK_ENABLE"

.SS "#define __COMP_CLK_SLEEP_DISABLE   __HAL_RCC_COMP_CLK_SLEEP_DISABLE"

.SS "#define __COMP_CLK_SLEEP_ENABLE   __HAL_RCC_COMP_CLK_SLEEP_ENABLE"

.SS "#define __COMP_FORCE_RESET   __HAL_RCC_COMP_FORCE_RESET"

.SS "#define __COMP_RELEASE_RESET   __HAL_RCC_COMP_RELEASE_RESET"

.SS "#define __CRC_CLK_DISABLE   \fB__HAL_RCC_CRC_CLK_DISABLE\fP"

.SS "#define __CRC_CLK_ENABLE   \fB__HAL_RCC_CRC_CLK_ENABLE\fP"

.SS "#define __CRC_CLK_SLEEP_DISABLE   __HAL_RCC_CRC_CLK_SLEEP_DISABLE"

.SS "#define __CRC_CLK_SLEEP_ENABLE   __HAL_RCC_CRC_CLK_SLEEP_ENABLE"

.SS "#define __CRC_FORCE_RESET   __HAL_RCC_CRC_FORCE_RESET"

.SS "#define __CRC_IS_CLK_DISABLED   \fB__HAL_RCC_CRC_IS_CLK_DISABLED\fP"

.SS "#define __CRC_IS_CLK_ENABLED   \fB__HAL_RCC_CRC_IS_CLK_ENABLED\fP"

.SS "#define __CRC_RELEASE_RESET   __HAL_RCC_CRC_RELEASE_RESET"

.SS "#define __CRS_CLK_DISABLE   __HAL_RCC_CRS_CLK_DISABLE"

.SS "#define __CRS_CLK_ENABLE   __HAL_RCC_CRS_CLK_ENABLE"

.SS "#define __CRS_CLK_SLEEP_DISABLE   __HAL_RCC_CRS_CLK_SLEEP_DISABLE"

.SS "#define __CRS_CLK_SLEEP_ENABLE   __HAL_RCC_CRS_CLK_SLEEP_ENABLE"

.SS "#define __CRS_FORCE_RESET   __HAL_RCC_CRS_FORCE_RESET"

.SS "#define __CRS_RELEASE_RESET   __HAL_RCC_CRS_RELEASE_RESET"

.SS "#define __CRYP_CLK_DISABLE   __HAL_RCC_CRYP_CLK_DISABLE"

.SS "#define __CRYP_CLK_ENABLE   __HAL_RCC_CRYP_CLK_ENABLE"

.SS "#define __CRYP_CLK_SLEEP_DISABLE   __HAL_RCC_CRYP_CLK_SLEEP_DISABLE"

.SS "#define __CRYP_CLK_SLEEP_ENABLE   __HAL_RCC_CRYP_CLK_SLEEP_ENABLE"

.SS "#define __CRYP_FORCE_RESET   __HAL_RCC_CRYP_FORCE_RESET"

.SS "#define __CRYP_RELEASE_RESET   __HAL_RCC_CRYP_RELEASE_RESET"

.SS "#define __DAC1_CLK_DISABLE   __HAL_RCC_DAC1_CLK_DISABLE"

.SS "#define __DAC1_CLK_ENABLE   __HAL_RCC_DAC1_CLK_ENABLE"

.SS "#define __DAC1_CLK_SLEEP_DISABLE   __HAL_RCC_DAC1_CLK_SLEEP_DISABLE"

.SS "#define __DAC1_CLK_SLEEP_ENABLE   __HAL_RCC_DAC1_CLK_SLEEP_ENABLE"

.SS "#define __DAC1_FORCE_RESET   __HAL_RCC_DAC1_FORCE_RESET"

.SS "#define __DAC1_IS_CLK_DISABLED   __HAL_RCC_DAC1_IS_CLK_DISABLED"

.SS "#define __DAC1_IS_CLK_ENABLED   __HAL_RCC_DAC1_IS_CLK_ENABLED"

.SS "#define __DAC1_RELEASE_RESET   __HAL_RCC_DAC1_RELEASE_RESET"

.SS "#define __DAC2_CLK_DISABLE   __HAL_RCC_DAC2_CLK_DISABLE"

.SS "#define __DAC2_CLK_ENABLE   __HAL_RCC_DAC2_CLK_ENABLE"

.SS "#define __DAC2_FORCE_RESET   __HAL_RCC_DAC2_FORCE_RESET"

.SS "#define __DAC2_IS_CLK_DISABLED   __HAL_RCC_DAC2_IS_CLK_DISABLED"

.SS "#define __DAC2_IS_CLK_ENABLED   __HAL_RCC_DAC2_IS_CLK_ENABLED"

.SS "#define __DAC2_RELEASE_RESET   __HAL_RCC_DAC2_RELEASE_RESET"

.SS "#define __DAC_CLK_DISABLE   __HAL_RCC_DAC_CLK_DISABLE"

.SS "#define __DAC_CLK_ENABLE   __HAL_RCC_DAC_CLK_ENABLE"

.SS "#define __DAC_CLK_SLEEP_DISABLE   __HAL_RCC_DAC_CLK_SLEEP_DISABLE"

.SS "#define __DAC_CLK_SLEEP_ENABLE   __HAL_RCC_DAC_CLK_SLEEP_ENABLE"

.SS "#define __DAC_FORCE_RESET   __HAL_RCC_DAC_FORCE_RESET"

.SS "#define __DAC_RELEASE_RESET   __HAL_RCC_DAC_RELEASE_RESET"

.SS "#define __DBGMCU_CLK_DISABLE   __HAL_RCC_DBGMCU_CLK_DISABLE"

.SS "#define __DBGMCU_CLK_ENABLE   __HAL_RCC_DBGMCU_CLK_ENABLE"

.SS "#define __DBGMCU_FORCE_RESET   __HAL_RCC_DBGMCU_FORCE_RESET"

.SS "#define __DBGMCU_RELEASE_RESET   __HAL_RCC_DBGMCU_RELEASE_RESET"

.SS "#define __DCMI_CLK_DISABLE   __HAL_RCC_DCMI_CLK_DISABLE"

.SS "#define __DCMI_CLK_ENABLE   __HAL_RCC_DCMI_CLK_ENABLE"

.SS "#define __DCMI_CLK_SLEEP_DISABLE   __HAL_RCC_DCMI_CLK_SLEEP_DISABLE"

.SS "#define __DCMI_CLK_SLEEP_ENABLE   __HAL_RCC_DCMI_CLK_SLEEP_ENABLE"

.SS "#define __DCMI_FORCE_RESET   __HAL_RCC_DCMI_FORCE_RESET"

.SS "#define __DCMI_RELEASE_RESET   __HAL_RCC_DCMI_RELEASE_RESET"

.SS "#define __DFSDM_CLK_DISABLE   \fB__HAL_RCC_DFSDM_CLK_DISABLE\fP"

.SS "#define __DFSDM_CLK_ENABLE   \fB__HAL_RCC_DFSDM_CLK_ENABLE\fP"

.SS "#define __DFSDM_CLK_SLEEP_DISABLE   \fB__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE\fP"

.SS "#define __DFSDM_CLK_SLEEP_ENABLE   \fB__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE\fP"

.SS "#define __DFSDM_FORCE_RESET   \fB__HAL_RCC_DFSDM_FORCE_RESET\fP"

.SS "#define __DFSDM_RELEASE_RESET   \fB__HAL_RCC_DFSDM_RELEASE_RESET\fP"

.SS "#define __DMA1_CLK_DISABLE   \fB__HAL_RCC_DMA1_CLK_DISABLE\fP"

.SS "#define __DMA1_CLK_ENABLE   \fB__HAL_RCC_DMA1_CLK_ENABLE\fP"

.SS "#define __DMA1_CLK_SLEEP_DISABLE   __HAL_RCC_DMA1_CLK_SLEEP_DISABLE"

.SS "#define __DMA1_CLK_SLEEP_ENABLE   __HAL_RCC_DMA1_CLK_SLEEP_ENABLE"

.SS "#define __DMA1_FORCE_RESET   __HAL_RCC_DMA1_FORCE_RESET"

.SS "#define __DMA1_IS_CLK_DISABLED   \fB__HAL_RCC_DMA1_IS_CLK_DISABLED\fP"

.SS "#define __DMA1_IS_CLK_ENABLED   \fB__HAL_RCC_DMA1_IS_CLK_ENABLED\fP"

.SS "#define __DMA1_RELEASE_RESET   __HAL_RCC_DMA1_RELEASE_RESET"

.SS "#define __DMA2_CLK_DISABLE   __HAL_RCC_DMA2_CLK_DISABLE"

.SS "#define __DMA2_CLK_ENABLE   __HAL_RCC_DMA2_CLK_ENABLE"

.SS "#define __DMA2_CLK_SLEEP_DISABLE   __HAL_RCC_DMA2_CLK_SLEEP_DISABLE"

.SS "#define __DMA2_CLK_SLEEP_ENABLE   __HAL_RCC_DMA2_CLK_SLEEP_ENABLE"

.SS "#define __DMA2_FORCE_RESET   __HAL_RCC_DMA2_FORCE_RESET"

.SS "#define __DMA2_IS_CLK_DISABLED   __HAL_RCC_DMA2_IS_CLK_DISABLED"

.SS "#define __DMA2_IS_CLK_ENABLED   __HAL_RCC_DMA2_IS_CLK_ENABLED"

.SS "#define __DMA2_RELEASE_RESET   __HAL_RCC_DMA2_RELEASE_RESET"

.SS "#define __DMA2D_CLK_DISABLE   __HAL_RCC_DMA2D_CLK_DISABLE"

.SS "#define __DMA2D_CLK_ENABLE   __HAL_RCC_DMA2D_CLK_ENABLE"

.SS "#define __DMA2D_CLK_SLEEP_DISABLE   __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE"

.SS "#define __DMA2D_CLK_SLEEP_ENABLE   __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE"

.SS "#define __DMA2D_FORCE_RESET   __HAL_RCC_DMA2D_FORCE_RESET"

.SS "#define __DMA2D_RELEASE_RESET   __HAL_RCC_DMA2D_RELEASE_RESET"

.SS "#define __ETH_CLK_DISABLE   __HAL_RCC_ETH_CLK_DISABLE"

.SS "#define __ETH_CLK_ENABLE   __HAL_RCC_ETH_CLK_ENABLE"

.SS "#define __ETHMAC_CLK_DISABLE   __HAL_RCC_ETHMAC_CLK_DISABLE"

.SS "#define __ETHMAC_CLK_ENABLE   __HAL_RCC_ETHMAC_CLK_ENABLE"

.SS "#define __ETHMAC_CLK_SLEEP_DISABLE   __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE"

.SS "#define __ETHMAC_CLK_SLEEP_ENABLE   __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE"

.SS "#define __ETHMAC_FORCE_RESET   __HAL_RCC_ETHMAC_FORCE_RESET"

.SS "#define __ETHMAC_RELEASE_RESET   __HAL_RCC_ETHMAC_RELEASE_RESET"

.SS "#define __ETHMACPTP_CLK_DISABLE   __HAL_RCC_ETHMACPTP_CLK_DISABLE"

.SS "#define __ETHMACPTP_CLK_ENABLE   __HAL_RCC_ETHMACPTP_CLK_ENABLE"

.SS "#define __ETHMACPTP_CLK_SLEEP_DISABLE   __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE"

.SS "#define __ETHMACPTP_CLK_SLEEP_ENABLE   __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE"

.SS "#define __ETHMACRX_CLK_DISABLE   __HAL_RCC_ETHMACRX_CLK_DISABLE"

.SS "#define __ETHMACRX_CLK_ENABLE   __HAL_RCC_ETHMACRX_CLK_ENABLE"

.SS "#define __ETHMACRX_CLK_SLEEP_DISABLE   __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE"

.SS "#define __ETHMACRX_CLK_SLEEP_ENABLE   __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE"

.SS "#define __ETHMACTX_CLK_DISABLE   __HAL_RCC_ETHMACTX_CLK_DISABLE"

.SS "#define __ETHMACTX_CLK_ENABLE   __HAL_RCC_ETHMACTX_CLK_ENABLE"

.SS "#define __ETHMACTX_CLK_SLEEP_DISABLE   __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE"

.SS "#define __ETHMACTX_CLK_SLEEP_ENABLE   __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE"

.SS "#define __FIREWALL_CLK_DISABLE   __HAL_RCC_FIREWALL_CLK_DISABLE"

.SS "#define __FIREWALL_CLK_ENABLE   __HAL_RCC_FIREWALL_CLK_ENABLE"

.SS "#define __FLASH_CLK_DISABLE   __HAL_RCC_FLASH_CLK_DISABLE"

.SS "#define __FLASH_CLK_ENABLE   __HAL_RCC_FLASH_CLK_ENABLE"

.SS "#define __FLASH_CLK_SLEEP_DISABLE   __HAL_RCC_FLASH_CLK_SLEEP_DISABLE"

.SS "#define __FLASH_CLK_SLEEP_ENABLE   __HAL_RCC_FLASH_CLK_SLEEP_ENABLE"

.SS "#define __FLASH_FORCE_RESET   __HAL_RCC_FLASH_FORCE_RESET"

.SS "#define __FLASH_RELEASE_RESET   __HAL_RCC_FLASH_RELEASE_RESET"

.SS "#define __FLITF_CLK_DISABLE   \fB__HAL_RCC_FLITF_CLK_DISABLE\fP"

.SS "#define __FLITF_CLK_ENABLE   \fB__HAL_RCC_FLITF_CLK_ENABLE\fP"

.SS "#define __FLITF_CLK_SLEEP_DISABLE   __HAL_RCC_FLITF_CLK_SLEEP_DISABLE"

.SS "#define __FLITF_CLK_SLEEP_ENABLE   __HAL_RCC_FLITF_CLK_SLEEP_ENABLE"

.SS "#define __FLITF_FORCE_RESET   __HAL_RCC_FLITF_FORCE_RESET"

.SS "#define __FLITF_IS_CLK_DISABLED   \fB__HAL_RCC_FLITF_IS_CLK_DISABLED\fP"

.SS "#define __FLITF_IS_CLK_ENABLED   \fB__HAL_RCC_FLITF_IS_CLK_ENABLED\fP"

.SS "#define __FLITF_RELEASE_RESET   __HAL_RCC_FLITF_RELEASE_RESET"

.SS "#define __FMC_CLK_DISABLE   __HAL_RCC_FMC_CLK_DISABLE"

.SS "#define __FMC_CLK_ENABLE   __HAL_RCC_FMC_CLK_ENABLE"

.SS "#define __FMC_CLK_SLEEP_DISABLE   __HAL_RCC_FMC_CLK_SLEEP_DISABLE"

.SS "#define __FMC_CLK_SLEEP_ENABLE   __HAL_RCC_FMC_CLK_SLEEP_ENABLE"

.SS "#define __FMC_FORCE_RESET   __HAL_RCC_FMC_FORCE_RESET"

.SS "#define __FMC_IS_CLK_DISABLED   __HAL_RCC_FMC_IS_CLK_DISABLED"

.SS "#define __FMC_IS_CLK_ENABLED   __HAL_RCC_FMC_IS_CLK_ENABLED"

.SS "#define __FMC_RELEASE_RESET   __HAL_RCC_FMC_RELEASE_RESET"

.SS "#define __FSMC_CLK_DISABLE   __HAL_RCC_FSMC_CLK_DISABLE"

.SS "#define __FSMC_CLK_ENABLE   __HAL_RCC_FSMC_CLK_ENABLE"

.SS "#define __FSMC_CLK_SLEEP_DISABLE   __HAL_RCC_FSMC_CLK_SLEEP_DISABLE"

.SS "#define __FSMC_CLK_SLEEP_ENABLE   __HAL_RCC_FSMC_CLK_SLEEP_ENABLE"

.SS "#define __FSMC_FORCE_RESET   __HAL_RCC_FSMC_FORCE_RESET"

.SS "#define __FSMC_RELEASE_RESET   __HAL_RCC_FSMC_RELEASE_RESET"

.SS "#define __GPIOA_CLK_DISABLE   \fB__HAL_RCC_GPIOA_CLK_DISABLE\fP"

.SS "#define __GPIOA_CLK_ENABLE   \fB__HAL_RCC_GPIOA_CLK_ENABLE\fP"

.SS "#define __GPIOA_CLK_SLEEP_DISABLE   __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE"

.SS "#define __GPIOA_CLK_SLEEP_ENABLE   __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE"

.SS "#define __GPIOA_FORCE_RESET   \fB__HAL_RCC_GPIOA_FORCE_RESET\fP"

.SS "#define __GPIOA_IS_CLK_DISABLED   \fB__HAL_RCC_GPIOA_IS_CLK_DISABLED\fP"

.SS "#define __GPIOA_IS_CLK_ENABLED   \fB__HAL_RCC_GPIOA_IS_CLK_ENABLED\fP"

.SS "#define __GPIOA_RELEASE_RESET   \fB__HAL_RCC_GPIOA_RELEASE_RESET\fP"

.SS "#define __GPIOB_CLK_DISABLE   \fB__HAL_RCC_GPIOB_CLK_DISABLE\fP"

.SS "#define __GPIOB_CLK_ENABLE   \fB__HAL_RCC_GPIOB_CLK_ENABLE\fP"

.SS "#define __GPIOB_CLK_SLEEP_DISABLE   __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE"

.SS "#define __GPIOB_CLK_SLEEP_ENABLE   __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE"

.SS "#define __GPIOB_FORCE_RESET   \fB__HAL_RCC_GPIOB_FORCE_RESET\fP"

.SS "#define __GPIOB_IS_CLK_DISABLED   \fB__HAL_RCC_GPIOB_IS_CLK_DISABLED\fP"

.SS "#define __GPIOB_IS_CLK_ENABLED   \fB__HAL_RCC_GPIOB_IS_CLK_ENABLED\fP"

.SS "#define __GPIOB_RELEASE_RESET   \fB__HAL_RCC_GPIOB_RELEASE_RESET\fP"

.SS "#define __GPIOC_CLK_DISABLE   \fB__HAL_RCC_GPIOC_CLK_DISABLE\fP"

.SS "#define __GPIOC_CLK_ENABLE   \fB__HAL_RCC_GPIOC_CLK_ENABLE\fP"

.SS "#define __GPIOC_CLK_SLEEP_DISABLE   __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE"

.SS "#define __GPIOC_CLK_SLEEP_ENABLE   __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE"

.SS "#define __GPIOC_FORCE_RESET   \fB__HAL_RCC_GPIOC_FORCE_RESET\fP"

.SS "#define __GPIOC_IS_CLK_DISABLED   \fB__HAL_RCC_GPIOC_IS_CLK_DISABLED\fP"

.SS "#define __GPIOC_IS_CLK_ENABLED   \fB__HAL_RCC_GPIOC_IS_CLK_ENABLED\fP"

.SS "#define __GPIOC_RELEASE_RESET   \fB__HAL_RCC_GPIOC_RELEASE_RESET\fP"

.SS "#define __GPIOD_CLK_DISABLE   \fB__HAL_RCC_GPIOD_CLK_DISABLE\fP"

.SS "#define __GPIOD_CLK_ENABLE   \fB__HAL_RCC_GPIOD_CLK_ENABLE\fP"

.SS "#define __GPIOD_CLK_SLEEP_DISABLE   __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE"

.SS "#define __GPIOD_CLK_SLEEP_ENABLE   __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE"

.SS "#define __GPIOD_FORCE_RESET   \fB__HAL_RCC_GPIOD_FORCE_RESET\fP"

.SS "#define __GPIOD_IS_CLK_DISABLED   \fB__HAL_RCC_GPIOD_IS_CLK_DISABLED\fP"

.SS "#define __GPIOD_IS_CLK_ENABLED   \fB__HAL_RCC_GPIOD_IS_CLK_ENABLED\fP"

.SS "#define __GPIOD_RELEASE_RESET   \fB__HAL_RCC_GPIOD_RELEASE_RESET\fP"

.SS "#define __GPIOE_CLK_DISABLE   __HAL_RCC_GPIOE_CLK_DISABLE"

.SS "#define __GPIOE_CLK_ENABLE   __HAL_RCC_GPIOE_CLK_ENABLE"

.SS "#define __GPIOE_CLK_SLEEP_DISABLE   __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE"

.SS "#define __GPIOE_CLK_SLEEP_ENABLE   __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE"

.SS "#define __GPIOE_FORCE_RESET   __HAL_RCC_GPIOE_FORCE_RESET"

.SS "#define __GPIOE_IS_CLK_DISABLED   __HAL_RCC_GPIOE_IS_CLK_DISABLED"

.SS "#define __GPIOE_IS_CLK_ENABLED   __HAL_RCC_GPIOE_IS_CLK_ENABLED"

.SS "#define __GPIOE_RELEASE_RESET   __HAL_RCC_GPIOE_RELEASE_RESET"

.SS "#define __GPIOF_CLK_DISABLE   __HAL_RCC_GPIOF_CLK_DISABLE"

.SS "#define __GPIOF_CLK_ENABLE   __HAL_RCC_GPIOF_CLK_ENABLE"

.SS "#define __GPIOF_CLK_SLEEP_DISABLE   __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE"

.SS "#define __GPIOF_CLK_SLEEP_ENABLE   __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE"

.SS "#define __GPIOF_FORCE_RESET   __HAL_RCC_GPIOF_FORCE_RESET"

.SS "#define __GPIOF_IS_CLK_DISABLED   __HAL_RCC_GPIOF_IS_CLK_DISABLED"

.SS "#define __GPIOF_IS_CLK_ENABLED   __HAL_RCC_GPIOF_IS_CLK_ENABLED"

.SS "#define __GPIOF_RELEASE_RESET   __HAL_RCC_GPIOF_RELEASE_RESET"

.SS "#define __GPIOG_CLK_DISABLE   __HAL_RCC_GPIOG_CLK_DISABLE"

.SS "#define __GPIOG_CLK_ENABLE   __HAL_RCC_GPIOG_CLK_ENABLE"

.SS "#define __GPIOG_CLK_SLEEP_DISABLE   __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE"

.SS "#define __GPIOG_CLK_SLEEP_ENABLE   __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE"

.SS "#define __GPIOG_FORCE_RESET   __HAL_RCC_GPIOG_FORCE_RESET"

.SS "#define __GPIOG_IS_CLK_DISABLED   __HAL_RCC_GPIOG_IS_CLK_DISABLED"

.SS "#define __GPIOG_IS_CLK_ENABLED   __HAL_RCC_GPIOG_IS_CLK_ENABLED"

.SS "#define __GPIOG_RELEASE_RESET   __HAL_RCC_GPIOG_RELEASE_RESET"

.SS "#define __GPIOH_CLK_DISABLE   __HAL_RCC_GPIOH_CLK_DISABLE"

.SS "#define __GPIOH_CLK_ENABLE   __HAL_RCC_GPIOH_CLK_ENABLE"

.SS "#define __GPIOH_CLK_SLEEP_DISABLE   __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE"

.SS "#define __GPIOH_CLK_SLEEP_ENABLE   __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE"

.SS "#define __GPIOH_FORCE_RESET   __HAL_RCC_GPIOH_FORCE_RESET"

.SS "#define __GPIOH_IS_CLK_DISABLED   __HAL_RCC_GPIOH_IS_CLK_DISABLED"

.SS "#define __GPIOH_IS_CLK_ENABLED   __HAL_RCC_GPIOH_IS_CLK_ENABLED"

.SS "#define __GPIOH_RELEASE_RESET   __HAL_RCC_GPIOH_RELEASE_RESET"

.SS "#define __GPIOI_CLK_DISABLE   __HAL_RCC_GPIOI_CLK_DISABLE"

.SS "#define __GPIOI_CLK_ENABLE   __HAL_RCC_GPIOI_CLK_ENABLE"

.SS "#define __GPIOI_CLK_SLEEP_DISABLE   __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE"

.SS "#define __GPIOI_CLK_SLEEP_ENABLE   __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE"

.SS "#define __GPIOI_FORCE_RESET   __HAL_RCC_GPIOI_FORCE_RESET"

.SS "#define __GPIOI_RELEASE_RESET   __HAL_RCC_GPIOI_RELEASE_RESET"

.SS "#define __GPIOJ_CLK_DISABLE   __HAL_RCC_GPIOJ_CLK_DISABLE"

.SS "#define __GPIOJ_CLK_ENABLE   __HAL_RCC_GPIOJ_CLK_ENABLE"

.SS "#define __GPIOJ_CLK_SLEEP_DISABLE   __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE"

.SS "#define __GPIOJ_CLK_SLEEP_ENABLE   __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE"

.SS "#define __GPIOJ_FORCE_RESET   __HAL_RCC_GPIOJ_FORCE_RESET"

.SS "#define __GPIOJ_RELEASE_RESET   __HAL_RCC_GPIOJ_RELEASE_RESET"

.SS "#define __GPIOK_CLK_DISABLE   __HAL_RCC_GPIOK_CLK_DISABLE"

.SS "#define __GPIOK_CLK_ENABLE   __HAL_RCC_GPIOK_CLK_ENABLE"

.SS "#define __GPIOK_CLK_SLEEP_DISABLE   __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE"

.SS "#define __GPIOK_CLK_SLEEP_ENABLE   __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE"

.SS "#define __GPIOK_RELEASE_RESET   __HAL_RCC_GPIOK_RELEASE_RESET"

.SS "#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE   __HAL_RCC_CRS_RELOADVALUE_CALCULATE"

.SS "#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB   __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE"

.SS "#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER   __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE"

.SS "#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB   __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE"

.SS "#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER   __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE"

.SS "#define __HAL_RCC_DFSDM_CLK_DISABLE   __HAL_RCC_DFSDM1_CLK_DISABLE"

.SS "#define __HAL_RCC_DFSDM_CLK_ENABLE   __HAL_RCC_DFSDM1_CLK_ENABLE"

.SS "#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE   __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE"

.SS "#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE   __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE"

.SS "#define __HAL_RCC_DFSDM_CONFIG   __HAL_RCC_DFSDM1_CONFIG"

.SS "#define __HAL_RCC_DFSDM_FORCE_RESET   __HAL_RCC_DFSDM1_FORCE_RESET"

.SS "#define __HAL_RCC_DFSDM_IS_CLK_DISABLED   __HAL_RCC_DFSDM1_IS_CLK_DISABLED"

.SS "#define __HAL_RCC_DFSDM_IS_CLK_ENABLED   __HAL_RCC_DFSDM1_IS_CLK_ENABLED"

.SS "#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED"

.SS "#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED"

.SS "#define __HAL_RCC_DFSDM_RELEASE_RESET   __HAL_RCC_DFSDM1_RELEASE_RESET"

.SS "#define __HAL_RCC_GET_DFSDM_SOURCE   __HAL_RCC_GET_DFSDM1_SOURCE"

.SS "#define __HAL_RCC_GET_IT_SOURCE   \fB__HAL_RCC_GET_IT\fP"

.SS "#define __HAL_RCC_I2SCLK   __HAL_RCC_I2S_CONFIG"

.SS "#define __HAL_RCC_I2SCLK_CONFIG   __HAL_RCC_I2S_CONFIG"

.SS "#define __HAL_RCC_MCO_CONFIG   \fB__HAL_RCC_MCO1_CONFIG\fP"

.SS "#define __HAL_RCC_OTGFS_FORCE_RESET   __HAL_RCC_USB_OTG_FS_FORCE_RESET"

.SS "#define __HAL_RCC_OTGFS_RELEASE_RESET   __HAL_RCC_USB_OTG_FS_RELEASE_RESET"

.SS "#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE   __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE"

.SS "#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE   __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE"

.SS "#define __HAL_RCC_OTGHS_FORCE_RESET   __HAL_RCC_USB_OTG_HS_FORCE_RESET"

.SS "#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED   __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED"

.SS "#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED   __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED"

.SS "#define __HAL_RCC_OTGHS_RELEASE_RESET   __HAL_RCC_USB_OTG_HS_RELEASE_RESET"

.SS "#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE   __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE"

.SS "#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE   __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE"

.SS "#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED   __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED"

.SS "#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED   __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED"

.SS "#define __HASH_CLK_DISABLE   __HAL_RCC_HASH_CLK_DISABLE"

.SS "#define __HASH_CLK_ENABLE   __HAL_RCC_HASH_CLK_ENABLE"

.SS "#define __HASH_CLK_SLEEP_DISABLE   __HAL_RCC_HASH_CLK_SLEEP_DISABLE"

.SS "#define __HASH_CLK_SLEEP_ENABLE   __HAL_RCC_HASH_CLK_SLEEP_ENABLE"

.SS "#define __HASH_FORCE_RESET   __HAL_RCC_HASH_FORCE_RESET"

.SS "#define __HASH_RELEASE_RESET   __HAL_RCC_HASH_RELEASE_RESET"

.SS "#define __HRTIM1_CLK_DISABLE   __HAL_RCC_HRTIM1_CLK_DISABLE"

.SS "#define __HRTIM1_CLK_ENABLE   __HAL_RCC_HRTIM1_CLK_ENABLE"

.SS "#define __HRTIM1_FORCE_RESET   __HAL_RCC_HRTIM1_FORCE_RESET"

.SS "#define __HRTIM1_IS_CLK_DISABLED   __HAL_RCC_HRTIM1_IS_CLK_DISABLED"

.SS "#define __HRTIM1_IS_CLK_ENABLED   __HAL_RCC_HRTIM1_IS_CLK_ENABLED"

.SS "#define __HRTIM1_RELEASE_RESET   __HAL_RCC_HRTIM1_RELEASE_RESET"

.SS "#define __I2C1_CLK_DISABLE   \fB__HAL_RCC_I2C1_CLK_DISABLE\fP"

.SS "#define __I2C1_CLK_ENABLE   \fB__HAL_RCC_I2C1_CLK_ENABLE\fP"

.SS "#define __I2C1_CLK_SLEEP_DISABLE   __HAL_RCC_I2C1_CLK_SLEEP_DISABLE"

.SS "#define __I2C1_CLK_SLEEP_ENABLE   __HAL_RCC_I2C1_CLK_SLEEP_ENABLE"

.SS "#define __I2C1_FORCE_RESET   \fB__HAL_RCC_I2C1_FORCE_RESET\fP"

.SS "#define __I2C1_IS_CLK_DISABLED   \fB__HAL_RCC_I2C1_IS_CLK_DISABLED\fP"

.SS "#define __I2C1_IS_CLK_ENABLED   \fB__HAL_RCC_I2C1_IS_CLK_ENABLED\fP"

.SS "#define __I2C1_RELEASE_RESET   \fB__HAL_RCC_I2C1_RELEASE_RESET\fP"

.SS "#define __I2C2_CLK_DISABLE   __HAL_RCC_I2C2_CLK_DISABLE"

.SS "#define __I2C2_CLK_ENABLE   __HAL_RCC_I2C2_CLK_ENABLE"

.SS "#define __I2C2_CLK_SLEEP_DISABLE   __HAL_RCC_I2C2_CLK_SLEEP_DISABLE"

.SS "#define __I2C2_CLK_SLEEP_ENABLE   __HAL_RCC_I2C2_CLK_SLEEP_ENABLE"

.SS "#define __I2C2_FORCE_RESET   __HAL_RCC_I2C2_FORCE_RESET"

.SS "#define __I2C2_IS_CLK_DISABLED   __HAL_RCC_I2C2_IS_CLK_DISABLED"

.SS "#define __I2C2_IS_CLK_ENABLED   __HAL_RCC_I2C2_IS_CLK_ENABLED"

.SS "#define __I2C2_RELEASE_RESET   __HAL_RCC_I2C2_RELEASE_RESET"

.SS "#define __I2C3_CLK_DISABLE   __HAL_RCC_I2C3_CLK_DISABLE"

.SS "#define __I2C3_CLK_ENABLE   __HAL_RCC_I2C3_CLK_ENABLE"

.SS "#define __I2C3_CLK_SLEEP_DISABLE   __HAL_RCC_I2C3_CLK_SLEEP_DISABLE"

.SS "#define __I2C3_CLK_SLEEP_ENABLE   __HAL_RCC_I2C3_CLK_SLEEP_ENABLE"

.SS "#define __I2C3_FORCE_RESET   __HAL_RCC_I2C3_FORCE_RESET"

.SS "#define __I2C3_IS_CLK_DISABLED   __HAL_RCC_I2C3_IS_CLK_DISABLED"

.SS "#define __I2C3_IS_CLK_ENABLED   __HAL_RCC_I2C3_IS_CLK_ENABLED"

.SS "#define __I2C3_RELEASE_RESET   __HAL_RCC_I2C3_RELEASE_RESET"

.SS "#define __LCD_CLK_DISABLE   __HAL_RCC_LCD_CLK_DISABLE"

.SS "#define __LCD_CLK_ENABLE   __HAL_RCC_LCD_CLK_ENABLE"

.SS "#define __LCD_CLK_SLEEP_DISABLE   __HAL_RCC_LCD_CLK_SLEEP_DISABLE"

.SS "#define __LCD_CLK_SLEEP_ENABLE   __HAL_RCC_LCD_CLK_SLEEP_ENABLE"

.SS "#define __LCD_FORCE_RESET   __HAL_RCC_LCD_FORCE_RESET"

.SS "#define __LCD_RELEASE_RESET   __HAL_RCC_LCD_RELEASE_RESET"

.SS "#define __LPTIM1_CLK_DISABLE   __HAL_RCC_LPTIM1_CLK_DISABLE"

.SS "#define __LPTIM1_CLK_ENABLE   __HAL_RCC_LPTIM1_CLK_ENABLE"

.SS "#define __LPTIM1_CLK_SLEEP_DISABLE   __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE"

.SS "#define __LPTIM1_CLK_SLEEP_ENABLE   __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE"

.SS "#define __LPTIM1_FORCE_RESET   __HAL_RCC_LPTIM1_FORCE_RESET"

.SS "#define __LPTIM1_RELEASE_RESET   __HAL_RCC_LPTIM1_RELEASE_RESET"

.SS "#define __LPTIM2_CLK_DISABLE   __HAL_RCC_LPTIM2_CLK_DISABLE"

.SS "#define __LPTIM2_CLK_ENABLE   __HAL_RCC_LPTIM2_CLK_ENABLE"

.SS "#define __LPTIM2_CLK_SLEEP_DISABLE   __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE"

.SS "#define __LPTIM2_CLK_SLEEP_ENABLE   __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE"

.SS "#define __LPTIM2_FORCE_RESET   __HAL_RCC_LPTIM2_FORCE_RESET"

.SS "#define __LPTIM2_RELEASE_RESET   __HAL_RCC_LPTIM2_RELEASE_RESET"

.SS "#define __LPUART1_CLK_DISABLE   __HAL_RCC_LPUART1_CLK_DISABLE"

.SS "#define __LPUART1_CLK_ENABLE   __HAL_RCC_LPUART1_CLK_ENABLE"

.SS "#define __LPUART1_CLK_SLEEP_DISABLE   __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE"

.SS "#define __LPUART1_CLK_SLEEP_ENABLE   __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE"

.SS "#define __LPUART1_FORCE_RESET   __HAL_RCC_LPUART1_FORCE_RESET"

.SS "#define __LPUART1_RELEASE_RESET   __HAL_RCC_LPUART1_RELEASE_RESET"

.SS "#define __LTDC_CLK_DISABLE   __HAL_RCC_LTDC_CLK_DISABLE"

.SS "#define __LTDC_CLK_ENABLE   __HAL_RCC_LTDC_CLK_ENABLE"

.SS "#define __LTDC_CLK_SLEEP_ENABLE   __HAL_RCC_LTDC_CLK_SLEEP_ENABLE"

.SS "#define __LTDC_FORCE_RESET   __HAL_RCC_LTDC_FORCE_RESET"

.SS "#define __LTDC_RELEASE_RESET   __HAL_RCC_LTDC_RELEASE_RESET"

.SS "#define __OPAMP_CLK_DISABLE   __HAL_RCC_OPAMP_CLK_DISABLE"

.SS "#define __OPAMP_CLK_ENABLE   __HAL_RCC_OPAMP_CLK_ENABLE"

.SS "#define __OPAMP_CLK_SLEEP_DISABLE   __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE"

.SS "#define __OPAMP_CLK_SLEEP_ENABLE   __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE"

.SS "#define __OPAMP_FORCE_RESET   __HAL_RCC_OPAMP_FORCE_RESET"

.SS "#define __OPAMP_RELEASE_RESET   __HAL_RCC_OPAMP_RELEASE_RESET"

.SS "#define __OTGFS_CLK_DISABLE   __HAL_RCC_OTGFS_CLK_DISABLE"

.SS "#define __OTGFS_CLK_ENABLE   __HAL_RCC_OTGFS_CLK_ENABLE"

.SS "#define __OTGFS_CLK_SLEEP_DISABLE   __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE"

.SS "#define __OTGFS_CLK_SLEEP_ENABLE   __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE"

.SS "#define __OTGFS_FORCE_RESET   \fB__HAL_RCC_OTGFS_FORCE_RESET\fP"

.SS "#define __OTGFS_RELEASE_RESET   \fB__HAL_RCC_OTGFS_RELEASE_RESET\fP"

.SS "#define __OTGHS_CLK_SLEEP_DISABLE   __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE"

.SS "#define __OTGHS_CLK_SLEEP_ENABLE   __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE"

.SS "#define __OTGHS_FORCE_RESET   __HAL_RCC_USB_OTG_HS_FORCE_RESET"

.SS "#define __OTGHS_RELEASE_RESET   __HAL_RCC_USB_OTG_HS_RELEASE_RESET"

.SS "#define __OTGHSULPI_CLK_SLEEP_DISABLE   __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE"

.SS "#define __OTGHSULPI_CLK_SLEEP_ENABLE   __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE"

.SS "#define __PWR_CLK_DISABLE   \fB__HAL_RCC_PWR_CLK_DISABLE\fP"

.SS "#define __PWR_CLK_ENABLE   \fB__HAL_RCC_PWR_CLK_ENABLE\fP"

.SS "#define __PWR_CLK_SLEEP_DISABLE   __HAL_RCC_PWR_CLK_SLEEP_DISABLE"

.SS "#define __PWR_CLK_SLEEP_ENABLE   __HAL_RCC_PWR_CLK_SLEEP_ENABLE"

.SS "#define __PWR_FORCE_RESET   \fB__HAL_RCC_PWR_FORCE_RESET\fP"

.SS "#define __PWR_IS_CLK_DISABLED   \fB__HAL_RCC_PWR_IS_CLK_DISABLED\fP"

.SS "#define __PWR_IS_CLK_ENABLED   \fB__HAL_RCC_PWR_IS_CLK_ENABLED\fP"

.SS "#define __PWR_RELEASE_RESET   \fB__HAL_RCC_PWR_RELEASE_RESET\fP"

.SS "#define __QSPI_CLK_DISABLE   __HAL_RCC_QSPI_CLK_DISABLE"

.SS "#define __QSPI_CLK_ENABLE   __HAL_RCC_QSPI_CLK_ENABLE"

.SS "#define __QSPI_CLK_SLEEP_DISABLE   __HAL_RCC_QSPI_CLK_SLEEP_DISABLE"

.SS "#define __QSPI_CLK_SLEEP_ENABLE   __HAL_RCC_QSPI_CLK_SLEEP_ENABLE"

.SS "#define __QSPI_FORCE_RESET   __HAL_RCC_QSPI_FORCE_RESET"

.SS "#define __QSPI_RELEASE_RESET   __HAL_RCC_QSPI_RELEASE_RESET"

.SS "#define __RCC_BACKUPRESET_FORCE   \fB__HAL_RCC_BACKUPRESET_FORCE\fP"

.SS "#define __RCC_BACKUPRESET_RELEASE   \fB__HAL_RCC_BACKUPRESET_RELEASE\fP"

.SS "#define __RCC_PLLSRC   RCC_GET_PLL_OSCSOURCE"

.SS "#define __RNG_CLK_DISABLE   __HAL_RCC_RNG_CLK_DISABLE"

.SS "#define __RNG_CLK_ENABLE   __HAL_RCC_RNG_CLK_ENABLE"

.SS "#define __RNG_CLK_SLEEP_DISABLE   __HAL_RCC_RNG_CLK_SLEEP_DISABLE"

.SS "#define __RNG_CLK_SLEEP_ENABLE   __HAL_RCC_RNG_CLK_SLEEP_ENABLE"

.SS "#define __RNG_FORCE_RESET   __HAL_RCC_RNG_FORCE_RESET"

.SS "#define __RNG_RELEASE_RESET   __HAL_RCC_RNG_RELEASE_RESET"

.SS "#define __SAI1_CLK_DISABLE   __HAL_RCC_SAI1_CLK_DISABLE"

.SS "#define __SAI1_CLK_ENABLE   __HAL_RCC_SAI1_CLK_ENABLE"

.SS "#define __SAI1_CLK_SLEEP_DISABLE   __HAL_RCC_SAI1_CLK_SLEEP_DISABLE"

.SS "#define __SAI1_CLK_SLEEP_ENABLE   __HAL_RCC_SAI1_CLK_SLEEP_ENABLE"

.SS "#define __SAI1_FORCE_RESET   __HAL_RCC_SAI1_FORCE_RESET"

.SS "#define __SAI1_RELEASE_RESET   __HAL_RCC_SAI1_RELEASE_RESET"

.SS "#define __SAI2_CLK_DISABLE   __HAL_RCC_SAI2_CLK_DISABLE"

.SS "#define __SAI2_CLK_ENABLE   __HAL_RCC_SAI2_CLK_ENABLE"

.SS "#define __SAI2_CLK_SLEEP_DISABLE   __HAL_RCC_SAI2_CLK_SLEEP_DISABLE"

.SS "#define __SAI2_CLK_SLEEP_ENABLE   __HAL_RCC_SAI2_CLK_SLEEP_ENABLE"

.SS "#define __SAI2_FORCE_RESET   __HAL_RCC_SAI2_FORCE_RESET"

.SS "#define __SAI2_RELEASE_RESET   __HAL_RCC_SAI2_RELEASE_RESET"

.SS "#define __SDADC1_CLK_DISABLE   __HAL_RCC_SDADC1_CLK_DISABLE"

.SS "#define __SDADC1_CLK_ENABLE   __HAL_RCC_SDADC1_CLK_ENABLE"

.SS "#define __SDADC1_FORCE_RESET   __HAL_RCC_SDADC1_FORCE_RESET"

.SS "#define __SDADC1_IS_CLK_DISABLED   __HAL_RCC_SDADC1_IS_CLK_DISABLED"

.SS "#define __SDADC1_IS_CLK_ENABLED   __HAL_RCC_SDADC1_IS_CLK_ENABLED"

.SS "#define __SDADC1_RELEASE_RESET   __HAL_RCC_SDADC1_RELEASE_RESET"

.SS "#define __SDADC2_CLK_DISABLE   __HAL_RCC_SDADC2_CLK_DISABLE"

.SS "#define __SDADC2_CLK_ENABLE   __HAL_RCC_SDADC2_CLK_ENABLE"

.SS "#define __SDADC2_FORCE_RESET   __HAL_RCC_SDADC2_FORCE_RESET"

.SS "#define __SDADC2_IS_CLK_DISABLED   __HAL_RCC_SDADC2_IS_CLK_DISABLED"

.SS "#define __SDADC2_IS_CLK_ENABLED   __HAL_RCC_SDADC2_IS_CLK_ENABLED"

.SS "#define __SDADC2_RELEASE_RESET   __HAL_RCC_SDADC2_RELEASE_RESET"

.SS "#define __SDADC3_CLK_DISABLE   __HAL_RCC_SDADC3_CLK_DISABLE"

.SS "#define __SDADC3_CLK_ENABLE   __HAL_RCC_SDADC3_CLK_ENABLE"

.SS "#define __SDADC3_FORCE_RESET   __HAL_RCC_SDADC3_FORCE_RESET"

.SS "#define __SDADC3_IS_CLK_DISABLED   __HAL_RCC_SDADC3_IS_CLK_DISABLED"

.SS "#define __SDADC3_IS_CLK_ENABLED   __HAL_RCC_SDADC3_IS_CLK_ENABLED"

.SS "#define __SDADC3_RELEASE_RESET   __HAL_RCC_SDADC3_RELEASE_RESET"

.SS "#define __SDIO_CLK_DISABLE   __HAL_RCC_SDIO_CLK_DISABLE"

.SS "#define __SDIO_CLK_ENABLE   __HAL_RCC_SDIO_CLK_ENABLE"

.SS "#define __SDIO_CLK_SLEEP_DISABLE   __HAL_RCC_SDIO_CLK_SLEEP_DISABLE"

.SS "#define __SDIO_CLK_SLEEP_ENABLE   __HAL_RCC_SDIO_CLK_SLEEP_ENABLE"

.SS "#define __SDIO_FORCE_RESET   __HAL_RCC_SDIO_FORCE_RESET"

.SS "#define __SDIO_RELEASE_RESET   __HAL_RCC_SDIO_RELEASE_RESET"

.SS "#define __SDMMC_CLK_DISABLE   __HAL_RCC_SDMMC_CLK_DISABLE"

.SS "#define __SDMMC_CLK_ENABLE   __HAL_RCC_SDMMC_CLK_ENABLE"

.SS "#define __SDMMC_CLK_SLEEP_DISABLE   __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE"

.SS "#define __SDMMC_CLK_SLEEP_ENABLE   __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE"

.SS "#define __SDMMC_FORCE_RESET   __HAL_RCC_SDMMC_FORCE_RESET"

.SS "#define __SDMMC_RELEASE_RESET   __HAL_RCC_SDMMC_RELEASE_RESET"

.SS "#define __SPI1_CLK_DISABLE   \fB__HAL_RCC_SPI1_CLK_DISABLE\fP"

.SS "#define __SPI1_CLK_ENABLE   \fB__HAL_RCC_SPI1_CLK_ENABLE\fP"

.SS "#define __SPI1_CLK_SLEEP_DISABLE   __HAL_RCC_SPI1_CLK_SLEEP_DISABLE"

.SS "#define __SPI1_CLK_SLEEP_ENABLE   __HAL_RCC_SPI1_CLK_SLEEP_ENABLE"

.SS "#define __SPI1_FORCE_RESET   \fB__HAL_RCC_SPI1_FORCE_RESET\fP"

.SS "#define __SPI1_IS_CLK_DISABLED   \fB__HAL_RCC_SPI1_IS_CLK_DISABLED\fP"

.SS "#define __SPI1_IS_CLK_ENABLED   \fB__HAL_RCC_SPI1_IS_CLK_ENABLED\fP"

.SS "#define __SPI1_RELEASE_RESET   \fB__HAL_RCC_SPI1_RELEASE_RESET\fP"

.SS "#define __SPI2_CLK_DISABLE   __HAL_RCC_SPI2_CLK_DISABLE"

.SS "#define __SPI2_CLK_ENABLE   __HAL_RCC_SPI2_CLK_ENABLE"

.SS "#define __SPI2_CLK_SLEEP_DISABLE   __HAL_RCC_SPI2_CLK_SLEEP_DISABLE"

.SS "#define __SPI2_CLK_SLEEP_ENABLE   __HAL_RCC_SPI2_CLK_SLEEP_ENABLE"

.SS "#define __SPI2_FORCE_RESET   __HAL_RCC_SPI2_FORCE_RESET"

.SS "#define __SPI2_IS_CLK_DISABLED   __HAL_RCC_SPI2_IS_CLK_DISABLED"

.SS "#define __SPI2_IS_CLK_ENABLED   __HAL_RCC_SPI2_IS_CLK_ENABLED"

.SS "#define __SPI2_RELEASE_RESET   __HAL_RCC_SPI2_RELEASE_RESET"

.SS "#define __SPI3_CLK_DISABLE   __HAL_RCC_SPI3_CLK_DISABLE"

.SS "#define __SPI3_CLK_ENABLE   __HAL_RCC_SPI3_CLK_ENABLE"

.SS "#define __SPI3_CLK_SLEEP_DISABLE   __HAL_RCC_SPI3_CLK_SLEEP_DISABLE"

.SS "#define __SPI3_CLK_SLEEP_ENABLE   __HAL_RCC_SPI3_CLK_SLEEP_ENABLE"

.SS "#define __SPI3_FORCE_RESET   __HAL_RCC_SPI3_FORCE_RESET"

.SS "#define __SPI3_IS_CLK_DISABLED   __HAL_RCC_SPI3_IS_CLK_DISABLED"

.SS "#define __SPI3_IS_CLK_ENABLED   __HAL_RCC_SPI3_IS_CLK_ENABLED"

.SS "#define __SPI3_RELEASE_RESET   __HAL_RCC_SPI3_RELEASE_RESET"

.SS "#define __SPI4_CLK_DISABLE   __HAL_RCC_SPI4_CLK_DISABLE"

.SS "#define __SPI4_CLK_ENABLE   __HAL_RCC_SPI4_CLK_ENABLE"

.SS "#define __SPI4_CLK_SLEEP_DISABLE   __HAL_RCC_SPI4_CLK_SLEEP_DISABLE"

.SS "#define __SPI4_CLK_SLEEP_ENABLE   __HAL_RCC_SPI4_CLK_SLEEP_ENABLE"

.SS "#define __SPI4_FORCE_RESET   __HAL_RCC_SPI4_FORCE_RESET"

.SS "#define __SPI4_IS_CLK_DISABLED   __HAL_RCC_SPI4_IS_CLK_DISABLED"

.SS "#define __SPI4_IS_CLK_ENABLED   __HAL_RCC_SPI4_IS_CLK_ENABLED"

.SS "#define __SPI4_RELEASE_RESET   __HAL_RCC_SPI4_RELEASE_RESET"

.SS "#define __SPI5_CLK_DISABLE   __HAL_RCC_SPI5_CLK_DISABLE"

.SS "#define __SPI5_CLK_ENABLE   __HAL_RCC_SPI5_CLK_ENABLE"

.SS "#define __SPI5_CLK_SLEEP_DISABLE   __HAL_RCC_SPI5_CLK_SLEEP_DISABLE"

.SS "#define __SPI5_CLK_SLEEP_ENABLE   __HAL_RCC_SPI5_CLK_SLEEP_ENABLE"

.SS "#define __SPI5_FORCE_RESET   __HAL_RCC_SPI5_FORCE_RESET"

.SS "#define __SPI5_RELEASE_RESET   __HAL_RCC_SPI5_RELEASE_RESET"

.SS "#define __SPI6_CLK_DISABLE   __HAL_RCC_SPI6_CLK_DISABLE"

.SS "#define __SPI6_CLK_ENABLE   __HAL_RCC_SPI6_CLK_ENABLE"

.SS "#define __SPI6_CLK_SLEEP_DISABLE   __HAL_RCC_SPI6_CLK_SLEEP_DISABLE"

.SS "#define __SPI6_CLK_SLEEP_ENABLE   __HAL_RCC_SPI6_CLK_SLEEP_ENABLE"

.SS "#define __SPI6_FORCE_RESET   __HAL_RCC_SPI6_FORCE_RESET"

.SS "#define __SPI6_RELEASE_RESET   __HAL_RCC_SPI6_RELEASE_RESET"

.SS "#define __SRAM1_CLK_SLEEP_DISABLE   __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE"

.SS "#define __SRAM1_CLK_SLEEP_ENABLE   __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE"

.SS "#define __SRAM2_CLK_SLEEP_DISABLE   __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE"

.SS "#define __SRAM2_CLK_SLEEP_ENABLE   __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE"

.SS "#define __SRAM3_CLK_SLEEP_ENABLE   __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE"

.SS "#define __SRAM_CLK_DISABLE   \fB__HAL_RCC_SRAM_CLK_DISABLE\fP"

.SS "#define __SRAM_CLK_ENABLE   \fB__HAL_RCC_SRAM_CLK_ENABLE\fP"

.SS "#define __SRAM_IS_CLK_DISABLED   \fB__HAL_RCC_SRAM_IS_CLK_DISABLED\fP"

.SS "#define __SRAM_IS_CLK_ENABLED   \fB__HAL_RCC_SRAM_IS_CLK_ENABLED\fP"

.SS "#define __SWPMI1_CLK_DISABLE   __HAL_RCC_SWPMI1_CLK_DISABLE"

.SS "#define __SWPMI1_CLK_ENABLE   __HAL_RCC_SWPMI1_CLK_ENABLE"

.SS "#define __SWPMI1_CLK_SLEEP_DISABLE   __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE"

.SS "#define __SWPMI1_CLK_SLEEP_ENABLE   __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE"

.SS "#define __SWPMI1_FORCE_RESET   __HAL_RCC_SWPMI1_FORCE_RESET"

.SS "#define __SWPMI1_RELEASE_RESET   __HAL_RCC_SWPMI1_RELEASE_RESET"

.SS "#define __SYSCFG_CLK_DISABLE   \fB__HAL_RCC_SYSCFG_CLK_DISABLE\fP"

.SS "#define __SYSCFG_CLK_ENABLE   \fB__HAL_RCC_SYSCFG_CLK_ENABLE\fP"

.SS "#define __SYSCFG_CLK_SLEEP_DISABLE   __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE"

.SS "#define __SYSCFG_CLK_SLEEP_ENABLE   __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE"

.SS "#define __SYSCFG_FORCE_RESET   \fB__HAL_RCC_SYSCFG_FORCE_RESET\fP"

.SS "#define __SYSCFG_IS_CLK_DISABLED   __HAL_RCC_SYSCFG_IS_CLK_DISABLED"

.SS "#define __SYSCFG_IS_CLK_ENABLED   __HAL_RCC_SYSCFG_IS_CLK_ENABLED"

.SS "#define __SYSCFG_RELEASE_RESET   \fB__HAL_RCC_SYSCFG_RELEASE_RESET\fP"

.SS "#define __TIM10_CLK_DISABLE   __HAL_RCC_TIM10_CLK_DISABLE"

.SS "#define __TIM10_CLK_ENABLE   __HAL_RCC_TIM10_CLK_ENABLE"

.SS "#define __TIM10_CLK_SLEEP_DISABLE   __HAL_RCC_TIM10_CLK_SLEEP_DISABLE"

.SS "#define __TIM10_CLK_SLEEP_ENABLE   __HAL_RCC_TIM10_CLK_SLEEP_ENABLE"

.SS "#define __TIM10_FORCE_RESET   __HAL_RCC_TIM10_FORCE_RESET"

.SS "#define __TIM10_RELEASE_RESET   __HAL_RCC_TIM10_RELEASE_RESET"

.SS "#define __TIM11_CLK_DISABLE   __HAL_RCC_TIM11_CLK_DISABLE"

.SS "#define __TIM11_CLK_ENABLE   __HAL_RCC_TIM11_CLK_ENABLE"

.SS "#define __TIM11_CLK_SLEEP_DISABLE   __HAL_RCC_TIM11_CLK_SLEEP_DISABLE"

.SS "#define __TIM11_CLK_SLEEP_ENABLE   __HAL_RCC_TIM11_CLK_SLEEP_ENABLE"

.SS "#define __TIM11_FORCE_RESET   __HAL_RCC_TIM11_FORCE_RESET"

.SS "#define __TIM11_RELEASE_RESET   __HAL_RCC_TIM11_RELEASE_RESET"

.SS "#define __TIM12_CLK_DISABLE   __HAL_RCC_TIM12_CLK_DISABLE"

.SS "#define __TIM12_CLK_ENABLE   __HAL_RCC_TIM12_CLK_ENABLE"

.SS "#define __TIM12_CLK_SLEEP_DISABLE   __HAL_RCC_TIM12_CLK_SLEEP_DISABLE"

.SS "#define __TIM12_CLK_SLEEP_ENABLE   __HAL_RCC_TIM12_CLK_SLEEP_ENABLE"

.SS "#define __TIM12_FORCE_RESET   __HAL_RCC_TIM12_FORCE_RESET"

.SS "#define __TIM12_IS_CLK_DISABLED   __HAL_RCC_TIM12_IS_CLK_DISABLED"

.SS "#define __TIM12_IS_CLK_ENABLED   __HAL_RCC_TIM12_IS_CLK_ENABLED"

.SS "#define __TIM12_RELEASE_RESET   __HAL_RCC_TIM12_RELEASE_RESET"

.SS "#define __TIM13_CLK_DISABLE   __HAL_RCC_TIM13_CLK_DISABLE"

.SS "#define __TIM13_CLK_ENABLE   __HAL_RCC_TIM13_CLK_ENABLE"

.SS "#define __TIM13_CLK_SLEEP_DISABLE   __HAL_RCC_TIM13_CLK_SLEEP_DISABLE"

.SS "#define __TIM13_CLK_SLEEP_ENABLE   __HAL_RCC_TIM13_CLK_SLEEP_ENABLE"

.SS "#define __TIM13_FORCE_RESET   __HAL_RCC_TIM13_FORCE_RESET"

.SS "#define __TIM13_IS_CLK_DISABLED   __HAL_RCC_TIM13_IS_CLK_DISABLED"

.SS "#define __TIM13_IS_CLK_ENABLED   __HAL_RCC_TIM13_IS_CLK_ENABLED"

.SS "#define __TIM13_RELEASE_RESET   __HAL_RCC_TIM13_RELEASE_RESET"

.SS "#define __TIM14_CLK_DISABLE   __HAL_RCC_TIM14_CLK_DISABLE"

.SS "#define __TIM14_CLK_ENABLE   __HAL_RCC_TIM14_CLK_ENABLE"

.SS "#define __TIM14_CLK_SLEEP_DISABLE   __HAL_RCC_TIM14_CLK_SLEEP_DISABLE"

.SS "#define __TIM14_CLK_SLEEP_ENABLE   __HAL_RCC_TIM14_CLK_SLEEP_ENABLE"

.SS "#define __TIM14_FORCE_RESET   __HAL_RCC_TIM14_FORCE_RESET"

.SS "#define __TIM14_IS_CLK_DISABLED   __HAL_RCC_TIM14_IS_CLK_DISABLED"

.SS "#define __TIM14_IS_CLK_ENABLED   __HAL_RCC_TIM14_IS_CLK_ENABLED"

.SS "#define __TIM14_RELEASE_RESET   __HAL_RCC_TIM14_RELEASE_RESET"

.SS "#define __TIM15_CLK_DISABLE   __HAL_RCC_TIM15_CLK_DISABLE"

.SS "#define __TIM15_CLK_ENABLE   __HAL_RCC_TIM15_CLK_ENABLE"

.SS "#define __TIM15_CLK_SLEEP_DISABLE   __HAL_RCC_TIM15_CLK_SLEEP_DISABLE"

.SS "#define __TIM15_CLK_SLEEP_ENABLE   __HAL_RCC_TIM15_CLK_SLEEP_ENABLE"

.SS "#define __TIM15_FORCE_RESET   __HAL_RCC_TIM15_FORCE_RESET"

.SS "#define __TIM15_IS_CLK_DISABLED   __HAL_RCC_TIM15_IS_CLK_DISABLED"

.SS "#define __TIM15_IS_CLK_ENABLED   __HAL_RCC_TIM15_IS_CLK_ENABLED"

.SS "#define __TIM15_RELEASE_RESET   __HAL_RCC_TIM15_RELEASE_RESET"

.SS "#define __TIM16_CLK_DISABLE   __HAL_RCC_TIM16_CLK_DISABLE"

.SS "#define __TIM16_CLK_ENABLE   __HAL_RCC_TIM16_CLK_ENABLE"

.SS "#define __TIM16_CLK_SLEEP_DISABLE   __HAL_RCC_TIM16_CLK_SLEEP_DISABLE"

.SS "#define __TIM16_CLK_SLEEP_ENABLE   __HAL_RCC_TIM16_CLK_SLEEP_ENABLE"

.SS "#define __TIM16_FORCE_RESET   __HAL_RCC_TIM16_FORCE_RESET"

.SS "#define __TIM16_IS_CLK_DISABLED   __HAL_RCC_TIM16_IS_CLK_DISABLED"

.SS "#define __TIM16_IS_CLK_ENABLED   __HAL_RCC_TIM16_IS_CLK_ENABLED"

.SS "#define __TIM16_RELEASE_RESET   __HAL_RCC_TIM16_RELEASE_RESET"

.SS "#define __TIM17_CLK_DISABLE   __HAL_RCC_TIM17_CLK_DISABLE"

.SS "#define __TIM17_CLK_ENABLE   __HAL_RCC_TIM17_CLK_ENABLE"

.SS "#define __TIM17_CLK_SLEEP_DISABLE   __HAL_RCC_TIM17_CLK_SLEEP_DISABLE"

.SS "#define __TIM17_CLK_SLEEP_ENABLE   __HAL_RCC_TIM17_CLK_SLEEP_ENABLE"

.SS "#define __TIM17_FORCE_RESET   __HAL_RCC_TIM17_FORCE_RESET"

.SS "#define __TIM17_IS_CLK_DISABLED   __HAL_RCC_TIM17_IS_CLK_DISABLED"

.SS "#define __TIM17_IS_CLK_ENABLED   __HAL_RCC_TIM17_IS_CLK_ENABLED"

.SS "#define __TIM17_RELEASE_RESET   __HAL_RCC_TIM17_RELEASE_RESET"

.SS "#define __TIM18_CLK_DISABLE   __HAL_RCC_TIM18_CLK_DISABLE"

.SS "#define __TIM18_CLK_ENABLE   __HAL_RCC_TIM18_CLK_ENABLE"

.SS "#define __TIM18_FORCE_RESET   __HAL_RCC_TIM18_FORCE_RESET"

.SS "#define __TIM18_IS_CLK_DISABLED   __HAL_RCC_TIM18_IS_CLK_DISABLED"

.SS "#define __TIM18_IS_CLK_ENABLED   __HAL_RCC_TIM18_IS_CLK_ENABLED"

.SS "#define __TIM18_RELEASE_RESET   __HAL_RCC_TIM18_RELEASE_RESET"

.SS "#define __TIM19_CLK_DISABLE   __HAL_RCC_TIM19_CLK_DISABLE"

.SS "#define __TIM19_CLK_ENABLE   __HAL_RCC_TIM19_CLK_ENABLE"

.SS "#define __TIM19_FORCE_RESET   __HAL_RCC_TIM19_FORCE_RESET"

.SS "#define __TIM19_IS_CLK_DISABLED   __HAL_RCC_TIM19_IS_CLK_DISABLED"

.SS "#define __TIM19_IS_CLK_ENABLED   __HAL_RCC_TIM19_IS_CLK_ENABLED"

.SS "#define __TIM19_RELEASE_RESET   __HAL_RCC_TIM19_RELEASE_RESET"

.SS "#define __TIM1_CLK_DISABLE   \fB__HAL_RCC_TIM1_CLK_DISABLE\fP"

.SS "#define __TIM1_CLK_ENABLE   \fB__HAL_RCC_TIM1_CLK_ENABLE\fP"

.SS "#define __TIM1_CLK_SLEEP_DISABLE   __HAL_RCC_TIM1_CLK_SLEEP_DISABLE"

.SS "#define __TIM1_CLK_SLEEP_ENABLE   __HAL_RCC_TIM1_CLK_SLEEP_ENABLE"

.SS "#define __TIM1_FORCE_RESET   \fB__HAL_RCC_TIM1_FORCE_RESET\fP"

.SS "#define __TIM1_IS_CLK_DISABLED   \fB__HAL_RCC_TIM1_IS_CLK_DISABLED\fP"

.SS "#define __TIM1_IS_CLK_ENABLED   \fB__HAL_RCC_TIM1_IS_CLK_ENABLED\fP"

.SS "#define __TIM1_RELEASE_RESET   \fB__HAL_RCC_TIM1_RELEASE_RESET\fP"

.SS "#define __TIM20_CLK_DISABLE   __HAL_RCC_TIM20_CLK_DISABLE"

.SS "#define __TIM20_CLK_ENABLE   __HAL_RCC_TIM20_CLK_ENABLE"

.SS "#define __TIM20_FORCE_RESET   __HAL_RCC_TIM20_FORCE_RESET"

.SS "#define __TIM20_IS_CLK_DISABLED   __HAL_RCC_TIM20_IS_CLK_DISABLED"

.SS "#define __TIM20_IS_CLK_ENABLED   __HAL_RCC_TIM20_IS_CLK_ENABLED"

.SS "#define __TIM20_RELEASE_RESET   __HAL_RCC_TIM20_RELEASE_RESET"

.SS "#define __TIM21_CLK_DISABLE   __HAL_RCC_TIM21_CLK_DISABLE"

.SS "#define __TIM21_CLK_ENABLE   __HAL_RCC_TIM21_CLK_ENABLE"

.SS "#define __TIM21_CLK_SLEEP_DISABLE   __HAL_RCC_TIM21_CLK_SLEEP_DISABLE"

.SS "#define __TIM21_CLK_SLEEP_ENABLE   __HAL_RCC_TIM21_CLK_SLEEP_ENABLE"

.SS "#define __TIM21_FORCE_RESET   __HAL_RCC_TIM21_FORCE_RESET"

.SS "#define __TIM21_RELEASE_RESET   __HAL_RCC_TIM21_RELEASE_RESET"

.SS "#define __TIM22_CLK_DISABLE   __HAL_RCC_TIM22_CLK_DISABLE"

.SS "#define __TIM22_CLK_ENABLE   __HAL_RCC_TIM22_CLK_ENABLE"

.SS "#define __TIM22_CLK_SLEEP_DISABLE   __HAL_RCC_TIM22_CLK_SLEEP_DISABLE"

.SS "#define __TIM22_CLK_SLEEP_ENABLE   __HAL_RCC_TIM22_CLK_SLEEP_ENABLE"

.SS "#define __TIM22_FORCE_RESET   __HAL_RCC_TIM22_FORCE_RESET"

.SS "#define __TIM22_RELEASE_RESET   __HAL_RCC_TIM22_RELEASE_RESET"

.SS "#define __TIM2_CLK_DISABLE   \fB__HAL_RCC_TIM2_CLK_DISABLE\fP"

.SS "#define __TIM2_CLK_ENABLE   \fB__HAL_RCC_TIM2_CLK_ENABLE\fP"

.SS "#define __TIM2_CLK_SLEEP_DISABLE   __HAL_RCC_TIM2_CLK_SLEEP_DISABLE"

.SS "#define __TIM2_CLK_SLEEP_ENABLE   __HAL_RCC_TIM2_CLK_SLEEP_ENABLE"

.SS "#define __TIM2_FORCE_RESET   \fB__HAL_RCC_TIM2_FORCE_RESET\fP"

.SS "#define __TIM2_IS_CLK_DISABLED   \fB__HAL_RCC_TIM2_IS_CLK_DISABLED\fP"

.SS "#define __TIM2_IS_CLK_ENABLED   \fB__HAL_RCC_TIM2_IS_CLK_ENABLED\fP"

.SS "#define __TIM2_RELEASE_RESET   \fB__HAL_RCC_TIM2_RELEASE_RESET\fP"

.SS "#define __TIM3_CLK_DISABLE   \fB__HAL_RCC_TIM3_CLK_DISABLE\fP"

.SS "#define __TIM3_CLK_ENABLE   \fB__HAL_RCC_TIM3_CLK_ENABLE\fP"

.SS "#define __TIM3_CLK_SLEEP_DISABLE   __HAL_RCC_TIM3_CLK_SLEEP_DISABLE"

.SS "#define __TIM3_CLK_SLEEP_ENABLE   __HAL_RCC_TIM3_CLK_SLEEP_ENABLE"

.SS "#define __TIM3_FORCE_RESET   \fB__HAL_RCC_TIM3_FORCE_RESET\fP"

.SS "#define __TIM3_IS_CLK_DISABLED   \fB__HAL_RCC_TIM3_IS_CLK_DISABLED\fP"

.SS "#define __TIM3_IS_CLK_ENABLED   \fB__HAL_RCC_TIM3_IS_CLK_ENABLED\fP"

.SS "#define __TIM3_RELEASE_RESET   \fB__HAL_RCC_TIM3_RELEASE_RESET\fP"

.SS "#define __TIM4_CLK_DISABLE   __HAL_RCC_TIM4_CLK_DISABLE"

.SS "#define __TIM4_CLK_ENABLE   __HAL_RCC_TIM4_CLK_ENABLE"

.SS "#define __TIM4_CLK_SLEEP_DISABLE   __HAL_RCC_TIM4_CLK_SLEEP_DISABLE"

.SS "#define __TIM4_CLK_SLEEP_ENABLE   __HAL_RCC_TIM4_CLK_SLEEP_ENABLE"

.SS "#define __TIM4_FORCE_RESET   __HAL_RCC_TIM4_FORCE_RESET"

.SS "#define __TIM4_IS_CLK_DISABLED   __HAL_RCC_TIM4_IS_CLK_DISABLED"

.SS "#define __TIM4_IS_CLK_ENABLED   __HAL_RCC_TIM4_IS_CLK_ENABLED"

.SS "#define __TIM4_RELEASE_RESET   __HAL_RCC_TIM4_RELEASE_RESET"

.SS "#define __TIM5_CLK_DISABLE   __HAL_RCC_TIM5_CLK_DISABLE"

.SS "#define __TIM5_CLK_ENABLE   __HAL_RCC_TIM5_CLK_ENABLE"

.SS "#define __TIM5_CLK_SLEEP_DISABLE   __HAL_RCC_TIM5_CLK_SLEEP_DISABLE"

.SS "#define __TIM5_CLK_SLEEP_ENABLE   __HAL_RCC_TIM5_CLK_SLEEP_ENABLE"

.SS "#define __TIM5_FORCE_RESET   __HAL_RCC_TIM5_FORCE_RESET"

.SS "#define __TIM5_IS_CLK_DISABLED   __HAL_RCC_TIM5_IS_CLK_DISABLED"

.SS "#define __TIM5_IS_CLK_ENABLED   __HAL_RCC_TIM5_IS_CLK_ENABLED"

.SS "#define __TIM5_RELEASE_RESET   __HAL_RCC_TIM5_RELEASE_RESET"

.SS "#define __TIM6_CLK_DISABLE   __HAL_RCC_TIM6_CLK_DISABLE"

.SS "#define __TIM6_CLK_ENABLE   __HAL_RCC_TIM6_CLK_ENABLE"

.SS "#define __TIM6_CLK_SLEEP_DISABLE   __HAL_RCC_TIM6_CLK_SLEEP_DISABLE"

.SS "#define __TIM6_CLK_SLEEP_ENABLE   __HAL_RCC_TIM6_CLK_SLEEP_ENABLE"

.SS "#define __TIM6_FORCE_RESET   __HAL_RCC_TIM6_FORCE_RESET"

.SS "#define __TIM6_IS_CLK_DISABLED   __HAL_RCC_TIM6_IS_CLK_DISABLED"

.SS "#define __TIM6_IS_CLK_ENABLED   __HAL_RCC_TIM6_IS_CLK_ENABLED"

.SS "#define __TIM6_RELEASE_RESET   __HAL_RCC_TIM6_RELEASE_RESET"

.SS "#define __TIM7_CLK_DISABLE   __HAL_RCC_TIM7_CLK_DISABLE"

.SS "#define __TIM7_CLK_ENABLE   __HAL_RCC_TIM7_CLK_ENABLE"

.SS "#define __TIM7_CLK_SLEEP_DISABLE   __HAL_RCC_TIM7_CLK_SLEEP_DISABLE"

.SS "#define __TIM7_CLK_SLEEP_ENABLE   __HAL_RCC_TIM7_CLK_SLEEP_ENABLE"

.SS "#define __TIM7_FORCE_RESET   __HAL_RCC_TIM7_FORCE_RESET"

.SS "#define __TIM7_IS_CLK_DISABLED   __HAL_RCC_TIM7_IS_CLK_DISABLED"

.SS "#define __TIM7_IS_CLK_ENABLED   __HAL_RCC_TIM7_IS_CLK_ENABLED"

.SS "#define __TIM7_RELEASE_RESET   __HAL_RCC_TIM7_RELEASE_RESET"

.SS "#define __TIM8_CLK_DISABLE   __HAL_RCC_TIM8_CLK_DISABLE"

.SS "#define __TIM8_CLK_ENABLE   __HAL_RCC_TIM8_CLK_ENABLE"

.SS "#define __TIM8_CLK_SLEEP_DISABLE   __HAL_RCC_TIM8_CLK_SLEEP_DISABLE"

.SS "#define __TIM8_CLK_SLEEP_ENABLE   __HAL_RCC_TIM8_CLK_SLEEP_ENABLE"

.SS "#define __TIM8_FORCE_RESET   __HAL_RCC_TIM8_FORCE_RESET"

.SS "#define __TIM8_IS_CLK_DISABLED   __HAL_RCC_TIM8_IS_CLK_DISABLED"

.SS "#define __TIM8_IS_CLK_ENABLED   __HAL_RCC_TIM8_IS_CLK_ENABLED"

.SS "#define __TIM8_RELEASE_RESET   __HAL_RCC_TIM8_RELEASE_RESET"

.SS "#define __TIM9_CLK_DISABLE   __HAL_RCC_TIM9_CLK_DISABLE"

.SS "#define __TIM9_CLK_ENABLE   __HAL_RCC_TIM9_CLK_ENABLE"

.SS "#define __TIM9_CLK_SLEEP_DISABLE   __HAL_RCC_TIM9_CLK_SLEEP_DISABLE"

.SS "#define __TIM9_CLK_SLEEP_ENABLE   __HAL_RCC_TIM9_CLK_SLEEP_ENABLE"

.SS "#define __TIM9_FORCE_RESET   __HAL_RCC_TIM9_FORCE_RESET"

.SS "#define __TIM9_RELEASE_RESET   __HAL_RCC_TIM9_RELEASE_RESET"

.SS "#define __TSC_CLK_DISABLE   __HAL_RCC_TSC_CLK_DISABLE"

.SS "#define __TSC_CLK_ENABLE   __HAL_RCC_TSC_CLK_ENABLE"

.SS "#define __TSC_CLK_SLEEP_DISABLE   __HAL_RCC_TSC_CLK_SLEEP_DISABLE"

.SS "#define __TSC_CLK_SLEEP_ENABLE   __HAL_RCC_TSC_CLK_SLEEP_ENABLE"

.SS "#define __TSC_FORCE_RESET   __HAL_RCC_TSC_FORCE_RESET"

.SS "#define __TSC_IS_CLK_DISABLED   __HAL_RCC_TSC_IS_CLK_DISABLED"

.SS "#define __TSC_IS_CLK_ENABLED   __HAL_RCC_TSC_IS_CLK_ENABLED"

.SS "#define __TSC_RELEASE_RESET   __HAL_RCC_TSC_RELEASE_RESET"

.SS "#define __UART4_CLK_DISABLE   __HAL_RCC_UART4_CLK_DISABLE"

.SS "#define __UART4_CLK_ENABLE   __HAL_RCC_UART4_CLK_ENABLE"

.SS "#define __UART4_CLK_SLEEP_DISABLE   __HAL_RCC_UART4_CLK_SLEEP_DISABLE"

.SS "#define __UART4_CLK_SLEEP_ENABLE   __HAL_RCC_UART4_CLK_SLEEP_ENABLE"

.SS "#define __UART4_FORCE_RESET   __HAL_RCC_UART4_FORCE_RESET"

.SS "#define __UART4_IS_CLK_DISABLED   __HAL_RCC_UART4_IS_CLK_DISABLED"

.SS "#define __UART4_IS_CLK_ENABLED   __HAL_RCC_UART4_IS_CLK_ENABLED"

.SS "#define __UART4_RELEASE_RESET   __HAL_RCC_UART4_RELEASE_RESET"

.SS "#define __UART5_CLK_DISABLE   __HAL_RCC_UART5_CLK_DISABLE"

.SS "#define __UART5_CLK_ENABLE   __HAL_RCC_UART5_CLK_ENABLE"

.SS "#define __UART5_CLK_SLEEP_DISABLE   __HAL_RCC_UART5_CLK_SLEEP_DISABLE"

.SS "#define __UART5_CLK_SLEEP_ENABLE   __HAL_RCC_UART5_CLK_SLEEP_ENABLE"

.SS "#define __UART5_FORCE_RESET   __HAL_RCC_UART5_FORCE_RESET"

.SS "#define __UART5_IS_CLK_DISABLED   __HAL_RCC_UART5_IS_CLK_DISABLED"

.SS "#define __UART5_IS_CLK_ENABLED   __HAL_RCC_UART5_IS_CLK_ENABLED"

.SS "#define __UART5_RELEASE_RESET   __HAL_RCC_UART5_RELEASE_RESET"

.SS "#define __UART7_CLK_DISABLE   __HAL_RCC_UART7_CLK_DISABLE"

.SS "#define __UART7_CLK_ENABLE   __HAL_RCC_UART7_CLK_ENABLE"

.SS "#define __UART7_CLK_SLEEP_DISABLE   __HAL_RCC_UART7_CLK_SLEEP_DISABLE"

.SS "#define __UART7_CLK_SLEEP_ENABLE   __HAL_RCC_UART7_CLK_SLEEP_ENABLE"

.SS "#define __UART7_FORCE_RESET   __HAL_RCC_UART7_FORCE_RESET"

.SS "#define __UART7_RELEASE_RESET   __HAL_RCC_UART7_RELEASE_RESET"

.SS "#define __UART8_CLK_DISABLE   __HAL_RCC_UART8_CLK_DISABLE"

.SS "#define __UART8_CLK_ENABLE   __HAL_RCC_UART8_CLK_ENABLE"

.SS "#define __UART8_CLK_SLEEP_DISABLE   __HAL_RCC_UART8_CLK_SLEEP_DISABLE"

.SS "#define __UART8_CLK_SLEEP_ENABLE   __HAL_RCC_UART8_CLK_SLEEP_ENABLE"

.SS "#define __UART8_FORCE_RESET   __HAL_RCC_UART8_FORCE_RESET"

.SS "#define __UART8_RELEASE_RESET   __HAL_RCC_UART8_RELEASE_RESET"

.SS "#define __USART1_CLK_DISABLE   \fB__HAL_RCC_USART1_CLK_DISABLE\fP"

.SS "#define __USART1_CLK_ENABLE   \fB__HAL_RCC_USART1_CLK_ENABLE\fP"

.SS "#define __USART1_CLK_SLEEP_DISABLE   __HAL_RCC_USART1_CLK_SLEEP_DISABLE"

.SS "#define __USART1_CLK_SLEEP_ENABLE   __HAL_RCC_USART1_CLK_SLEEP_ENABLE"

.SS "#define __USART1_FORCE_RESET   \fB__HAL_RCC_USART1_FORCE_RESET\fP"

.SS "#define __USART1_IS_CLK_DISABLED   \fB__HAL_RCC_USART1_IS_CLK_DISABLED\fP"

.SS "#define __USART1_IS_CLK_ENABLED   \fB__HAL_RCC_USART1_IS_CLK_ENABLED\fP"

.SS "#define __USART1_RELEASE_RESET   \fB__HAL_RCC_USART1_RELEASE_RESET\fP"

.SS "#define __USART2_CLK_DISABLE   \fB__HAL_RCC_USART2_CLK_DISABLE\fP"

.SS "#define __USART2_CLK_ENABLE   \fB__HAL_RCC_USART2_CLK_ENABLE\fP"

.SS "#define __USART2_CLK_SLEEP_DISABLE   __HAL_RCC_USART2_CLK_SLEEP_DISABLE"

.SS "#define __USART2_CLK_SLEEP_ENABLE   __HAL_RCC_USART2_CLK_SLEEP_ENABLE"

.SS "#define __USART2_FORCE_RESET   \fB__HAL_RCC_USART2_FORCE_RESET\fP"

.SS "#define __USART2_IS_CLK_DISABLED   \fB__HAL_RCC_USART2_IS_CLK_DISABLED\fP"

.SS "#define __USART2_IS_CLK_ENABLED   \fB__HAL_RCC_USART2_IS_CLK_ENABLED\fP"

.SS "#define __USART2_RELEASE_RESET   \fB__HAL_RCC_USART2_RELEASE_RESET\fP"

.SS "#define __USART3_CLK_DISABLE   __HAL_RCC_USART3_CLK_DISABLE"

.SS "#define __USART3_CLK_ENABLE   __HAL_RCC_USART3_CLK_ENABLE"

.SS "#define __USART3_CLK_SLEEP_DISABLE   __HAL_RCC_USART3_CLK_SLEEP_DISABLE"

.SS "#define __USART3_CLK_SLEEP_ENABLE   __HAL_RCC_USART3_CLK_SLEEP_ENABLE"

.SS "#define __USART3_FORCE_RESET   __HAL_RCC_USART3_FORCE_RESET"

.SS "#define __USART3_IS_CLK_DISABLED   __HAL_RCC_USART3_IS_CLK_DISABLED"

.SS "#define __USART3_IS_CLK_ENABLED   __HAL_RCC_USART3_IS_CLK_ENABLED"

.SS "#define __USART3_RELEASE_RESET   __HAL_RCC_USART3_RELEASE_RESET"

.SS "#define __USART4_CLK_DISABLE   __HAL_RCC_UART4_CLK_DISABLE"

.SS "#define __USART4_CLK_ENABLE   __HAL_RCC_UART4_CLK_ENABLE"

.SS "#define __USART4_CLK_SLEEP_DISABLE   __HAL_RCC_UART4_CLK_SLEEP_DISABLE"

.SS "#define __USART4_CLK_SLEEP_ENABLE   __HAL_RCC_UART4_CLK_SLEEP_ENABLE"

.SS "#define __USART4_FORCE_RESET   __HAL_RCC_UART4_FORCE_RESET"

.SS "#define __USART4_RELEASE_RESET   __HAL_RCC_UART4_RELEASE_RESET"

.SS "#define __USART5_CLK_DISABLE   __HAL_RCC_UART5_CLK_DISABLE"

.SS "#define __USART5_CLK_ENABLE   __HAL_RCC_UART5_CLK_ENABLE"

.SS "#define __USART5_CLK_SLEEP_DISABLE   __HAL_RCC_UART5_CLK_SLEEP_DISABLE"

.SS "#define __USART5_CLK_SLEEP_ENABLE   __HAL_RCC_UART5_CLK_SLEEP_ENABLE"

.SS "#define __USART5_FORCE_RESET   __HAL_RCC_UART5_FORCE_RESET"

.SS "#define __USART5_RELEASE_RESET   __HAL_RCC_UART5_RELEASE_RESET"

.SS "#define __USART6_CLK_DISABLE   __HAL_RCC_USART6_CLK_DISABLE"

.SS "#define __USART6_CLK_ENABLE   __HAL_RCC_USART6_CLK_ENABLE"

.SS "#define __USART6_CLK_SLEEP_DISABLE   __HAL_RCC_USART6_CLK_SLEEP_DISABLE"

.SS "#define __USART6_CLK_SLEEP_ENABLE   __HAL_RCC_USART6_CLK_SLEEP_ENABLE"

.SS "#define __USART6_FORCE_RESET   __HAL_RCC_USART6_FORCE_RESET"

.SS "#define __USART6_RELEASE_RESET   __HAL_RCC_USART6_RELEASE_RESET"

.SS "#define __USART7_CLK_DISABLE   __HAL_RCC_UART7_CLK_DISABLE"

.SS "#define __USART7_CLK_ENABLE   __HAL_RCC_UART7_CLK_ENABLE"

.SS "#define __USART7_FORCE_RESET   __HAL_RCC_UART7_FORCE_RESET"

.SS "#define __USART7_RELEASE_RESET   __HAL_RCC_UART7_RELEASE_RESET"

.SS "#define __USART8_CLK_DISABLE   __HAL_RCC_UART8_CLK_DISABLE"

.SS "#define __USART8_CLK_ENABLE   __HAL_RCC_UART8_CLK_ENABLE"

.SS "#define __USART8_FORCE_RESET   __HAL_RCC_UART8_FORCE_RESET"

.SS "#define __USART8_RELEASE_RESET   __HAL_RCC_UART8_RELEASE_RESET"

.SS "#define __USB_CLK_DISABLE   __HAL_RCC_USB_CLK_DISABLE"

.SS "#define __USB_CLK_ENABLE   __HAL_RCC_USB_CLK_ENABLE"

.SS "#define __USB_CLK_SLEEP_DISABLE   __HAL_RCC_USB_CLK_SLEEP_DISABLE"

.SS "#define __USB_CLK_SLEEP_ENABLE   __HAL_RCC_USB_CLK_SLEEP_ENABLE"

.SS "#define __USB_FORCE_RESET   __HAL_RCC_USB_FORCE_RESET"

.SS "#define __USB_IS_CLK_DISABLED   __HAL_RCC_USB_IS_CLK_DISABLED"

.SS "#define __USB_IS_CLK_ENABLED   __HAL_RCC_USB_IS_CLK_ENABLED"

.SS "#define __USB_OTG_FS_CLK_DISABLE   __HAL_RCC_USB_OTG_FS_CLK_DISABLE"

.SS "#define __USB_OTG_FS_CLK_ENABLE   __HAL_RCC_USB_OTG_FS_CLK_ENABLE"

.SS "#define __USB_OTG_FS_CLK_SLEEP_DISABLE   __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE"

.SS "#define __USB_OTG_FS_CLK_SLEEP_ENABLE   __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE"

.SS "#define __USB_OTG_FS_FORCE_RESET   __HAL_RCC_USB_OTG_FS_FORCE_RESET"

.SS "#define __USB_OTG_FS_RELEASE_RESET   __HAL_RCC_USB_OTG_FS_RELEASE_RESET"

.SS "#define __USB_OTG_HS_CLK_DISABLE   __HAL_RCC_USB_OTG_HS_CLK_DISABLE"

.SS "#define __USB_OTG_HS_CLK_ENABLE   __HAL_RCC_USB_OTG_HS_CLK_ENABLE"

.SS "#define __USB_OTG_HS_ULPI_CLK_DISABLE   __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE"

.SS "#define __USB_OTG_HS_ULPI_CLK_ENABLE   __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE"

.SS "#define __USB_RELEASE_RESET   __HAL_RCC_USB_RELEASE_RESET"

.SS "#define __WWDG_CLK_DISABLE   \fB__HAL_RCC_WWDG_CLK_DISABLE\fP"

.SS "#define __WWDG_CLK_ENABLE   \fB__HAL_RCC_WWDG_CLK_ENABLE\fP"

.SS "#define __WWDG_CLK_SLEEP_DISABLE   __HAL_RCC_WWDG_CLK_SLEEP_DISABLE"

.SS "#define __WWDG_CLK_SLEEP_ENABLE   __HAL_RCC_WWDG_CLK_SLEEP_ENABLE"

.SS "#define __WWDG_FORCE_RESET   \fB__HAL_RCC_WWDG_FORCE_RESET\fP"

.SS "#define __WWDG_IS_CLK_DISABLED   \fB__HAL_RCC_WWDG_IS_CLK_DISABLED\fP"

.SS "#define __WWDG_IS_CLK_ENABLED   \fB__HAL_RCC_WWDG_IS_CLK_ENABLED\fP"

.SS "#define __WWDG_RELEASE_RESET   \fB__HAL_RCC_WWDG_RELEASE_RESET\fP"

.SS "#define BDCR_BDRST_BB   \fBRCC_BDCR_BDRST_BB\fP"

.SS "#define BDCR_BYTE0_ADDRESS   RCC_BDCR_BYTE0_ADDRESS"

.SS "#define BDCR_RTCEN_BB   \fBRCC_BDCR_RTCEN_BB\fP"

.SS "#define BDRST_BitNumber   \fBRCC_BDRST_BIT_NUMBER\fP"

.SS "#define BDRST_BITNUMBER   \fBRCC_BDRST_BIT_NUMBER\fP"

.SS "#define CFGR_I2SSRC_BB   RCC_CFGR_I2SSRC_BB"

.SS "#define CIR_BYTE1_ADDRESS   \fBRCC_CIR_BYTE1_ADDRESS\fP"

.SS "#define CIR_BYTE2_ADDRESS   \fBRCC_CIR_BYTE2_ADDRESS\fP"

.SS "#define CR_BYTE2_ADDRESS   \fBRCC_CR_BYTE2_ADDRESS\fP"

.SS "#define CR_CSSON_BB   \fBRCC_CR_CSSON_BB\fP"

.SS "#define CR_HSEON_BB   \fBRCC_CR_HSEON_BB\fP"

.SS "#define CR_HSION_BB   \fBRCC_CR_HSION_BB\fP"

.SS "#define CR_MSION_BB   RCC_CR_MSION_BB"

.SS "#define CR_PLLI2SON_BB   RCC_CR_PLLI2SON_BB"

.SS "#define CR_PLLON_BB   \fBRCC_CR_PLLON_BB\fP"

.SS "#define CR_PLLSAION_BB   RCC_CR_PLLSAION_BB"

.SS "#define CSR_LSEBYP_BB   RCC_CSR_LSEBYP_BB"

.SS "#define CSR_LSEON_BB   RCC_CSR_LSEON_BB"

.SS "#define CSR_LSION_BB   \fBRCC_CSR_LSION_BB\fP"

.SS "#define CSR_RMVF_BB   \fBRCC_CSR_RMVF_BB\fP"

.SS "#define CSR_RTCEN_BB   RCC_CSR_RTCEN_BB"

.SS "#define CSR_RTCRST_BB   RCC_CSR_RTCRST_BB"

.SS "#define CSSON_BitNumber   \fBRCC_CSSON_BIT_NUMBER\fP"

.SS "#define CSSON_BITNUMBER   \fBRCC_CSSON_BIT_NUMBER\fP"

.SS "#define DBP_TIMEOUT_VALUE   \fBRCC_DBP_TIMEOUT_VALUE\fP"

.SS "#define DCKCFGR_TIMPRE_BB   RCC_DCKCFGR_TIMPRE_BB"

.SS "#define DfsdmClockSelection   Dfsdm1ClockSelection"

.SS "#define HAL_RC48_EnableBuffer_Cmd(cmd)   (((cmd)==\fBENABLE\fP) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())"

.SS "#define HAL_RCC_CCSCallback   \fBHAL_RCC_CSSCallback\fP"

.SS "#define HSEON_BitNumber   \fBRCC_HSEON_BIT_NUMBER\fP"

.SS "#define HSEON_BITNUMBER   \fBRCC_HSEON_BIT_NUMBER\fP"

.SS "#define HSION_BitNumber   \fBRCC_HSION_BIT_NUMBER\fP"

.SS "#define HSION_BITNUMBER   \fBRCC_HSION_BIT_NUMBER\fP"

.SS "#define I2SSRC_BitNumber   RCC_I2SSRC_BIT_NUMBER"

.SS "#define IS_RCC_CK48CLKSOURCE   IS_RCC_CLK48CLKSOURCE"

.SS "#define IS_RCC_HCLK_DIV   \fBIS_RCC_PCLK\fP"

.SS "#define IS_RCC_MCOSOURCE   \fBIS_RCC_MCO1SOURCE\fP"

.SS "#define IS_RCC_MSIRANGE   IS_RCC_MSI_CLOCK_RANGE"

.SS "#define IS_RCC_PERIPHCLK   \fBIS_RCC_PERIPHCLOCK\fP"

.SS "#define IS_RCC_RTCCLK_SOURCE   \fBIS_RCC_RTCCLKSOURCE\fP"

.SS "#define IS_RCC_SYSCLK_DIV   \fBIS_RCC_HCLK\fP"

.SS "#define LSE_TIMEOUT_VALUE   \fBRCC_LSE_TIMEOUT_VALUE\fP"

.SS "#define LSEBYP_BITNUMBER   \fBRCC_LSEBYP_BIT_NUMBER\fP"

.SS "#define LSEON_BitNumber   \fBRCC_LSEON_BIT_NUMBER\fP"

.SS "#define LSEON_BITNUMBER   \fBRCC_LSEON_BIT_NUMBER\fP"

.SS "#define LSION_BitNumber   \fBRCC_LSION_BIT_NUMBER\fP"

.SS "#define LSION_BITNUMBER   \fBRCC_LSION_BIT_NUMBER\fP"

.SS "#define MSION_BITNUMBER   RCC_MSION_BIT_NUMBER"

.SS "#define PLLI2SON_BitNumber   RCC_PLLI2SON_BIT_NUMBER"

.SS "#define PLLON_BitNumber   \fBRCC_PLLON_BIT_NUMBER\fP"

.SS "#define PLLON_BITNUMBER   \fBRCC_PLLON_BIT_NUMBER\fP"

.SS "#define PLLSAION_BitNumber   RCC_PLLSAION_BIT_NUMBER"

.SS "#define RCC_CK48CLKSOURCE_PLLI2SQ   RCC_CLK48CLKSOURCE_PLLI2SQ"

.SS "#define RCC_CK48CLKSOURCE_PLLQ   RCC_CLK48CLKSOURCE_PLLQ"

.SS "#define RCC_CK48CLKSOURCE_PLLSAIP   RCC_CLK48CLKSOURCE_PLLSAIP"

.SS "#define RCC_CR2_HSI14TRIM_BitNumber   RCC_HSI14TRIM_BIT_NUMBER"

.SS "#define RCC_CRS_SYNCWARM   RCC_CRS_SYNCWARN"

.SS "#define RCC_CRS_TRIMOV   RCC_CRS_TRIMOVF"

.SS "#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1   RCC_DFSDM1AUDIOCLKSOURCE_I2S1"

.SS "#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2   RCC_DFSDM1AUDIOCLKSOURCE_I2S2"

.SS "#define RCC_DFSDM1CLKSOURCE_APB2   RCC_DFSDM1CLKSOURCE_PCLK2"

.SS "#define RCC_DFSDM1CLKSOURCE_PCLK   RCC_DFSDM1CLKSOURCE_PCLK2"

.SS "#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1   RCC_DFSDM2AUDIOCLKSOURCE_I2S1"

.SS "#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2   RCC_DFSDM2AUDIOCLKSOURCE_I2S2"

.SS "#define RCC_DFSDM2CLKSOURCE_APB2   RCC_DFSDM2CLKSOURCE_PCLK2"

.SS "#define RCC_DFSDMCLKSOURCE_PCLK   RCC_DFSDM1CLKSOURCE_PCLK2"

.SS "#define RCC_DFSDMCLKSOURCE_SYSCLK   RCC_DFSDM1CLKSOURCE_SYSCLK"

.SS "#define RCC_FMPI2C1CLKSOURCE_APB   RCC_FMPI2C1CLKSOURCE_PCLK1"

.SS "#define RCC_IT_CSSHSE   \fBRCC_IT_CSS\fP"

.SS "#define RCC_IT_CSSLSE   RCC_IT_LSECSS"

.SS "#define RCC_IT_HSI14   RCC_IT_HSI14RDY"

.SS "#define RCC_LPTIM1CLKSOURCE_PCLK   RCC_LPTIM1CLKSOURCE_PCLK1"

.SS "#define RCC_LPTIM2CLKSOURCE_PCLK   RCC_LPTIM2CLKSOURCE_PCLK1"

.SS "#define RCC_MCO_DIV1   \fBRCC_MCODIV_1\fP"

.SS "#define RCC_MCO_DIV128   RCC_MCODIV_128"

.SS "#define RCC_MCO_DIV16   RCC_MCODIV_16"

.SS "#define RCC_MCO_DIV2   RCC_MCODIV_2"

.SS "#define RCC_MCO_DIV32   RCC_MCODIV_32"

.SS "#define RCC_MCO_DIV4   RCC_MCODIV_4"

.SS "#define RCC_MCO_DIV64   RCC_MCODIV_64"

.SS "#define RCC_MCO_DIV8   RCC_MCODIV_8"

.SS "#define RCC_MCO_NODIV   \fBRCC_MCODIV_1\fP"

.SS "#define RCC_MCOSOURCE_HSE   \fBRCC_MCO1SOURCE_HSE\fP"

.SS "#define RCC_MCOSOURCE_HSI   \fBRCC_MCO1SOURCE_HSI\fP"

.SS "#define RCC_MCOSOURCE_HSI14   RCC_MCO1SOURCE_HSI14"

.SS "#define RCC_MCOSOURCE_HSI48   RCC_MCO1SOURCE_HSI48"

.SS "#define RCC_MCOSOURCE_LSE   RCC_MCO1SOURCE_LSE"

.SS "#define RCC_MCOSOURCE_LSI   RCC_MCO1SOURCE_LSI"

.SS "#define RCC_MCOSOURCE_NONE   \fBRCC_MCO1SOURCE_NOCLOCK\fP"

.SS "#define RCC_MCOSOURCE_PLLCLK_DIV1   \fBRCC_MCO1SOURCE_PLLCLK\fP"

.SS "#define RCC_MCOSOURCE_PLLCLK_DIV2   RCC_MCO1SOURCE_PLLCLK_DIV2"

.SS "#define RCC_MCOSOURCE_PLLCLK_NODIV   \fBRCC_MCO1SOURCE_PLLCLK\fP"

.SS "#define RCC_MCOSOURCE_SYSCLK   \fBRCC_MCO1SOURCE_SYSCLK\fP"

.SS "#define RCC_PERIPHCLK_CK48   RCC_PERIPHCLK_CLK48"

.SS "#define RCC_PERIPHCLK_DFSDM   RCC_PERIPHCLK_DFSDM1"

.SS "#define RCC_PLLDIV_2   RCC_PLL_DIV2"

.SS "#define RCC_PLLDIV_3   RCC_PLL_DIV3"

.SS "#define RCC_PLLDIV_4   RCC_PLL_DIV4"

.SS "#define RCC_PLLMUL_12   \fBRCC_PLL_MUL12\fP"

.SS "#define RCC_PLLMUL_16   \fBRCC_PLL_MUL16\fP"

.SS "#define RCC_PLLMUL_24   RCC_PLL_MUL24"

.SS "#define RCC_PLLMUL_3   \fBRCC_PLL_MUL3\fP"

.SS "#define RCC_PLLMUL_32   RCC_PLL_MUL32"

.SS "#define RCC_PLLMUL_4   \fBRCC_PLL_MUL4\fP"

.SS "#define RCC_PLLMUL_48   RCC_PLL_MUL48"

.SS "#define RCC_PLLMUL_6   \fBRCC_PLL_MUL6\fP"

.SS "#define RCC_PLLMUL_8   \fBRCC_PLL_MUL8\fP"

.SS "#define RCC_RTCCLKSOURCE_NONE   \fBRCC_RTCCLKSOURCE_NO_CLK\fP"

.SS "#define RCC_SDIOCLKSOURCE_CK48   RCC_SDIOCLKSOURCE_CLK48"

.SS "#define RCC_StopWakeUpClock_HSI   RCC_STOP_WAKEUPCLOCK_HSI"

.SS "#define RCC_StopWakeUpClock_MSI   RCC_STOP_WAKEUPCLOCK_MSI"

.SS "#define RCC_SWPMI1CLKSOURCE_PCLK   RCC_SWPMI1CLKSOURCE_PCLK1"

.SS "#define RCC_USBCLK_MSI   RCC_USBCLKSOURCE_MSI"

.SS "#define RCC_USBCLK_PLL   RCC_USBCLKSOURCE_PLL"

.SS "#define RCC_USBCLK_PLLSAI1   RCC_USBCLKSOURCE_PLLSAI1"

.SS "#define RCC_USBCLKSOURCE_PLLCLK   RCC_USBCLKSOURCE_PLL"

.SS "#define RCC_USBPLLCLK_DIV1   RCC_USBCLKSOURCE_PLL"

.SS "#define RCC_USBPLLCLK_DIV1_5   RCC_USBCLKSOURCE_PLL_DIV1_5"

.SS "#define RCC_USBPLLCLK_DIV2   RCC_USBCLKSOURCE_PLL_DIV2"

.SS "#define RCC_USBPLLCLK_DIV3   RCC_USBCLKSOURCE_PLL_DIV3"

.SS "#define RMVF_BitNumber   \fBRCC_RMVF_BIT_NUMBER\fP"

.SS "#define RMVF_BITNUMBER   \fBRCC_RMVF_BIT_NUMBER\fP"

.SS "#define RTCEN_BitNumber   \fBRCC_RTCEN_BIT_NUMBER\fP"

.SS "#define RTCEN_BITNUMBER   \fBRCC_RTCEN_BIT_NUMBER\fP"

.SS "#define RTCRST_BITNUMBER   RCC_RTCRST_BIT_NUMBER"

.SS "#define TIMPRE_BitNumber   RCC_TIMPRE_BIT_NUMBER"

.SH "Author"
.PP 
Generated automatically by Doxygen for lcd_display from the source code\&.
