#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x219c0b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21942b0 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x21d2220 .functor NOT 1, L_0x21d31e0, C4<0>, C4<0>, C4<0>;
L_0x21d2f40 .functor XOR 1, L_0x21d2de0, L_0x21d2ea0, C4<0>, C4<0>;
L_0x21d30d0 .functor XOR 1, L_0x21d2f40, L_0x21d3000, C4<0>, C4<0>;
v0x21d1550_0 .net *"_ivl_10", 0 0, L_0x21d3000;  1 drivers
v0x21d1650_0 .net *"_ivl_12", 0 0, L_0x21d30d0;  1 drivers
v0x21d1730_0 .net *"_ivl_2", 0 0, L_0x21d2d20;  1 drivers
v0x21d1820_0 .net *"_ivl_4", 0 0, L_0x21d2de0;  1 drivers
v0x21d1900_0 .net *"_ivl_6", 0 0, L_0x21d2ea0;  1 drivers
v0x21d1a30_0 .net *"_ivl_8", 0 0, L_0x21d2f40;  1 drivers
v0x21d1b10_0 .var "clk", 0 0;
v0x21d1bb0_0 .var/2u "stats1", 159 0;
v0x21d1c70_0 .var/2u "strobe", 0 0;
v0x21d1dc0_0 .net "tb_match", 0 0, L_0x21d31e0;  1 drivers
v0x21d1e80_0 .net "tb_mismatch", 0 0, L_0x21d2220;  1 drivers
v0x21d1f40_0 .net "x", 0 0, v0x21cf170_0;  1 drivers
v0x21d1fe0_0 .net "y", 0 0, v0x21cf230_0;  1 drivers
v0x21d2080_0 .net "z_dut", 0 0, L_0x21d2bc0;  1 drivers
v0x21d2150_0 .net "z_ref", 0 0, L_0x21d2390;  1 drivers
L_0x21d2d20 .concat [ 1 0 0 0], L_0x21d2390;
L_0x21d2de0 .concat [ 1 0 0 0], L_0x21d2390;
L_0x21d2ea0 .concat [ 1 0 0 0], L_0x21d2bc0;
L_0x21d3000 .concat [ 1 0 0 0], L_0x21d2390;
L_0x21d31e0 .cmp/eeq 1, L_0x21d2d20, L_0x21d30d0;
S_0x219a6f0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x21942b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x21d22f0 .functor NOT 1, v0x21cf230_0, C4<0>, C4<0>, C4<0>;
L_0x21d2390 .functor OR 1, v0x21cf170_0, L_0x21d22f0, C4<0>, C4<0>;
v0x219d590_0 .net *"_ivl_0", 0 0, L_0x21d22f0;  1 drivers
v0x219d630_0 .net "x", 0 0, v0x21cf170_0;  alias, 1 drivers
v0x2199b70_0 .net "y", 0 0, v0x21cf230_0;  alias, 1 drivers
v0x2199c70_0 .net "z", 0 0, L_0x21d2390;  alias, 1 drivers
S_0x21cee50 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x21942b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x21cf090_0 .net "clk", 0 0, v0x21d1b10_0;  1 drivers
v0x21cf170_0 .var "x", 0 0;
v0x21cf230_0 .var "y", 0 0;
E_0x21791d0 .event negedge, v0x21cf090_0;
E_0x217b650/0 .event negedge, v0x21cf090_0;
E_0x217b650/1 .event posedge, v0x21cf090_0;
E_0x217b650 .event/or E_0x217b650/0, E_0x217b650/1;
S_0x21cf2d0 .scope module, "top_module1" "top_module" 3 76, 4 26 0, S_0x21942b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x21d2aa0 .functor OR 1, L_0x21d25f0, v0x21d05e0_0, C4<0>, C4<0>;
L_0x21d2b30 .functor AND 1, L_0x21d2890, v0x21d0b50_0, C4<1>, C4<1>;
L_0x21d2bc0 .functor XOR 1, L_0x21d2aa0, L_0x21d2b30, C4<0>, C4<0>;
v0x21d0c70_0 .net "and_output", 0 0, L_0x21d2b30;  1 drivers
v0x21d0d30_0 .net "or_output", 0 0, L_0x21d2aa0;  1 drivers
v0x21d0df0_0 .net "x", 0 0, v0x21cf170_0;  alias, 1 drivers
v0x21d0ec0_0 .net "y", 0 0, v0x21cf230_0;  alias, 1 drivers
v0x21d0f60_0 .net "z", 0 0, L_0x21d2bc0;  alias, 1 drivers
v0x21d1000_0 .net "z_A1", 0 0, L_0x21d25f0;  1 drivers
v0x21d10a0_0 .net "z_A2", 0 0, L_0x21d2890;  1 drivers
v0x21d1170_0 .net "z_B1", 0 0, v0x21d05e0_0;  1 drivers
v0x21d1240_0 .net "z_B2", 0 0, v0x21d0b50_0;  1 drivers
S_0x21cf4b0 .scope module, "A1" "A" 4 36, 4 1 0, S_0x21cf2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x21d2560 .functor XOR 1, v0x21cf170_0, v0x21cf230_0, C4<0>, C4<0>;
L_0x21d25f0 .functor AND 1, L_0x21d2560, v0x21cf170_0, C4<1>, C4<1>;
v0x21cf6b0_0 .net *"_ivl_0", 0 0, L_0x21d2560;  1 drivers
v0x21cf7b0_0 .net "x", 0 0, v0x21cf170_0;  alias, 1 drivers
v0x21cf8c0_0 .net "y", 0 0, v0x21cf230_0;  alias, 1 drivers
v0x21cf9b0_0 .net "z", 0 0, L_0x21d25f0;  alias, 1 drivers
S_0x21cfab0 .scope module, "A2" "A" 4 50, 4 1 0, S_0x21cf2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x21d2800 .functor XOR 1, v0x21cf170_0, v0x21cf230_0, C4<0>, C4<0>;
L_0x21d2890 .functor AND 1, L_0x21d2800, v0x21cf170_0, C4<1>, C4<1>;
v0x21cfd00_0 .net *"_ivl_0", 0 0, L_0x21d2800;  1 drivers
v0x21cfe00_0 .net "x", 0 0, v0x21cf170_0;  alias, 1 drivers
v0x21cfec0_0 .net "y", 0 0, v0x21cf230_0;  alias, 1 drivers
v0x21cff60_0 .net "z", 0 0, L_0x21d2890;  alias, 1 drivers
S_0x21d0060 .scope module, "B1" "B" 4 43, 4 8 0, S_0x21cf2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x21d0300_0 .net "x", 0 0, v0x21cf170_0;  alias, 1 drivers
v0x21d03c0_0 .net "y", 0 0, v0x21cf230_0;  alias, 1 drivers
v0x21d0510_0 .net "z", 0 0, v0x21d05e0_0;  alias, 1 drivers
v0x21d05e0_0 .var "z_reg", 0 0;
E_0x217b790 .event anyedge, v0x2199b70_0, v0x219d630_0;
S_0x21d0700 .scope module, "B2" "B" 4 57, 4 8 0, S_0x21cf2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x21d0900_0 .net "x", 0 0, v0x21cf170_0;  alias, 1 drivers
v0x21d09c0_0 .net "y", 0 0, v0x21cf230_0;  alias, 1 drivers
v0x21d0a80_0 .net "z", 0 0, v0x21d0b50_0;  alias, 1 drivers
v0x21d0b50_0 .var "z_reg", 0 0;
S_0x21d13a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x21942b0;
 .timescale -12 -12;
E_0x218c9f0 .event anyedge, v0x21d1c70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21d1c70_0;
    %nor/r;
    %assign/vec4 v0x21d1c70_0, 0;
    %wait E_0x218c9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21cee50;
T_1 ;
    %wait E_0x217b650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x21cf230_0, 0;
    %assign/vec4 v0x21cf170_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x21cee50;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21791d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x21d0060;
T_3 ;
    %wait E_0x217b790;
    %load/vec4 v0x21d0300_0;
    %load/vec4 v0x21d03c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d05e0_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d05e0_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d05e0_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d05e0_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d05e0_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x21d0700;
T_4 ;
    %wait E_0x217b790;
    %load/vec4 v0x21d0900_0;
    %load/vec4 v0x21d09c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d0b50_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d0b50_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d0b50_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d0b50_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d0b50_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x21942b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d1c70_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x21942b0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x21d1b10_0;
    %inv;
    %store/vec4 v0x21d1b10_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x21942b0;
T_7 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21cf090_0, v0x21d1e80_0, v0x21d1f40_0, v0x21d1fe0_0, v0x21d2150_0, v0x21d2080_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x21942b0;
T_8 ;
    %load/vec4 v0x21d1bb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x21d1bb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21d1bb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x21d1bb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21d1bb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21d1bb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21d1bb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x21942b0;
T_9 ;
    %wait E_0x217b650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21d1bb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d1bb0_0, 4, 32;
    %load/vec4 v0x21d1dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x21d1bb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d1bb0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21d1bb0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d1bb0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x21d2150_0;
    %load/vec4 v0x21d2150_0;
    %load/vec4 v0x21d2080_0;
    %xor;
    %load/vec4 v0x21d2150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x21d1bb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d1bb0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x21d1bb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d1bb0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/mt2015_q4/iter0/response26/top_module.sv";
