/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire [16:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = !(celloutsig_1_5z ? celloutsig_1_8z : celloutsig_1_0z);
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_0_5z = ~((celloutsig_0_4z[6] | celloutsig_0_4z[0]) & celloutsig_0_4z[4]);
  assign celloutsig_0_3z = ~((in_data[20] | in_data[13]) & (_00_ | in_data[81]));
  assign celloutsig_0_8z = ~((celloutsig_0_0z[7] | celloutsig_0_5z) & (celloutsig_0_7z | celloutsig_0_0z[8]));
  assign celloutsig_1_8z = ~((1'h0 | celloutsig_1_6z) & (celloutsig_1_6z | celloutsig_1_5z));
  assign celloutsig_1_0z = in_data[150] ^ in_data[117];
  assign celloutsig_1_3z = celloutsig_1_2z ^ in_data[184];
  assign celloutsig_0_0z = in_data[41:32] + in_data[27:18];
  reg [6:0] _11_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _11_ <= 7'h00;
    else _11_ <= celloutsig_0_1z[8:2];
  assign { _01_[6:2], _00_, _01_[0] } = _11_;
  assign celloutsig_1_17z = { celloutsig_1_9z[4:1], celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_10z } >= { celloutsig_1_13z[6:2], celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_1_19z = { out_data[133:129], celloutsig_1_14z, 1'h0 } >= { celloutsig_1_16z[10], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_10z = { _01_[5:2], _00_, _01_[6:2], _00_, _01_[0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z } >= in_data[72:58];
  assign celloutsig_0_18z = { celloutsig_0_13z[6:1], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z } > { in_data[26:18], celloutsig_0_14z };
  assign celloutsig_1_4z = ! { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_5z = ! { in_data[182:167], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_7z[5:0], celloutsig_1_5z, celloutsig_1_3z } || { celloutsig_1_9z[12:10], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_7z = celloutsig_0_1z[3] & ~(in_data[0]);
  assign celloutsig_1_13z = celloutsig_1_7z % { 1'h1, celloutsig_1_9z[14:11], celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_15z[9:2], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_10z } % { 1'h1, in_data[188:173] };
  assign celloutsig_0_13z = { celloutsig_0_0z[6:0], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z } * { celloutsig_0_0z[9:1], celloutsig_0_5z };
  assign celloutsig_0_17z = ^ { celloutsig_0_4z[5:1], celloutsig_0_10z };
  assign celloutsig_1_15z = { celloutsig_1_13z[4:0], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } >> { celloutsig_1_13z[5:0], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_9z = { _01_[4:3], celloutsig_0_3z } >> in_data[57:55];
  assign celloutsig_1_14z = celloutsig_1_7z[3:1] << { celloutsig_1_2z, celloutsig_1_5z, 1'h0 };
  assign celloutsig_0_14z = _01_[4:2] << { celloutsig_0_9z[0], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_9z = in_data[134:116] << { in_data[96], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_4z = { _01_[6:2], _00_, celloutsig_0_3z, celloutsig_0_3z } - celloutsig_0_0z[7:0];
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z } - { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_1z = celloutsig_0_0z[8:0] ^ celloutsig_0_0z[9:1];
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_3z) | 1'h0);
  assign celloutsig_0_12z = ~((celloutsig_0_9z[0] & celloutsig_0_8z) | (celloutsig_0_3z & celloutsig_0_5z));
  assign out_data[130] = ~ celloutsig_1_15z[4];
  assign { out_data[136], out_data[133:131], out_data[134], out_data[129], out_data[135], out_data[128] } = { celloutsig_1_15z[1], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } ~^ { celloutsig_1_15z[10], celloutsig_1_15z[7:5], celloutsig_1_15z[8], celloutsig_1_17z, celloutsig_1_15z[9], celloutsig_1_17z };
  assign _01_[1] = _00_;
  assign { out_data[96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
