{"vcs1":{"timestamp_begin":1739096448.324382001, "rt":0.24, "ut":0.10, "st":0.09}}
{"vcselab":{"timestamp_begin":1739096448.639789410, "rt":0.23, "ut":0.14, "st":0.09}}
{"link":{"timestamp_begin":1739096448.928927253, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739096448.098363509}
{"VCS_COMP_START_TIME": 1739096448.098363509}
{"VCS_COMP_END_TIME": 1739096449.146975019}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150352}}
