<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: DW_axi_x2p_bcm05</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_DW_axi_x2p_bcm05'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_DW_axi_x2p_bcm05')">DW_axi_x2p_bcm05</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.27</td>
<td class="s7 cl rt"><a href="mod17.html#Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod17.html#Cond" > 69.12</a></td>
<td class="s7 cl rt"><a href="mod17.html#Toggle" > 76.74</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod17.html#Branch" > 84.21</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/ICer/axi_to_apb_uvm/sim_v1.0/script/../../rtl/DW_axi_x2p_bcm05.v')">/home/ICer/axi_to_apb_uvm/sim_v1.0/script/../../rtl/DW_axi_x2p_bcm05.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod17.html#inst_tag_26"  onclick="showContent('inst_tag_26')">axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></td>
<td class="s6 cl rt"> 66.78</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_26_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod17.html#inst_tag_26_Cond" > 55.88</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_26_Toggle" > 67.83</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_26_Branch" > 68.42</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod17.html#inst_tag_30"  onclick="showContent('inst_tag_30')">axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></td>
<td class="s6 cl rt"> 69.41</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_30_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod17.html#inst_tag_30_Cond" > 58.82</a></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_30_Toggle" > 70.11</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_30_Branch" > 73.68</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod17.html#inst_tag_31"  onclick="showContent('inst_tag_31')">axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></td>
<td class="s7 cl rt"> 70.72</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_31_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_31_Cond" > 61.76</a></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_31_Toggle" > 72.41</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_31_Branch" > 73.68</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod17.html#inst_tag_27"  onclick="showContent('inst_tag_27')">axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></td>
<td class="s7 cl rt"> 70.89</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_27_Line" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_27_Cond" > 70.59</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_27_Toggle" > 69.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_27_Branch" > 68.42</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod17.html#inst_tag_28"  onclick="showContent('inst_tag_28')">axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></td>
<td class="s7 cl rt"> 76.38</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_28_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_28_Cond" > 67.65</a></td>
<td class="s8 cl rt"><a href="mod17.html#inst_tag_28_Toggle" > 83.91</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_28_Branch" > 78.95</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod17.html#inst_tag_29"  onclick="showContent('inst_tag_29')">axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></td>
<td class="s7 cl rt"> 76.38</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_29_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_29_Cond" > 67.65</a></td>
<td class="s8 cl rt"><a href="mod17.html#inst_tag_29_Toggle" > 83.91</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_29_Branch" > 78.95</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod17.html#inst_tag_32"  onclick="showContent('inst_tag_32')">axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></td>
<td class="s7 cl rt"> 76.38</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_32_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_32_Cond" > 67.65</a></td>
<td class="s8 cl rt"><a href="mod17.html#inst_tag_32_Toggle" > 83.91</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_32_Branch" > 78.95</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod17.html#inst_tag_33"  onclick="showContent('inst_tag_33')">axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></td>
<td class="s7 cl rt"> 76.38</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_33_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_33_Cond" > 67.65</a></td>
<td class="s8 cl rt"><a href="mod17.html#inst_tag_33_Toggle" > 83.91</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_33_Branch" > 78.95</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_26'>
<hr>
<a name="inst_tag_26"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_26" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_26_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod17.html#inst_tag_26_Cond" > 55.88</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_26_Toggle" > 67.83</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_26_Branch" > 68.42</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s7 cl rt"> 74.00</td>
<td class="s5 cl rt"> 55.56</td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.38</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.77</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod18.html#inst_tag_34" >U_CMD_FIFO_CONTROL_S2</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod16.html#inst_tag_18" id="tag_urg_inst_18">U_sync</a></td>
<td class="s6 cl rt"> 67.50</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30'>
<hr>
<a name="inst_tag_30"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_30" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.41</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_30_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod17.html#inst_tag_30_Cond" > 58.82</a></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_30_Toggle" > 70.11</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_30_Branch" > 73.68</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.85</td>
<td class="s7 cl rt"> 74.00</td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"> 73.83</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.95</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod18.html#inst_tag_36" >U_RESP_FIFO_CONTROL_S2</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod16.html#inst_tag_22" id="tag_urg_inst_22">U_sync</a></td>
<td class="s6 cl rt"> 66.79</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31'>
<hr>
<a name="inst_tag_31"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_31" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.72</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_31_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_31_Cond" > 61.76</a></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_31_Toggle" > 72.41</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_31_Branch" > 73.68</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.01</td>
<td class="s7 cl rt"> 74.00</td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.95</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod18.html#inst_tag_36" >U_RESP_FIFO_CONTROL_S2</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod16.html#inst_tag_23" id="tag_urg_inst_23">U_sync</a></td>
<td class="s6 cl rt"> 66.79</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_27'>
<hr>
<a name="inst_tag_27"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_27" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.89</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_27_Line" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_27_Cond" > 70.59</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_27_Toggle" > 69.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_27_Branch" > 68.42</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.74</td>
<td class="s7 cl rt"> 74.00</td>
<td class="s6 cl rt"> 69.44</td>
<td class="s7 cl rt"> 74.13</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.38</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.77</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod18.html#inst_tag_34" >U_CMD_FIFO_CONTROL_S2</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod16.html#inst_tag_19" id="tag_urg_inst_19">U_sync</a></td>
<td class="s6 cl rt"> 67.50</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_28'>
<hr>
<a name="inst_tag_28"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_28" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_28_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_28_Cond" > 67.65</a></td>
<td class="s8 cl rt"><a href="mod17.html#inst_tag_28_Toggle" > 83.91</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_28_Branch" > 78.95</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.70</td>
<td class="s7 cl rt"> 74.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 85.05</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 75.64</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod18.html#inst_tag_35" >U_WRITE_FIFO_CONTROL_S2</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod16.html#inst_tag_20" id="tag_urg_inst_20">U_sync</a></td>
<td class="s6 cl rt"> 66.79</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_29'>
<hr>
<a name="inst_tag_29"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_29" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_29_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_29_Cond" > 67.65</a></td>
<td class="s8 cl rt"><a href="mod17.html#inst_tag_29_Toggle" > 83.91</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_29_Branch" > 78.95</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.70</td>
<td class="s7 cl rt"> 74.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 85.05</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 75.64</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod18.html#inst_tag_35" >U_WRITE_FIFO_CONTROL_S2</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod16.html#inst_tag_21" id="tag_urg_inst_21">U_sync</a></td>
<td class="s6 cl rt"> 66.79</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_32'>
<hr>
<a name="inst_tag_32"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_32" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_32_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_32_Cond" > 67.65</a></td>
<td class="s8 cl rt"><a href="mod17.html#inst_tag_32_Toggle" > 83.91</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_32_Branch" > 78.95</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.70</td>
<td class="s7 cl rt"> 74.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 85.05</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 75.64</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod18.html#inst_tag_37" >U_READ_FIFO_CONTROL_S2</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod16.html#inst_tag_24" id="tag_urg_inst_24">U_sync</a></td>
<td class="s6 cl rt"> 66.79</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33'>
<hr>
<a name="inst_tag_33"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_33" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_33_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod17.html#inst_tag_33_Cond" > 67.65</a></td>
<td class="s8 cl rt"><a href="mod17.html#inst_tag_33_Toggle" > 83.91</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod17.html#inst_tag_33_Branch" > 78.95</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.70</td>
<td class="s7 cl rt"> 74.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 85.05</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 75.64</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod18.html#inst_tag_37" >U_READ_FIFO_CONTROL_S2</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod16.html#inst_tag_25" id="tag_urg_inst_25">U_sync</a></td>
<td class="s6 cl rt"> 66.79</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_DW_axi_x2p_bcm05'>
<a name="Line"></a>
Line Coverage for Module : <a name="163738225"></a>
<a href="mod17.html" >DW_axi_x2p_bcm05</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>40</td><td>30</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>220</td><td>32</td><td>22</td><td>68.75</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>311</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>330</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>387</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                       always @ (posedge clk or negedge rst_n) begin : state_regs_PROC
220        1/1               if (!rst_n) begin
221        1/1                 count_int &lt;=  {COUNT_WIDTH{1'b0}};
222        1/1                 this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};
223        1/1                 this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};
224        1/1                 word_count_int &lt;=  {COUNT_WIDTH{1'b0}};
225        1/1                 empty_int &lt;=  1'b0;
226        1/1                 almost_empty_int &lt;=  1'b0;
227        1/1                 half_full_int &lt;=  1'b0;
228        1/1                 almost_full_int &lt;=  1'b0;
229        1/1                 full_int &lt;=  1'b0;
230        1/1                 error_int &lt;=  1'b0;
231        1/1               end else if (!init_n) begin
232        <font color = "red">0/1     ==>         count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
233        <font color = "red">0/1     ==>         this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};</font>
234        <font color = "red">0/1     ==>         this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
235        <font color = "red">0/1     ==>         word_count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
236        <font color = "red">0/1     ==>         empty_int &lt;=  1'b0;</font>
237        <font color = "red">0/1     ==>         almost_empty_int &lt;=  1'b0;</font>
238        <font color = "red">0/1     ==>         half_full_int &lt;=  1'b0;</font>
239        <font color = "red">0/1     ==>         almost_full_int &lt;=  1'b0;</font>
240        <font color = "red">0/1     ==>         full_int &lt;=  1'b0;</font>
241        <font color = "red">0/1     ==>         error_int &lt;=  1'b0;</font>
242                          end else begin
243        1/1                 count_int &lt;=  next_count_int ;
244        1/1                 this_addr_int &lt;=  next_this_addr_int ;
245        1/1                 this_addr_g_int &lt;=  next_this_addr_g_int ;
246        1/1                 word_count_int &lt;=  next_word_count_int ;
247        1/1                 empty_int &lt;=  next_empty_int;
248        1/1                 almost_empty_int &lt;=  next_almost_empty_int;
249        1/1                 half_full_int &lt;=  next_half_full_int;
250        1/1                 almost_full_int &lt;=  next_almost_full_int;
251        1/1                 full_int &lt;=  next_full_int;
252        1/1                 error_int &lt;=  next_error_int;
253                          end
254                         end
255                     // spyglass enable_block CheckDelayTimescale-ML
256                     
257                       assign other_addr_g_sync  = raw_sync ^ START_VALUE_GRAY_BUS;
258                     
259                       assign count              = count_int ^ START_VALUE_BUS;
260                       assign word_count         = word_count_int;
261                     
262                       assign empty              = ~empty_int;
263                       assign almost_empty       = ~almost_empty_int;
264                       assign half_full          = half_full_int;
265                       assign almost_full        = almost_full_int;
266                       assign full               = full_int;
267                       assign error              = error_int;
268                     
269                     generate
270                       if (IO_MODE == 0) begin :     GEN_iom_eq_0
271                         assign at_end         = ~empty_int;
272                     // spyglass disable_block W528
273                     // SMD: A signal or variable is set but never read
274                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
275                         assign at_end_n       =  empty_int;
276                     // spyglass enable_block W528
277                         assign rd_addr        = advanced_count;
278                         assign wr_addr        = other_addr_decoded;
279                       end else begin :              GEN_iom_ne_0
280                         assign at_end         =  full_int;
281                     // spyglass disable_block W528
282                     // SMD: A signal or variable is set but never read
283                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
284                         assign at_end_n       = ~full_int;
285                     // spyglass enable_block W528
286                         assign rd_addr        = other_addr_decoded;
287                         assign wr_addr        = advanced_count;
288                       end
289                     endgenerate
290                     
291                       assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
292                       assign next_empty_n       = ~next_empty &amp;&amp; init_n;
293                       assign next_full          = next_full_int &amp;&amp; init_n;
294                       assign next_error         = next_error_int &amp;&amp; init_n;
295                     
296                     
297                       DW_axi_x2p_bcm21
298                        #(COUNT_WIDTH, SYNC_DEPTH+8, 0, GRAY_VERIF_EN, 2) U_sync(
299                         .clk_d(clk),
300                         .rst_d_n(rst_n),
301                         .init_d_n(init_n),
302                         .data_s(other_addr_g),
303                         .test(1'b0),
304                         .data_d(raw_sync) );
305                     
306                       // Gray Code encoder
307                       
308                       function [COUNT_WIDTH-1:0] func_bin2gray ;
309                         input [COUNT_WIDTH-1:0]             f_b;    // input
310                         begin 
311        1/1                func_bin2gray  = f_b ^ ( f_b &gt;&gt; 1 ); 
312                         end
313                       endfunction
314                     
315                       assign next_this_addr_g = func_bin2gray ( advanced_count );
316                     
317                     // spyglass disable_block Ac_conv01
318                     // SMD: Checks sequential convergence of same-domain signals synchronized in the same destination domain
319                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
320                     // spyglass disable_block Ac_conv02
321                     // SMD: Checks combinational convergence of same-domain signals synchronized in the same destination domain
322                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
323                       // Gray Code decoder
324                       
325                       function [COUNT_WIDTH-1:0] func_gray2bin ;
326                         input [COUNT_WIDTH-1:0]             f_g;    // input
327                         reg   [COUNT_WIDTH-1:0]             f_b;
328                         integer                     f_i;
329                         begin 
330        1/1                f_b = {COUNT_WIDTH{1'b0}};
331        1/1                for (f_i=COUNT_WIDTH-1 ; f_i &gt;= 0 ; f_i=f_i-1) begin
332        1/1                  if (f_i &lt; COUNT_WIDTH-1)
333        1/1                    f_b[f_i] = f_g[f_i] ^ f_b[f_i+1];
334                             else
335        1/1                    f_b[f_i] = f_g[f_i];
336                           end // for (i
337        1/1                func_gray2bin  = f_b; 
338                         end
339                       endfunction
340                     
341                       assign other_addr_decoded = func_gray2bin ( other_addr_g_sync );
342                     // spyglass enable_block Ac_conv01
343                     // spyglass enable_block Ac_conv02
344                      
345                       assign advance            = ~inc_req_n &amp;&amp; (~at_end);
346                     
347                       assign advanced_count = (advance == 1'b1)? succesive_count : count;
348                       assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
349                     
350                     // spyglass disable_block W164b
351                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
352                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
353                       assign temp1              = wr_addr - rd_addr;
354                     // spyglass enable_block W164b
355                       assign wrd_count_p1       = temp1[COUNT_WIDTH-1 : 0];
356                     
357                     
358                       assign succesive_count_big = count+COUNT_SIZED_ONE;
359                       assign succesive_addr_big  = this_addr_int+ADDR_SIZED_ONE;
360                     
361                     generate
362                       if ((1 &lt;&lt; ADDR_WIDTH) != DEPTH) begin : GEN_NXT_W_CNT_NOT_PWR2
363                         always @( wrd_count_p1 or rd_addr or wr_addr) begin : mk_this_non_pwr_2_addr_PROC
364                           reg [COUNT_WIDTH : 0] next_word_count_int_big;
365                     
366                           if (rd_addr &gt; wr_addr)
367                             next_word_count_int_big = wrd_count_p1 - RESIDUAL_VALUE_BUS;
368                           else
369                     // spyglass disable_block W164b
370                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
371                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
372                             next_word_count_int_big = wrd_count_p1;
373                     // spyglass enable_block W164b
374                     
375                           next_word_count_int = next_word_count_int_big[COUNT_WIDTH-1 : 0];
376                         end
377                     
378                         assign succesive_count = (this_addr_int != MODULUSM1)? succesive_count_big[COUNT_WIDTH-1:0] :
379                                                                             START_VALUE_BUS;
380                         assign succesive_addr  = (this_addr_int != MODULUSM1)? succesive_addr_big[ADDR_WIDTH-1:0]  :
381                                                                             BUS_LOW[ADDR_WIDTH-1 : 0];
382                         assign this_addr       = this_addr_int;
383                       end
384                     
385                       if ((1 &lt;&lt; ADDR_WIDTH) == DEPTH) begin : GEN_NXT_W_CNT_PWR2
386                         always @( wrd_count_p1 ) begin : hook_up_pwr_2_wc_PROC
387        1/1                  next_word_count_int = wrd_count_p1;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1181118302"></a>
<a href="mod17.html" >DW_axi_x2p_bcm05 ( parameter DEPTH=4,ADDR_WIDTH=2,COUNT_WIDTH=3,AE_LVL=2,AF_LVL=1,ERR_MODE=0,SYNC_DEPTH=2,IO_MODE=1,TST_MODE=0,PIPE_GRAY=0,VERIF_EN=1,TMR_CDC=0 + DEPTH=4,ADDR_WIDTH=2,COUNT_WIDTH=3,AE_LVL=2,AF_LVL=2,ERR_MODE=0,SYNC_DEPTH=2,IO_MODE=0,TST_MODE=0,PIPE_GRAY=0,VERIF_EN=1,TMR_CDC=0 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s5 cl rt"> 55.88</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_26_Cond" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 70.89</td>
<td class="s7 cl rt"> 70.59</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_27_Cond" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>34</td><td>24</td><td>70.59</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>34</td><td>24</td><td>70.59</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION ((next_word_count_int &lt;= A_EMPTY_VECTOR) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ((next_word_count_int &gt;= HLF_FULL_VECTOR) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((next_word_count_int &gt;= A_FULL_VECTOR) ? 1'b1 : 1'b0)
             -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       176
 EXPRESSION ((next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0)
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ((next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       179
 EXPRESSION (((!inc_req_n)) &amp;&amp; at_end)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       183
 EXPRESSION (error_seen || error_int)
             -----1----    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (init_n ? next_word_count_int : ({COUNT_WIDTH {1'b0}}))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION (((~next_empty)) &amp;&amp; init_n)
             -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       293
 EXPRESSION (next_full_int &amp;&amp; init_n)
             ------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       294
 EXPRESSION (next_error_int &amp;&amp; init_n)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION (((~inc_req_n)) &amp;&amp; ((~at_end)))
             -------1------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       347
 EXPRESSION ((advance == 1'b1) ? succesive_count : count)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       348
 EXPRESSION ((advance == 1'b1) ? succesive_addr : this_addr_int)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1665038685"></a>
<a href="mod17.html" >DW_axi_x2p_bcm05 ( parameter DEPTH=2,ADDR_WIDTH=1,COUNT_WIDTH=2,AE_LVL=2,AF_LVL=2,ERR_MODE=0,SYNC_DEPTH=2,IO_MODE=1,TST_MODE=0,PIPE_GRAY=0,VERIF_EN=1,TMR_CDC=0 + DEPTH=2,ADDR_WIDTH=1,COUNT_WIDTH=2,AE_LVL=2,AF_LVL=2,ERR_MODE=0,SYNC_DEPTH=2,IO_MODE=0,TST_MODE=0,PIPE_GRAY=0,VERIF_EN=1,TMR_CDC=0 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s6 cl rt"> 67.65</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_28_Cond" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s6 cl rt"> 69.41</td>
<td class="s5 cl rt"> 58.82</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_30_Cond" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s6 cl rt"> 67.65</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_32_Cond" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s6 cl rt"> 67.65</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_29_Cond" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 70.72</td>
<td class="s6 cl rt"> 61.76</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_31_Cond" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s6 cl rt"> 67.65</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_33_Cond" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>34</td><td>23</td><td>67.65</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>34</td><td>23</td><td>67.65</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION ((next_word_count_int &lt;= A_EMPTY_VECTOR) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ((next_word_count_int &gt;= HLF_FULL_VECTOR) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((next_word_count_int &gt;= A_FULL_VECTOR) ? 1'b1 : 1'b0)
             -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       176
 EXPRESSION ((next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0)
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ((next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       179
 EXPRESSION (((!inc_req_n)) &amp;&amp; at_end)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       183
 EXPRESSION (error_seen || error_int)
             -----1----    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (init_n ? next_word_count_int : ({COUNT_WIDTH {1'b0}}))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION (((~next_empty)) &amp;&amp; init_n)
             -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       293
 EXPRESSION (next_full_int &amp;&amp; init_n)
             ------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       294
 EXPRESSION (next_error_int &amp;&amp; init_n)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION (((~inc_req_n)) &amp;&amp; ((~at_end)))
             -------1------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       347
 EXPRESSION ((advance == 1'b1) ? succesive_count : count)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       348
 EXPRESSION ((advance == 1'b1) ? succesive_addr : this_addr_int)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1181118302"></a>
<a href="mod17.html" >DW_axi_x2p_bcm05 ( parameter DEPTH=4,ADDR_WIDTH=2,COUNT_WIDTH=3,AE_LVL=2,AF_LVL=1,ERR_MODE=0,SYNC_DEPTH=2,IO_MODE=1,TST_MODE=0,PIPE_GRAY=0,VERIF_EN=1,TMR_CDC=0 + DEPTH=4,ADDR_WIDTH=2,COUNT_WIDTH=3,AE_LVL=2,AF_LVL=2,ERR_MODE=0,SYNC_DEPTH=2,IO_MODE=0,TST_MODE=0,PIPE_GRAY=0,VERIF_EN=1,TMR_CDC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.78</td>
<td class="s6 cl rt"> 67.83</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_26_Toggle" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.89</td>
<td class="s6 cl rt"> 69.57</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_27_Toggle" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">33</td>
<td class="rt">53.23 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">160</td>
<td class="rt">69.57 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">80</td>
<td class="rt">69.57 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">80</td>
<td class="rt">69.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">56</td>
<td class="rt">30</td>
<td class="rt">53.57 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">15</td>
<td class="rt">53.57 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">15</td>
<td class="rt">53.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">43</td>
<td class="rt">25</td>
<td class="rt">58.14 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">174</td>
<td class="rt">130</td>
<td class="rt">74.71 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">65</td>
<td class="rt">74.71 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">65</td>
<td class="rt">74.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>inc_req_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>other_addr_g[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>word_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>word_count[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>half_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr_g[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_empty_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_count_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_seen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raw_sync[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_g_sync[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_decoded[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advance</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count_big[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr_big[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advanced_count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_this_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>temp1[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_g_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>half_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1665038685"></a>
<a href="mod17.html" >DW_axi_x2p_bcm05 ( parameter DEPTH=2,ADDR_WIDTH=1,COUNT_WIDTH=2,AE_LVL=2,AF_LVL=2,ERR_MODE=0,SYNC_DEPTH=2,IO_MODE=1,TST_MODE=0,PIPE_GRAY=0,VERIF_EN=1,TMR_CDC=0 + DEPTH=2,ADDR_WIDTH=1,COUNT_WIDTH=2,AE_LVL=2,AF_LVL=2,ERR_MODE=0,SYNC_DEPTH=2,IO_MODE=0,TST_MODE=0,PIPE_GRAY=0,VERIF_EN=1,TMR_CDC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s8 cl rt"> 83.91</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_28_Toggle" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s8 cl rt"> 83.91</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_29_Toggle" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.41</td>
<td class="s7 cl rt"> 70.11</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_30_Toggle" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.72</td>
<td class="s7 cl rt"> 72.41</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_31_Toggle" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s8 cl rt"> 83.91</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_32_Toggle" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.38</td>
<td class="s8 cl rt"> 83.91</td>
</tr></table>
<span class=inst><a href="mod17.html#inst_tag_33_Toggle" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">47</td>
<td class="rt">75.81 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">146</td>
<td class="rt">83.91 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">74</td>
<td class="rt">85.06 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">72</td>
<td class="rt">82.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">13</td>
<td class="rt">68.42 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">46</td>
<td class="rt">35</td>
<td class="rt">76.09 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">23</td>
<td class="rt">18</td>
<td class="rt">78.26 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">23</td>
<td class="rt">17</td>
<td class="rt">73.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">43</td>
<td class="rt">34</td>
<td class="rt">79.07 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">128</td>
<td class="rt">111</td>
<td class="rt">86.72 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">64</td>
<td class="rt">56</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">64</td>
<td class="rt">55</td>
<td class="rt">85.94 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>inc_req_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>other_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>word_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_empty_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_seen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raw_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_g_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_decoded[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advance</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count_big[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr_big[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advanced_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="163738225"></a>
<a href="mod17.html" >DW_axi_x2p_bcm05</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">173</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">174</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">347</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">348</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173          assign next_almost_empty     = (next_word_count_int <= A_EMPTY_VECTOR) ? 1'b1 : 1'b0;
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174          assign next_half_full        = (next_word_count_int >= HLF_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                     <font color = "green">-1-</font>  
                                                                                     <font color = "green">==></font>  
                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175          assign next_almost_full      = (next_word_count_int >= A_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                   <font color = "green">-1-</font>  
                                                                                   <font color = "green">==></font>  
                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176          assign next_empty            = (next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0; 
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177          assign next_full_int         = (next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0; 
                                                                                    <font color = "green">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291          assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
347          assign advanced_count = (advance == 1'b1)? succesive_count : count;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220             if (!rst_n) begin
                <font color = "green">-1-</font>  
221               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "green">       ==></font>
222               this_addr_int <=  {ADDR_WIDTH{1'b0}};
223               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
224               word_count_int <=  {COUNT_WIDTH{1'b0}};
225               empty_int <=  1'b0;
226               almost_empty_int <=  1'b0;
227               half_full_int <=  1'b0;
228               almost_full_int <=  1'b0;
229               full_int <=  1'b0;
230               error_int <=  1'b0;
231             end else if (!init_n) begin
                         <font color = "red">-2-</font>  
232               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "red">       ==></font>
233               this_addr_int <=  {ADDR_WIDTH{1'b0}};
234               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
235               word_count_int <=  {COUNT_WIDTH{1'b0}};
236               empty_int <=  1'b0;
237               almost_empty_int <=  1'b0;
238               half_full_int <=  1'b0;
239               almost_full_int <=  1'b0;
240               full_int <=  1'b0;
241               error_int <=  1'b0;
242             end else begin
243               count_int <=  next_count_int ;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_26'>
<a name="inst_tag_26_Line"></a>
<b>Line Coverage for Instance : <a href="mod17.html#inst_tag_26" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>40</td><td>30</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>220</td><td>32</td><td>22</td><td>68.75</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>311</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>330</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>387</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                       always @ (posedge clk or negedge rst_n) begin : state_regs_PROC
220        1/1               if (!rst_n) begin
221        1/1                 count_int &lt;=  {COUNT_WIDTH{1'b0}};
222        1/1                 this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};
223        1/1                 this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};
224        1/1                 word_count_int &lt;=  {COUNT_WIDTH{1'b0}};
225        1/1                 empty_int &lt;=  1'b0;
226        1/1                 almost_empty_int &lt;=  1'b0;
227        1/1                 half_full_int &lt;=  1'b0;
228        1/1                 almost_full_int &lt;=  1'b0;
229        1/1                 full_int &lt;=  1'b0;
230        1/1                 error_int &lt;=  1'b0;
231        1/1               end else if (!init_n) begin
232        <font color = "red">0/1     ==>         count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
233        <font color = "red">0/1     ==>         this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};</font>
234        <font color = "red">0/1     ==>         this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
235        <font color = "red">0/1     ==>         word_count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
236        <font color = "red">0/1     ==>         empty_int &lt;=  1'b0;</font>
237        <font color = "red">0/1     ==>         almost_empty_int &lt;=  1'b0;</font>
238        <font color = "red">0/1     ==>         half_full_int &lt;=  1'b0;</font>
239        <font color = "red">0/1     ==>         almost_full_int &lt;=  1'b0;</font>
240        <font color = "red">0/1     ==>         full_int &lt;=  1'b0;</font>
241        <font color = "red">0/1     ==>         error_int &lt;=  1'b0;</font>
242                          end else begin
243        1/1                 count_int &lt;=  next_count_int ;
244        1/1                 this_addr_int &lt;=  next_this_addr_int ;
245        1/1                 this_addr_g_int &lt;=  next_this_addr_g_int ;
246        1/1                 word_count_int &lt;=  next_word_count_int ;
247        1/1                 empty_int &lt;=  next_empty_int;
248        1/1                 almost_empty_int &lt;=  next_almost_empty_int;
249        1/1                 half_full_int &lt;=  next_half_full_int;
250        1/1                 almost_full_int &lt;=  next_almost_full_int;
251        1/1                 full_int &lt;=  next_full_int;
252        1/1                 error_int &lt;=  next_error_int;
253                          end
254                         end
255                     // spyglass enable_block CheckDelayTimescale-ML
256                     
257                       assign other_addr_g_sync  = raw_sync ^ START_VALUE_GRAY_BUS;
258                     
259                       assign count              = count_int ^ START_VALUE_BUS;
260                       assign word_count         = word_count_int;
261                     
262                       assign empty              = ~empty_int;
263                       assign almost_empty       = ~almost_empty_int;
264                       assign half_full          = half_full_int;
265                       assign almost_full        = almost_full_int;
266                       assign full               = full_int;
267                       assign error              = error_int;
268                     
269                     generate
270                       if (IO_MODE == 0) begin :     GEN_iom_eq_0
271                         assign at_end         = ~empty_int;
272                     // spyglass disable_block W528
273                     // SMD: A signal or variable is set but never read
274                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
275                         assign at_end_n       =  empty_int;
276                     // spyglass enable_block W528
277                         assign rd_addr        = advanced_count;
278                         assign wr_addr        = other_addr_decoded;
279                       end else begin :              GEN_iom_ne_0
280                         assign at_end         =  full_int;
281                     // spyglass disable_block W528
282                     // SMD: A signal or variable is set but never read
283                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
284                         assign at_end_n       = ~full_int;
285                     // spyglass enable_block W528
286                         assign rd_addr        = other_addr_decoded;
287                         assign wr_addr        = advanced_count;
288                       end
289                     endgenerate
290                     
291                       assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
292                       assign next_empty_n       = ~next_empty &amp;&amp; init_n;
293                       assign next_full          = next_full_int &amp;&amp; init_n;
294                       assign next_error         = next_error_int &amp;&amp; init_n;
295                     
296                     
297                       DW_axi_x2p_bcm21
298                        #(COUNT_WIDTH, SYNC_DEPTH+8, 0, GRAY_VERIF_EN, 2) U_sync(
299                         .clk_d(clk),
300                         .rst_d_n(rst_n),
301                         .init_d_n(init_n),
302                         .data_s(other_addr_g),
303                         .test(1'b0),
304                         .data_d(raw_sync) );
305                     
306                       // Gray Code encoder
307                       
308                       function [COUNT_WIDTH-1:0] func_bin2gray ;
309                         input [COUNT_WIDTH-1:0]             f_b;    // input
310                         begin 
311        1/1                func_bin2gray  = f_b ^ ( f_b &gt;&gt; 1 ); 
312                         end
313                       endfunction
314                     
315                       assign next_this_addr_g = func_bin2gray ( advanced_count );
316                     
317                     // spyglass disable_block Ac_conv01
318                     // SMD: Checks sequential convergence of same-domain signals synchronized in the same destination domain
319                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
320                     // spyglass disable_block Ac_conv02
321                     // SMD: Checks combinational convergence of same-domain signals synchronized in the same destination domain
322                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
323                       // Gray Code decoder
324                       
325                       function [COUNT_WIDTH-1:0] func_gray2bin ;
326                         input [COUNT_WIDTH-1:0]             f_g;    // input
327                         reg   [COUNT_WIDTH-1:0]             f_b;
328                         integer                     f_i;
329                         begin 
330        1/1                f_b = {COUNT_WIDTH{1'b0}};
331        1/1                for (f_i=COUNT_WIDTH-1 ; f_i &gt;= 0 ; f_i=f_i-1) begin
332        1/1                  if (f_i &lt; COUNT_WIDTH-1)
333        1/1                    f_b[f_i] = f_g[f_i] ^ f_b[f_i+1];
334                             else
335        1/1                    f_b[f_i] = f_g[f_i];
336                           end // for (i
337        1/1                func_gray2bin  = f_b; 
338                         end
339                       endfunction
340                     
341                       assign other_addr_decoded = func_gray2bin ( other_addr_g_sync );
342                     // spyglass enable_block Ac_conv01
343                     // spyglass enable_block Ac_conv02
344                      
345                       assign advance            = ~inc_req_n &amp;&amp; (~at_end);
346                     
347                       assign advanced_count = (advance == 1'b1)? succesive_count : count;
348                       assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
349                     
350                     // spyglass disable_block W164b
351                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
352                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
353                       assign temp1              = wr_addr - rd_addr;
354                     // spyglass enable_block W164b
355                       assign wrd_count_p1       = temp1[COUNT_WIDTH-1 : 0];
356                     
357                     
358                       assign succesive_count_big = count+COUNT_SIZED_ONE;
359                       assign succesive_addr_big  = this_addr_int+ADDR_SIZED_ONE;
360                     
361                     generate
362                       if ((1 &lt;&lt; ADDR_WIDTH) != DEPTH) begin : GEN_NXT_W_CNT_NOT_PWR2
363                         always @( wrd_count_p1 or rd_addr or wr_addr) begin : mk_this_non_pwr_2_addr_PROC
364                           reg [COUNT_WIDTH : 0] next_word_count_int_big;
365                     
366                           if (rd_addr &gt; wr_addr)
367                             next_word_count_int_big = wrd_count_p1 - RESIDUAL_VALUE_BUS;
368                           else
369                     // spyglass disable_block W164b
370                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
371                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
372                             next_word_count_int_big = wrd_count_p1;
373                     // spyglass enable_block W164b
374                     
375                           next_word_count_int = next_word_count_int_big[COUNT_WIDTH-1 : 0];
376                         end
377                     
378                         assign succesive_count = (this_addr_int != MODULUSM1)? succesive_count_big[COUNT_WIDTH-1:0] :
379                                                                             START_VALUE_BUS;
380                         assign succesive_addr  = (this_addr_int != MODULUSM1)? succesive_addr_big[ADDR_WIDTH-1:0]  :
381                                                                             BUS_LOW[ADDR_WIDTH-1 : 0];
382                         assign this_addr       = this_addr_int;
383                       end
384                     
385                       if ((1 &lt;&lt; ADDR_WIDTH) == DEPTH) begin : GEN_NXT_W_CNT_PWR2
386                         always @( wrd_count_p1 ) begin : hook_up_pwr_2_wc_PROC
387        1/1                  next_word_count_int = wrd_count_p1;
</pre>
<hr>
<a name="inst_tag_26_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17.html#inst_tag_26" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>34</td><td>19</td><td>55.88</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>34</td><td>19</td><td>55.88</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION ((next_word_count_int &lt;= A_EMPTY_VECTOR) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ((next_word_count_int &gt;= HLF_FULL_VECTOR) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((next_word_count_int &gt;= A_FULL_VECTOR) ? 1'b1 : 1'b0)
             -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       176
 EXPRESSION ((next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0)
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ((next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       179
 EXPRESSION (((!inc_req_n)) &amp;&amp; at_end)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       183
 EXPRESSION (error_seen || error_int)
             -----1----    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (init_n ? next_word_count_int : ({COUNT_WIDTH {1'b0}}))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION (((~next_empty)) &amp;&amp; init_n)
             -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       293
 EXPRESSION (next_full_int &amp;&amp; init_n)
             ------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       294
 EXPRESSION (next_error_int &amp;&amp; init_n)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION (((~inc_req_n)) &amp;&amp; ((~at_end)))
             -------1------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       347
 EXPRESSION ((advance == 1'b1) ? succesive_count : count)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       348
 EXPRESSION ((advance == 1'b1) ? succesive_addr : this_addr_int)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_26_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17.html#inst_tag_26" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">31</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">156</td>
<td class="rt">67.83 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">78</td>
<td class="rt">67.83 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">78</td>
<td class="rt">67.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">56</td>
<td class="rt">30</td>
<td class="rt">53.57 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">15</td>
<td class="rt">53.57 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">15</td>
<td class="rt">53.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">43</td>
<td class="rt">23</td>
<td class="rt">53.49 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">174</td>
<td class="rt">126</td>
<td class="rt">72.41 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">63</td>
<td class="rt">72.41 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">63</td>
<td class="rt">72.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>inc_req_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>other_addr_g[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>word_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>word_count[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>half_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr_g[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_empty_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_count_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_seen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raw_sync[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_g_sync[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_decoded[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advance</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count_big[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr_big[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advanced_count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_this_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>temp1[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>at_end_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_g_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>half_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_26_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17.html#inst_tag_26" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">13</td>
<td class="rt">68.42 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">173</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">174</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">347</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">348</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173          assign next_almost_empty     = (next_word_count_int <= A_EMPTY_VECTOR) ? 1'b1 : 1'b0;
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174          assign next_half_full        = (next_word_count_int >= HLF_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                     <font color = "red">-1-</font>  
                                                                                     <font color = "red">==></font>  
                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175          assign next_almost_full      = (next_word_count_int >= A_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "red">==></font>  
                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176          assign next_empty            = (next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0; 
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177          assign next_full_int         = (next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0; 
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "red">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291          assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
347          assign advanced_count = (advance == 1'b1)? succesive_count : count;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220             if (!rst_n) begin
                <font color = "green">-1-</font>  
221               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "green">       ==></font>
222               this_addr_int <=  {ADDR_WIDTH{1'b0}};
223               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
224               word_count_int <=  {COUNT_WIDTH{1'b0}};
225               empty_int <=  1'b0;
226               almost_empty_int <=  1'b0;
227               half_full_int <=  1'b0;
228               almost_full_int <=  1'b0;
229               full_int <=  1'b0;
230               error_int <=  1'b0;
231             end else if (!init_n) begin
                         <font color = "red">-2-</font>  
232               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "red">       ==></font>
233               this_addr_int <=  {ADDR_WIDTH{1'b0}};
234               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
235               word_count_int <=  {COUNT_WIDTH{1'b0}};
236               empty_int <=  1'b0;
237               almost_empty_int <=  1'b0;
238               half_full_int <=  1'b0;
239               almost_full_int <=  1'b0;
240               full_int <=  1'b0;
241               error_int <=  1'b0;
242             end else begin
243               count_int <=  next_count_int ;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30'>
<a name="inst_tag_30_Line"></a>
<b>Line Coverage for Instance : <a href="mod17.html#inst_tag_30" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>40</td><td>30</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>220</td><td>32</td><td>22</td><td>68.75</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>311</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>330</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>387</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                       always @ (posedge clk or negedge rst_n) begin : state_regs_PROC
220        1/1               if (!rst_n) begin
221        1/1                 count_int &lt;=  {COUNT_WIDTH{1'b0}};
222        1/1                 this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};
223        1/1                 this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};
224        1/1                 word_count_int &lt;=  {COUNT_WIDTH{1'b0}};
225        1/1                 empty_int &lt;=  1'b0;
226        1/1                 almost_empty_int &lt;=  1'b0;
227        1/1                 half_full_int &lt;=  1'b0;
228        1/1                 almost_full_int &lt;=  1'b0;
229        1/1                 full_int &lt;=  1'b0;
230        1/1                 error_int &lt;=  1'b0;
231        1/1               end else if (!init_n) begin
232        <font color = "red">0/1     ==>         count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
233        <font color = "red">0/1     ==>         this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};</font>
234        <font color = "red">0/1     ==>         this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
235        <font color = "red">0/1     ==>         word_count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
236        <font color = "red">0/1     ==>         empty_int &lt;=  1'b0;</font>
237        <font color = "red">0/1     ==>         almost_empty_int &lt;=  1'b0;</font>
238        <font color = "red">0/1     ==>         half_full_int &lt;=  1'b0;</font>
239        <font color = "red">0/1     ==>         almost_full_int &lt;=  1'b0;</font>
240        <font color = "red">0/1     ==>         full_int &lt;=  1'b0;</font>
241        <font color = "red">0/1     ==>         error_int &lt;=  1'b0;</font>
242                          end else begin
243        1/1                 count_int &lt;=  next_count_int ;
244        1/1                 this_addr_int &lt;=  next_this_addr_int ;
245        1/1                 this_addr_g_int &lt;=  next_this_addr_g_int ;
246        1/1                 word_count_int &lt;=  next_word_count_int ;
247        1/1                 empty_int &lt;=  next_empty_int;
248        1/1                 almost_empty_int &lt;=  next_almost_empty_int;
249        1/1                 half_full_int &lt;=  next_half_full_int;
250        1/1                 almost_full_int &lt;=  next_almost_full_int;
251        1/1                 full_int &lt;=  next_full_int;
252        1/1                 error_int &lt;=  next_error_int;
253                          end
254                         end
255                     // spyglass enable_block CheckDelayTimescale-ML
256                     
257                       assign other_addr_g_sync  = raw_sync ^ START_VALUE_GRAY_BUS;
258                     
259                       assign count              = count_int ^ START_VALUE_BUS;
260                       assign word_count         = word_count_int;
261                     
262                       assign empty              = ~empty_int;
263                       assign almost_empty       = ~almost_empty_int;
264                       assign half_full          = half_full_int;
265                       assign almost_full        = almost_full_int;
266                       assign full               = full_int;
267                       assign error              = error_int;
268                     
269                     generate
270                       if (IO_MODE == 0) begin :     GEN_iom_eq_0
271                         assign at_end         = ~empty_int;
272                     // spyglass disable_block W528
273                     // SMD: A signal or variable is set but never read
274                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
275                         assign at_end_n       =  empty_int;
276                     // spyglass enable_block W528
277                         assign rd_addr        = advanced_count;
278                         assign wr_addr        = other_addr_decoded;
279                       end else begin :              GEN_iom_ne_0
280                         assign at_end         =  full_int;
281                     // spyglass disable_block W528
282                     // SMD: A signal or variable is set but never read
283                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
284                         assign at_end_n       = ~full_int;
285                     // spyglass enable_block W528
286                         assign rd_addr        = other_addr_decoded;
287                         assign wr_addr        = advanced_count;
288                       end
289                     endgenerate
290                     
291                       assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
292                       assign next_empty_n       = ~next_empty &amp;&amp; init_n;
293                       assign next_full          = next_full_int &amp;&amp; init_n;
294                       assign next_error         = next_error_int &amp;&amp; init_n;
295                     
296                     
297                       DW_axi_x2p_bcm21
298                        #(COUNT_WIDTH, SYNC_DEPTH+8, 0, GRAY_VERIF_EN, 2) U_sync(
299                         .clk_d(clk),
300                         .rst_d_n(rst_n),
301                         .init_d_n(init_n),
302                         .data_s(other_addr_g),
303                         .test(1'b0),
304                         .data_d(raw_sync) );
305                     
306                       // Gray Code encoder
307                       
308                       function [COUNT_WIDTH-1:0] func_bin2gray ;
309                         input [COUNT_WIDTH-1:0]             f_b;    // input
310                         begin 
311        1/1                func_bin2gray  = f_b ^ ( f_b &gt;&gt; 1 ); 
312                         end
313                       endfunction
314                     
315                       assign next_this_addr_g = func_bin2gray ( advanced_count );
316                     
317                     // spyglass disable_block Ac_conv01
318                     // SMD: Checks sequential convergence of same-domain signals synchronized in the same destination domain
319                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
320                     // spyglass disable_block Ac_conv02
321                     // SMD: Checks combinational convergence of same-domain signals synchronized in the same destination domain
322                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
323                       // Gray Code decoder
324                       
325                       function [COUNT_WIDTH-1:0] func_gray2bin ;
326                         input [COUNT_WIDTH-1:0]             f_g;    // input
327                         reg   [COUNT_WIDTH-1:0]             f_b;
328                         integer                     f_i;
329                         begin 
330        1/1                f_b = {COUNT_WIDTH{1'b0}};
331        1/1                for (f_i=COUNT_WIDTH-1 ; f_i &gt;= 0 ; f_i=f_i-1) begin
332        1/1                  if (f_i &lt; COUNT_WIDTH-1)
333        1/1                    f_b[f_i] = f_g[f_i] ^ f_b[f_i+1];
334                             else
335        1/1                    f_b[f_i] = f_g[f_i];
336                           end // for (i
337        1/1                func_gray2bin  = f_b; 
338                         end
339                       endfunction
340                     
341                       assign other_addr_decoded = func_gray2bin ( other_addr_g_sync );
342                     // spyglass enable_block Ac_conv01
343                     // spyglass enable_block Ac_conv02
344                      
345                       assign advance            = ~inc_req_n &amp;&amp; (~at_end);
346                     
347                       assign advanced_count = (advance == 1'b1)? succesive_count : count;
348                       assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
349                     
350                     // spyglass disable_block W164b
351                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
352                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
353                       assign temp1              = wr_addr - rd_addr;
354                     // spyglass enable_block W164b
355                       assign wrd_count_p1       = temp1[COUNT_WIDTH-1 : 0];
356                     
357                     
358                       assign succesive_count_big = count+COUNT_SIZED_ONE;
359                       assign succesive_addr_big  = this_addr_int+ADDR_SIZED_ONE;
360                     
361                     generate
362                       if ((1 &lt;&lt; ADDR_WIDTH) != DEPTH) begin : GEN_NXT_W_CNT_NOT_PWR2
363                         always @( wrd_count_p1 or rd_addr or wr_addr) begin : mk_this_non_pwr_2_addr_PROC
364                           reg [COUNT_WIDTH : 0] next_word_count_int_big;
365                     
366                           if (rd_addr &gt; wr_addr)
367                             next_word_count_int_big = wrd_count_p1 - RESIDUAL_VALUE_BUS;
368                           else
369                     // spyglass disable_block W164b
370                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
371                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
372                             next_word_count_int_big = wrd_count_p1;
373                     // spyglass enable_block W164b
374                     
375                           next_word_count_int = next_word_count_int_big[COUNT_WIDTH-1 : 0];
376                         end
377                     
378                         assign succesive_count = (this_addr_int != MODULUSM1)? succesive_count_big[COUNT_WIDTH-1:0] :
379                                                                             START_VALUE_BUS;
380                         assign succesive_addr  = (this_addr_int != MODULUSM1)? succesive_addr_big[ADDR_WIDTH-1:0]  :
381                                                                             BUS_LOW[ADDR_WIDTH-1 : 0];
382                         assign this_addr       = this_addr_int;
383                       end
384                     
385                       if ((1 &lt;&lt; ADDR_WIDTH) == DEPTH) begin : GEN_NXT_W_CNT_PWR2
386                         always @( wrd_count_p1 ) begin : hook_up_pwr_2_wc_PROC
387        1/1                  next_word_count_int = wrd_count_p1;
</pre>
<hr>
<a name="inst_tag_30_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17.html#inst_tag_30" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>34</td><td>20</td><td>58.82</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>34</td><td>20</td><td>58.82</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION ((next_word_count_int &lt;= A_EMPTY_VECTOR) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ((next_word_count_int &gt;= HLF_FULL_VECTOR) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((next_word_count_int &gt;= A_FULL_VECTOR) ? 1'b1 : 1'b0)
             -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       176
 EXPRESSION ((next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0)
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ((next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       179
 EXPRESSION (((!inc_req_n)) &amp;&amp; at_end)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       183
 EXPRESSION (error_seen || error_int)
             -----1----    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (init_n ? next_word_count_int : ({COUNT_WIDTH {1'b0}}))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION (((~next_empty)) &amp;&amp; init_n)
             -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       293
 EXPRESSION (next_full_int &amp;&amp; init_n)
             ------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       294
 EXPRESSION (next_error_int &amp;&amp; init_n)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION (((~inc_req_n)) &amp;&amp; ((~at_end)))
             -------1------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       347
 EXPRESSION ((advance == 1'b1) ? succesive_count : count)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       348
 EXPRESSION ((advance == 1'b1) ? succesive_addr : this_addr_int)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_30_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17.html#inst_tag_30" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">35</td>
<td class="rt">56.45 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">122</td>
<td class="rt">70.11 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">62</td>
<td class="rt">71.26 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">60</td>
<td class="rt">68.97 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">9</td>
<td class="rt">47.37 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">46</td>
<td class="rt">27</td>
<td class="rt">58.70 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">43</td>
<td class="rt">26</td>
<td class="rt">60.47 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">128</td>
<td class="rt">95</td>
<td class="rt">74.22 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">64</td>
<td class="rt">48</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">64</td>
<td class="rt">47</td>
<td class="rt">73.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>inc_req_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>other_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>word_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>word_count[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_empty_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_seen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raw_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_g_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_decoded[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advance</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count_big[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr_big[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advanced_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>temp1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>at_end_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17.html#inst_tag_30" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">14</td>
<td class="rt">73.68 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">173</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">174</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">347</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">348</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173          assign next_almost_empty     = (next_word_count_int <= A_EMPTY_VECTOR) ? 1'b1 : 1'b0;
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174          assign next_half_full        = (next_word_count_int >= HLF_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                     <font color = "green">-1-</font>  
                                                                                     <font color = "green">==></font>  
                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175          assign next_almost_full      = (next_word_count_int >= A_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "green">==></font>  
                                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176          assign next_empty            = (next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0; 
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177          assign next_full_int         = (next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0; 
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "red">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291          assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
347          assign advanced_count = (advance == 1'b1)? succesive_count : count;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220             if (!rst_n) begin
                <font color = "green">-1-</font>  
221               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "green">       ==></font>
222               this_addr_int <=  {ADDR_WIDTH{1'b0}};
223               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
224               word_count_int <=  {COUNT_WIDTH{1'b0}};
225               empty_int <=  1'b0;
226               almost_empty_int <=  1'b0;
227               half_full_int <=  1'b0;
228               almost_full_int <=  1'b0;
229               full_int <=  1'b0;
230               error_int <=  1'b0;
231             end else if (!init_n) begin
                         <font color = "red">-2-</font>  
232               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "red">       ==></font>
233               this_addr_int <=  {ADDR_WIDTH{1'b0}};
234               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
235               word_count_int <=  {COUNT_WIDTH{1'b0}};
236               empty_int <=  1'b0;
237               almost_empty_int <=  1'b0;
238               half_full_int <=  1'b0;
239               almost_full_int <=  1'b0;
240               full_int <=  1'b0;
241               error_int <=  1'b0;
242             end else begin
243               count_int <=  next_count_int ;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31'>
<a name="inst_tag_31_Line"></a>
<b>Line Coverage for Instance : <a href="mod17.html#inst_tag_31" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>40</td><td>30</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>220</td><td>32</td><td>22</td><td>68.75</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>311</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>330</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>387</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                       always @ (posedge clk or negedge rst_n) begin : state_regs_PROC
220        1/1               if (!rst_n) begin
221        1/1                 count_int &lt;=  {COUNT_WIDTH{1'b0}};
222        1/1                 this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};
223        1/1                 this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};
224        1/1                 word_count_int &lt;=  {COUNT_WIDTH{1'b0}};
225        1/1                 empty_int &lt;=  1'b0;
226        1/1                 almost_empty_int &lt;=  1'b0;
227        1/1                 half_full_int &lt;=  1'b0;
228        1/1                 almost_full_int &lt;=  1'b0;
229        1/1                 full_int &lt;=  1'b0;
230        1/1                 error_int &lt;=  1'b0;
231        1/1               end else if (!init_n) begin
232        <font color = "red">0/1     ==>         count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
233        <font color = "red">0/1     ==>         this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};</font>
234        <font color = "red">0/1     ==>         this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
235        <font color = "red">0/1     ==>         word_count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
236        <font color = "red">0/1     ==>         empty_int &lt;=  1'b0;</font>
237        <font color = "red">0/1     ==>         almost_empty_int &lt;=  1'b0;</font>
238        <font color = "red">0/1     ==>         half_full_int &lt;=  1'b0;</font>
239        <font color = "red">0/1     ==>         almost_full_int &lt;=  1'b0;</font>
240        <font color = "red">0/1     ==>         full_int &lt;=  1'b0;</font>
241        <font color = "red">0/1     ==>         error_int &lt;=  1'b0;</font>
242                          end else begin
243        1/1                 count_int &lt;=  next_count_int ;
244        1/1                 this_addr_int &lt;=  next_this_addr_int ;
245        1/1                 this_addr_g_int &lt;=  next_this_addr_g_int ;
246        1/1                 word_count_int &lt;=  next_word_count_int ;
247        1/1                 empty_int &lt;=  next_empty_int;
248        1/1                 almost_empty_int &lt;=  next_almost_empty_int;
249        1/1                 half_full_int &lt;=  next_half_full_int;
250        1/1                 almost_full_int &lt;=  next_almost_full_int;
251        1/1                 full_int &lt;=  next_full_int;
252        1/1                 error_int &lt;=  next_error_int;
253                          end
254                         end
255                     // spyglass enable_block CheckDelayTimescale-ML
256                     
257                       assign other_addr_g_sync  = raw_sync ^ START_VALUE_GRAY_BUS;
258                     
259                       assign count              = count_int ^ START_VALUE_BUS;
260                       assign word_count         = word_count_int;
261                     
262                       assign empty              = ~empty_int;
263                       assign almost_empty       = ~almost_empty_int;
264                       assign half_full          = half_full_int;
265                       assign almost_full        = almost_full_int;
266                       assign full               = full_int;
267                       assign error              = error_int;
268                     
269                     generate
270                       if (IO_MODE == 0) begin :     GEN_iom_eq_0
271                         assign at_end         = ~empty_int;
272                     // spyglass disable_block W528
273                     // SMD: A signal or variable is set but never read
274                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
275                         assign at_end_n       =  empty_int;
276                     // spyglass enable_block W528
277                         assign rd_addr        = advanced_count;
278                         assign wr_addr        = other_addr_decoded;
279                       end else begin :              GEN_iom_ne_0
280                         assign at_end         =  full_int;
281                     // spyglass disable_block W528
282                     // SMD: A signal or variable is set but never read
283                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
284                         assign at_end_n       = ~full_int;
285                     // spyglass enable_block W528
286                         assign rd_addr        = other_addr_decoded;
287                         assign wr_addr        = advanced_count;
288                       end
289                     endgenerate
290                     
291                       assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
292                       assign next_empty_n       = ~next_empty &amp;&amp; init_n;
293                       assign next_full          = next_full_int &amp;&amp; init_n;
294                       assign next_error         = next_error_int &amp;&amp; init_n;
295                     
296                     
297                       DW_axi_x2p_bcm21
298                        #(COUNT_WIDTH, SYNC_DEPTH+8, 0, GRAY_VERIF_EN, 2) U_sync(
299                         .clk_d(clk),
300                         .rst_d_n(rst_n),
301                         .init_d_n(init_n),
302                         .data_s(other_addr_g),
303                         .test(1'b0),
304                         .data_d(raw_sync) );
305                     
306                       // Gray Code encoder
307                       
308                       function [COUNT_WIDTH-1:0] func_bin2gray ;
309                         input [COUNT_WIDTH-1:0]             f_b;    // input
310                         begin 
311        1/1                func_bin2gray  = f_b ^ ( f_b &gt;&gt; 1 ); 
312                         end
313                       endfunction
314                     
315                       assign next_this_addr_g = func_bin2gray ( advanced_count );
316                     
317                     // spyglass disable_block Ac_conv01
318                     // SMD: Checks sequential convergence of same-domain signals synchronized in the same destination domain
319                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
320                     // spyglass disable_block Ac_conv02
321                     // SMD: Checks combinational convergence of same-domain signals synchronized in the same destination domain
322                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
323                       // Gray Code decoder
324                       
325                       function [COUNT_WIDTH-1:0] func_gray2bin ;
326                         input [COUNT_WIDTH-1:0]             f_g;    // input
327                         reg   [COUNT_WIDTH-1:0]             f_b;
328                         integer                     f_i;
329                         begin 
330        1/1                f_b = {COUNT_WIDTH{1'b0}};
331        1/1                for (f_i=COUNT_WIDTH-1 ; f_i &gt;= 0 ; f_i=f_i-1) begin
332        1/1                  if (f_i &lt; COUNT_WIDTH-1)
333        1/1                    f_b[f_i] = f_g[f_i] ^ f_b[f_i+1];
334                             else
335        1/1                    f_b[f_i] = f_g[f_i];
336                           end // for (i
337        1/1                func_gray2bin  = f_b; 
338                         end
339                       endfunction
340                     
341                       assign other_addr_decoded = func_gray2bin ( other_addr_g_sync );
342                     // spyglass enable_block Ac_conv01
343                     // spyglass enable_block Ac_conv02
344                      
345                       assign advance            = ~inc_req_n &amp;&amp; (~at_end);
346                     
347                       assign advanced_count = (advance == 1'b1)? succesive_count : count;
348                       assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
349                     
350                     // spyglass disable_block W164b
351                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
352                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
353                       assign temp1              = wr_addr - rd_addr;
354                     // spyglass enable_block W164b
355                       assign wrd_count_p1       = temp1[COUNT_WIDTH-1 : 0];
356                     
357                     
358                       assign succesive_count_big = count+COUNT_SIZED_ONE;
359                       assign succesive_addr_big  = this_addr_int+ADDR_SIZED_ONE;
360                     
361                     generate
362                       if ((1 &lt;&lt; ADDR_WIDTH) != DEPTH) begin : GEN_NXT_W_CNT_NOT_PWR2
363                         always @( wrd_count_p1 or rd_addr or wr_addr) begin : mk_this_non_pwr_2_addr_PROC
364                           reg [COUNT_WIDTH : 0] next_word_count_int_big;
365                     
366                           if (rd_addr &gt; wr_addr)
367                             next_word_count_int_big = wrd_count_p1 - RESIDUAL_VALUE_BUS;
368                           else
369                     // spyglass disable_block W164b
370                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
371                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
372                             next_word_count_int_big = wrd_count_p1;
373                     // spyglass enable_block W164b
374                     
375                           next_word_count_int = next_word_count_int_big[COUNT_WIDTH-1 : 0];
376                         end
377                     
378                         assign succesive_count = (this_addr_int != MODULUSM1)? succesive_count_big[COUNT_WIDTH-1:0] :
379                                                                             START_VALUE_BUS;
380                         assign succesive_addr  = (this_addr_int != MODULUSM1)? succesive_addr_big[ADDR_WIDTH-1:0]  :
381                                                                             BUS_LOW[ADDR_WIDTH-1 : 0];
382                         assign this_addr       = this_addr_int;
383                       end
384                     
385                       if ((1 &lt;&lt; ADDR_WIDTH) == DEPTH) begin : GEN_NXT_W_CNT_PWR2
386                         always @( wrd_count_p1 ) begin : hook_up_pwr_2_wc_PROC
387        1/1                  next_word_count_int = wrd_count_p1;
</pre>
<hr>
<a name="inst_tag_31_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17.html#inst_tag_31" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>34</td><td>21</td><td>61.76</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>34</td><td>21</td><td>61.76</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION ((next_word_count_int &lt;= A_EMPTY_VECTOR) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ((next_word_count_int &gt;= HLF_FULL_VECTOR) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((next_word_count_int &gt;= A_FULL_VECTOR) ? 1'b1 : 1'b0)
             -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       176
 EXPRESSION ((next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0)
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ((next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       179
 EXPRESSION (((!inc_req_n)) &amp;&amp; at_end)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       183
 EXPRESSION (error_seen || error_int)
             -----1----    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (init_n ? next_word_count_int : ({COUNT_WIDTH {1'b0}}))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION (((~next_empty)) &amp;&amp; init_n)
             -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       293
 EXPRESSION (next_full_int &amp;&amp; init_n)
             ------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       294
 EXPRESSION (next_error_int &amp;&amp; init_n)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION (((~inc_req_n)) &amp;&amp; ((~at_end)))
             -------1------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       347
 EXPRESSION ((advance == 1'b1) ? succesive_count : count)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       348
 EXPRESSION ((advance == 1'b1) ? succesive_addr : this_addr_int)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17.html#inst_tag_31" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">37</td>
<td class="rt">59.68 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">126</td>
<td class="rt">72.41 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">64</td>
<td class="rt">73.56 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">62</td>
<td class="rt">71.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">9</td>
<td class="rt">47.37 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">46</td>
<td class="rt">27</td>
<td class="rt">58.70 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">43</td>
<td class="rt">28</td>
<td class="rt">65.12 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">128</td>
<td class="rt">99</td>
<td class="rt">77.34 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">64</td>
<td class="rt">50</td>
<td class="rt">78.12 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">64</td>
<td class="rt">49</td>
<td class="rt">76.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>inc_req_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>other_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>word_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>word_count[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_empty_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_seen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raw_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_g_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_decoded[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advance</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count_big[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr_big[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advanced_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>temp1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17.html#inst_tag_31" >axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">14</td>
<td class="rt">73.68 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">173</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">174</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">347</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">348</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173          assign next_almost_empty     = (next_word_count_int <= A_EMPTY_VECTOR) ? 1'b1 : 1'b0;
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174          assign next_half_full        = (next_word_count_int >= HLF_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                     <font color = "green">-1-</font>  
                                                                                     <font color = "green">==></font>  
                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175          assign next_almost_full      = (next_word_count_int >= A_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "green">==></font>  
                                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176          assign next_empty            = (next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0; 
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177          assign next_full_int         = (next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0; 
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "red">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291          assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
347          assign advanced_count = (advance == 1'b1)? succesive_count : count;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220             if (!rst_n) begin
                <font color = "green">-1-</font>  
221               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "green">       ==></font>
222               this_addr_int <=  {ADDR_WIDTH{1'b0}};
223               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
224               word_count_int <=  {COUNT_WIDTH{1'b0}};
225               empty_int <=  1'b0;
226               almost_empty_int <=  1'b0;
227               half_full_int <=  1'b0;
228               almost_full_int <=  1'b0;
229               full_int <=  1'b0;
230               error_int <=  1'b0;
231             end else if (!init_n) begin
                         <font color = "red">-2-</font>  
232               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "red">       ==></font>
233               this_addr_int <=  {ADDR_WIDTH{1'b0}};
234               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
235               word_count_int <=  {COUNT_WIDTH{1'b0}};
236               empty_int <=  1'b0;
237               almost_empty_int <=  1'b0;
238               half_full_int <=  1'b0;
239               almost_full_int <=  1'b0;
240               full_int <=  1'b0;
241               error_int <=  1'b0;
242             end else begin
243               count_int <=  next_count_int ;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_27'>
<a name="inst_tag_27_Line"></a>
<b>Line Coverage for Instance : <a href="mod17.html#inst_tag_27" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>40</td><td>30</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>220</td><td>32</td><td>22</td><td>68.75</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>311</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>330</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>387</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                       always @ (posedge clk or negedge rst_n) begin : state_regs_PROC
220        1/1               if (!rst_n) begin
221        1/1                 count_int &lt;=  {COUNT_WIDTH{1'b0}};
222        1/1                 this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};
223        1/1                 this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};
224        1/1                 word_count_int &lt;=  {COUNT_WIDTH{1'b0}};
225        1/1                 empty_int &lt;=  1'b0;
226        1/1                 almost_empty_int &lt;=  1'b0;
227        1/1                 half_full_int &lt;=  1'b0;
228        1/1                 almost_full_int &lt;=  1'b0;
229        1/1                 full_int &lt;=  1'b0;
230        1/1                 error_int &lt;=  1'b0;
231        1/1               end else if (!init_n) begin
232        <font color = "red">0/1     ==>         count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
233        <font color = "red">0/1     ==>         this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};</font>
234        <font color = "red">0/1     ==>         this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
235        <font color = "red">0/1     ==>         word_count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
236        <font color = "red">0/1     ==>         empty_int &lt;=  1'b0;</font>
237        <font color = "red">0/1     ==>         almost_empty_int &lt;=  1'b0;</font>
238        <font color = "red">0/1     ==>         half_full_int &lt;=  1'b0;</font>
239        <font color = "red">0/1     ==>         almost_full_int &lt;=  1'b0;</font>
240        <font color = "red">0/1     ==>         full_int &lt;=  1'b0;</font>
241        <font color = "red">0/1     ==>         error_int &lt;=  1'b0;</font>
242                          end else begin
243        1/1                 count_int &lt;=  next_count_int ;
244        1/1                 this_addr_int &lt;=  next_this_addr_int ;
245        1/1                 this_addr_g_int &lt;=  next_this_addr_g_int ;
246        1/1                 word_count_int &lt;=  next_word_count_int ;
247        1/1                 empty_int &lt;=  next_empty_int;
248        1/1                 almost_empty_int &lt;=  next_almost_empty_int;
249        1/1                 half_full_int &lt;=  next_half_full_int;
250        1/1                 almost_full_int &lt;=  next_almost_full_int;
251        1/1                 full_int &lt;=  next_full_int;
252        1/1                 error_int &lt;=  next_error_int;
253                          end
254                         end
255                     // spyglass enable_block CheckDelayTimescale-ML
256                     
257                       assign other_addr_g_sync  = raw_sync ^ START_VALUE_GRAY_BUS;
258                     
259                       assign count              = count_int ^ START_VALUE_BUS;
260                       assign word_count         = word_count_int;
261                     
262                       assign empty              = ~empty_int;
263                       assign almost_empty       = ~almost_empty_int;
264                       assign half_full          = half_full_int;
265                       assign almost_full        = almost_full_int;
266                       assign full               = full_int;
267                       assign error              = error_int;
268                     
269                     generate
270                       if (IO_MODE == 0) begin :     GEN_iom_eq_0
271                         assign at_end         = ~empty_int;
272                     // spyglass disable_block W528
273                     // SMD: A signal or variable is set but never read
274                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
275                         assign at_end_n       =  empty_int;
276                     // spyglass enable_block W528
277                         assign rd_addr        = advanced_count;
278                         assign wr_addr        = other_addr_decoded;
279                       end else begin :              GEN_iom_ne_0
280                         assign at_end         =  full_int;
281                     // spyglass disable_block W528
282                     // SMD: A signal or variable is set but never read
283                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
284                         assign at_end_n       = ~full_int;
285                     // spyglass enable_block W528
286                         assign rd_addr        = other_addr_decoded;
287                         assign wr_addr        = advanced_count;
288                       end
289                     endgenerate
290                     
291                       assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
292                       assign next_empty_n       = ~next_empty &amp;&amp; init_n;
293                       assign next_full          = next_full_int &amp;&amp; init_n;
294                       assign next_error         = next_error_int &amp;&amp; init_n;
295                     
296                     
297                       DW_axi_x2p_bcm21
298                        #(COUNT_WIDTH, SYNC_DEPTH+8, 0, GRAY_VERIF_EN, 2) U_sync(
299                         .clk_d(clk),
300                         .rst_d_n(rst_n),
301                         .init_d_n(init_n),
302                         .data_s(other_addr_g),
303                         .test(1'b0),
304                         .data_d(raw_sync) );
305                     
306                       // Gray Code encoder
307                       
308                       function [COUNT_WIDTH-1:0] func_bin2gray ;
309                         input [COUNT_WIDTH-1:0]             f_b;    // input
310                         begin 
311        1/1                func_bin2gray  = f_b ^ ( f_b &gt;&gt; 1 ); 
312                         end
313                       endfunction
314                     
315                       assign next_this_addr_g = func_bin2gray ( advanced_count );
316                     
317                     // spyglass disable_block Ac_conv01
318                     // SMD: Checks sequential convergence of same-domain signals synchronized in the same destination domain
319                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
320                     // spyglass disable_block Ac_conv02
321                     // SMD: Checks combinational convergence of same-domain signals synchronized in the same destination domain
322                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
323                       // Gray Code decoder
324                       
325                       function [COUNT_WIDTH-1:0] func_gray2bin ;
326                         input [COUNT_WIDTH-1:0]             f_g;    // input
327                         reg   [COUNT_WIDTH-1:0]             f_b;
328                         integer                     f_i;
329                         begin 
330        1/1                f_b = {COUNT_WIDTH{1'b0}};
331        1/1                for (f_i=COUNT_WIDTH-1 ; f_i &gt;= 0 ; f_i=f_i-1) begin
332        1/1                  if (f_i &lt; COUNT_WIDTH-1)
333        1/1                    f_b[f_i] = f_g[f_i] ^ f_b[f_i+1];
334                             else
335        1/1                    f_b[f_i] = f_g[f_i];
336                           end // for (i
337        1/1                func_gray2bin  = f_b; 
338                         end
339                       endfunction
340                     
341                       assign other_addr_decoded = func_gray2bin ( other_addr_g_sync );
342                     // spyglass enable_block Ac_conv01
343                     // spyglass enable_block Ac_conv02
344                      
345                       assign advance            = ~inc_req_n &amp;&amp; (~at_end);
346                     
347                       assign advanced_count = (advance == 1'b1)? succesive_count : count;
348                       assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
349                     
350                     // spyglass disable_block W164b
351                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
352                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
353                       assign temp1              = wr_addr - rd_addr;
354                     // spyglass enable_block W164b
355                       assign wrd_count_p1       = temp1[COUNT_WIDTH-1 : 0];
356                     
357                     
358                       assign succesive_count_big = count+COUNT_SIZED_ONE;
359                       assign succesive_addr_big  = this_addr_int+ADDR_SIZED_ONE;
360                     
361                     generate
362                       if ((1 &lt;&lt; ADDR_WIDTH) != DEPTH) begin : GEN_NXT_W_CNT_NOT_PWR2
363                         always @( wrd_count_p1 or rd_addr or wr_addr) begin : mk_this_non_pwr_2_addr_PROC
364                           reg [COUNT_WIDTH : 0] next_word_count_int_big;
365                     
366                           if (rd_addr &gt; wr_addr)
367                             next_word_count_int_big = wrd_count_p1 - RESIDUAL_VALUE_BUS;
368                           else
369                     // spyglass disable_block W164b
370                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
371                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
372                             next_word_count_int_big = wrd_count_p1;
373                     // spyglass enable_block W164b
374                     
375                           next_word_count_int = next_word_count_int_big[COUNT_WIDTH-1 : 0];
376                         end
377                     
378                         assign succesive_count = (this_addr_int != MODULUSM1)? succesive_count_big[COUNT_WIDTH-1:0] :
379                                                                             START_VALUE_BUS;
380                         assign succesive_addr  = (this_addr_int != MODULUSM1)? succesive_addr_big[ADDR_WIDTH-1:0]  :
381                                                                             BUS_LOW[ADDR_WIDTH-1 : 0];
382                         assign this_addr       = this_addr_int;
383                       end
384                     
385                       if ((1 &lt;&lt; ADDR_WIDTH) == DEPTH) begin : GEN_NXT_W_CNT_PWR2
386                         always @( wrd_count_p1 ) begin : hook_up_pwr_2_wc_PROC
387        1/1                  next_word_count_int = wrd_count_p1;
</pre>
<hr>
<a name="inst_tag_27_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17.html#inst_tag_27" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>34</td><td>24</td><td>70.59</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>34</td><td>24</td><td>70.59</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION ((next_word_count_int &lt;= A_EMPTY_VECTOR) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ((next_word_count_int &gt;= HLF_FULL_VECTOR) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((next_word_count_int &gt;= A_FULL_VECTOR) ? 1'b1 : 1'b0)
             -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       176
 EXPRESSION ((next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0)
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ((next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       179
 EXPRESSION (((!inc_req_n)) &amp;&amp; at_end)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       183
 EXPRESSION (error_seen || error_int)
             -----1----    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (init_n ? next_word_count_int : ({COUNT_WIDTH {1'b0}}))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION (((~next_empty)) &amp;&amp; init_n)
             -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       293
 EXPRESSION (next_full_int &amp;&amp; init_n)
             ------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       294
 EXPRESSION (next_error_int &amp;&amp; init_n)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION (((~inc_req_n)) &amp;&amp; ((~at_end)))
             -------1------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       347
 EXPRESSION ((advance == 1'b1) ? succesive_count : count)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       348
 EXPRESSION ((advance == 1'b1) ? succesive_addr : this_addr_int)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_27_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17.html#inst_tag_27" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">33</td>
<td class="rt">53.23 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">160</td>
<td class="rt">69.57 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">80</td>
<td class="rt">69.57 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">80</td>
<td class="rt">69.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">56</td>
<td class="rt">30</td>
<td class="rt">53.57 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">15</td>
<td class="rt">53.57 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">15</td>
<td class="rt">53.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">43</td>
<td class="rt">25</td>
<td class="rt">58.14 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">174</td>
<td class="rt">130</td>
<td class="rt">74.71 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">65</td>
<td class="rt">74.71 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">65</td>
<td class="rt">74.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>inc_req_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>other_addr_g[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>word_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>word_count[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>half_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr_g[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_empty_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_count_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_seen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raw_sync[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_g_sync[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_decoded[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advance</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count_big[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr_big[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advanced_count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_this_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>temp1[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_g_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>half_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_27_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17.html#inst_tag_27" >axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">13</td>
<td class="rt">68.42 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">173</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">174</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">347</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">348</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173          assign next_almost_empty     = (next_word_count_int <= A_EMPTY_VECTOR) ? 1'b1 : 1'b0;
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174          assign next_half_full        = (next_word_count_int >= HLF_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                     <font color = "red">-1-</font>  
                                                                                     <font color = "red">==></font>  
                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175          assign next_almost_full      = (next_word_count_int >= A_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "red">==></font>  
                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176          assign next_empty            = (next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0; 
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177          assign next_full_int         = (next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0; 
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "red">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291          assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
347          assign advanced_count = (advance == 1'b1)? succesive_count : count;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220             if (!rst_n) begin
                <font color = "green">-1-</font>  
221               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "green">       ==></font>
222               this_addr_int <=  {ADDR_WIDTH{1'b0}};
223               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
224               word_count_int <=  {COUNT_WIDTH{1'b0}};
225               empty_int <=  1'b0;
226               almost_empty_int <=  1'b0;
227               half_full_int <=  1'b0;
228               almost_full_int <=  1'b0;
229               full_int <=  1'b0;
230               error_int <=  1'b0;
231             end else if (!init_n) begin
                         <font color = "red">-2-</font>  
232               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "red">       ==></font>
233               this_addr_int <=  {ADDR_WIDTH{1'b0}};
234               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
235               word_count_int <=  {COUNT_WIDTH{1'b0}};
236               empty_int <=  1'b0;
237               almost_empty_int <=  1'b0;
238               half_full_int <=  1'b0;
239               almost_full_int <=  1'b0;
240               full_int <=  1'b0;
241               error_int <=  1'b0;
242             end else begin
243               count_int <=  next_count_int ;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_28'>
<a name="inst_tag_28_Line"></a>
<b>Line Coverage for Instance : <a href="mod17.html#inst_tag_28" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>40</td><td>30</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>220</td><td>32</td><td>22</td><td>68.75</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>311</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>330</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>387</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                       always @ (posedge clk or negedge rst_n) begin : state_regs_PROC
220        1/1               if (!rst_n) begin
221        1/1                 count_int &lt;=  {COUNT_WIDTH{1'b0}};
222        1/1                 this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};
223        1/1                 this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};
224        1/1                 word_count_int &lt;=  {COUNT_WIDTH{1'b0}};
225        1/1                 empty_int &lt;=  1'b0;
226        1/1                 almost_empty_int &lt;=  1'b0;
227        1/1                 half_full_int &lt;=  1'b0;
228        1/1                 almost_full_int &lt;=  1'b0;
229        1/1                 full_int &lt;=  1'b0;
230        1/1                 error_int &lt;=  1'b0;
231        1/1               end else if (!init_n) begin
232        <font color = "red">0/1     ==>         count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
233        <font color = "red">0/1     ==>         this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};</font>
234        <font color = "red">0/1     ==>         this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
235        <font color = "red">0/1     ==>         word_count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
236        <font color = "red">0/1     ==>         empty_int &lt;=  1'b0;</font>
237        <font color = "red">0/1     ==>         almost_empty_int &lt;=  1'b0;</font>
238        <font color = "red">0/1     ==>         half_full_int &lt;=  1'b0;</font>
239        <font color = "red">0/1     ==>         almost_full_int &lt;=  1'b0;</font>
240        <font color = "red">0/1     ==>         full_int &lt;=  1'b0;</font>
241        <font color = "red">0/1     ==>         error_int &lt;=  1'b0;</font>
242                          end else begin
243        1/1                 count_int &lt;=  next_count_int ;
244        1/1                 this_addr_int &lt;=  next_this_addr_int ;
245        1/1                 this_addr_g_int &lt;=  next_this_addr_g_int ;
246        1/1                 word_count_int &lt;=  next_word_count_int ;
247        1/1                 empty_int &lt;=  next_empty_int;
248        1/1                 almost_empty_int &lt;=  next_almost_empty_int;
249        1/1                 half_full_int &lt;=  next_half_full_int;
250        1/1                 almost_full_int &lt;=  next_almost_full_int;
251        1/1                 full_int &lt;=  next_full_int;
252        1/1                 error_int &lt;=  next_error_int;
253                          end
254                         end
255                     // spyglass enable_block CheckDelayTimescale-ML
256                     
257                       assign other_addr_g_sync  = raw_sync ^ START_VALUE_GRAY_BUS;
258                     
259                       assign count              = count_int ^ START_VALUE_BUS;
260                       assign word_count         = word_count_int;
261                     
262                       assign empty              = ~empty_int;
263                       assign almost_empty       = ~almost_empty_int;
264                       assign half_full          = half_full_int;
265                       assign almost_full        = almost_full_int;
266                       assign full               = full_int;
267                       assign error              = error_int;
268                     
269                     generate
270                       if (IO_MODE == 0) begin :     GEN_iom_eq_0
271                         assign at_end         = ~empty_int;
272                     // spyglass disable_block W528
273                     // SMD: A signal or variable is set but never read
274                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
275                         assign at_end_n       =  empty_int;
276                     // spyglass enable_block W528
277                         assign rd_addr        = advanced_count;
278                         assign wr_addr        = other_addr_decoded;
279                       end else begin :              GEN_iom_ne_0
280                         assign at_end         =  full_int;
281                     // spyglass disable_block W528
282                     // SMD: A signal or variable is set but never read
283                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
284                         assign at_end_n       = ~full_int;
285                     // spyglass enable_block W528
286                         assign rd_addr        = other_addr_decoded;
287                         assign wr_addr        = advanced_count;
288                       end
289                     endgenerate
290                     
291                       assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
292                       assign next_empty_n       = ~next_empty &amp;&amp; init_n;
293                       assign next_full          = next_full_int &amp;&amp; init_n;
294                       assign next_error         = next_error_int &amp;&amp; init_n;
295                     
296                     
297                       DW_axi_x2p_bcm21
298                        #(COUNT_WIDTH, SYNC_DEPTH+8, 0, GRAY_VERIF_EN, 2) U_sync(
299                         .clk_d(clk),
300                         .rst_d_n(rst_n),
301                         .init_d_n(init_n),
302                         .data_s(other_addr_g),
303                         .test(1'b0),
304                         .data_d(raw_sync) );
305                     
306                       // Gray Code encoder
307                       
308                       function [COUNT_WIDTH-1:0] func_bin2gray ;
309                         input [COUNT_WIDTH-1:0]             f_b;    // input
310                         begin 
311        1/1                func_bin2gray  = f_b ^ ( f_b &gt;&gt; 1 ); 
312                         end
313                       endfunction
314                     
315                       assign next_this_addr_g = func_bin2gray ( advanced_count );
316                     
317                     // spyglass disable_block Ac_conv01
318                     // SMD: Checks sequential convergence of same-domain signals synchronized in the same destination domain
319                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
320                     // spyglass disable_block Ac_conv02
321                     // SMD: Checks combinational convergence of same-domain signals synchronized in the same destination domain
322                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
323                       // Gray Code decoder
324                       
325                       function [COUNT_WIDTH-1:0] func_gray2bin ;
326                         input [COUNT_WIDTH-1:0]             f_g;    // input
327                         reg   [COUNT_WIDTH-1:0]             f_b;
328                         integer                     f_i;
329                         begin 
330        1/1                f_b = {COUNT_WIDTH{1'b0}};
331        1/1                for (f_i=COUNT_WIDTH-1 ; f_i &gt;= 0 ; f_i=f_i-1) begin
332        1/1                  if (f_i &lt; COUNT_WIDTH-1)
333        1/1                    f_b[f_i] = f_g[f_i] ^ f_b[f_i+1];
334                             else
335        1/1                    f_b[f_i] = f_g[f_i];
336                           end // for (i
337        1/1                func_gray2bin  = f_b; 
338                         end
339                       endfunction
340                     
341                       assign other_addr_decoded = func_gray2bin ( other_addr_g_sync );
342                     // spyglass enable_block Ac_conv01
343                     // spyglass enable_block Ac_conv02
344                      
345                       assign advance            = ~inc_req_n &amp;&amp; (~at_end);
346                     
347                       assign advanced_count = (advance == 1'b1)? succesive_count : count;
348                       assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
349                     
350                     // spyglass disable_block W164b
351                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
352                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
353                       assign temp1              = wr_addr - rd_addr;
354                     // spyglass enable_block W164b
355                       assign wrd_count_p1       = temp1[COUNT_WIDTH-1 : 0];
356                     
357                     
358                       assign succesive_count_big = count+COUNT_SIZED_ONE;
359                       assign succesive_addr_big  = this_addr_int+ADDR_SIZED_ONE;
360                     
361                     generate
362                       if ((1 &lt;&lt; ADDR_WIDTH) != DEPTH) begin : GEN_NXT_W_CNT_NOT_PWR2
363                         always @( wrd_count_p1 or rd_addr or wr_addr) begin : mk_this_non_pwr_2_addr_PROC
364                           reg [COUNT_WIDTH : 0] next_word_count_int_big;
365                     
366                           if (rd_addr &gt; wr_addr)
367                             next_word_count_int_big = wrd_count_p1 - RESIDUAL_VALUE_BUS;
368                           else
369                     // spyglass disable_block W164b
370                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
371                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
372                             next_word_count_int_big = wrd_count_p1;
373                     // spyglass enable_block W164b
374                     
375                           next_word_count_int = next_word_count_int_big[COUNT_WIDTH-1 : 0];
376                         end
377                     
378                         assign succesive_count = (this_addr_int != MODULUSM1)? succesive_count_big[COUNT_WIDTH-1:0] :
379                                                                             START_VALUE_BUS;
380                         assign succesive_addr  = (this_addr_int != MODULUSM1)? succesive_addr_big[ADDR_WIDTH-1:0]  :
381                                                                             BUS_LOW[ADDR_WIDTH-1 : 0];
382                         assign this_addr       = this_addr_int;
383                       end
384                     
385                       if ((1 &lt;&lt; ADDR_WIDTH) == DEPTH) begin : GEN_NXT_W_CNT_PWR2
386                         always @( wrd_count_p1 ) begin : hook_up_pwr_2_wc_PROC
387        1/1                  next_word_count_int = wrd_count_p1;
</pre>
<hr>
<a name="inst_tag_28_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17.html#inst_tag_28" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>34</td><td>23</td><td>67.65</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>34</td><td>23</td><td>67.65</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION ((next_word_count_int &lt;= A_EMPTY_VECTOR) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ((next_word_count_int &gt;= HLF_FULL_VECTOR) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((next_word_count_int &gt;= A_FULL_VECTOR) ? 1'b1 : 1'b0)
             -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       176
 EXPRESSION ((next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0)
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ((next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       179
 EXPRESSION (((!inc_req_n)) &amp;&amp; at_end)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       183
 EXPRESSION (error_seen || error_int)
             -----1----    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (init_n ? next_word_count_int : ({COUNT_WIDTH {1'b0}}))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION (((~next_empty)) &amp;&amp; init_n)
             -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       293
 EXPRESSION (next_full_int &amp;&amp; init_n)
             ------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       294
 EXPRESSION (next_error_int &amp;&amp; init_n)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION (((~inc_req_n)) &amp;&amp; ((~at_end)))
             -------1------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       347
 EXPRESSION ((advance == 1'b1) ? succesive_count : count)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       348
 EXPRESSION ((advance == 1'b1) ? succesive_addr : this_addr_int)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_28_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17.html#inst_tag_28" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">47</td>
<td class="rt">75.81 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">146</td>
<td class="rt">83.91 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">74</td>
<td class="rt">85.06 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">72</td>
<td class="rt">82.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">13</td>
<td class="rt">68.42 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">46</td>
<td class="rt">35</td>
<td class="rt">76.09 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">23</td>
<td class="rt">18</td>
<td class="rt">78.26 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">23</td>
<td class="rt">17</td>
<td class="rt">73.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">43</td>
<td class="rt">34</td>
<td class="rt">79.07 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">128</td>
<td class="rt">111</td>
<td class="rt">86.72 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">64</td>
<td class="rt">56</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">64</td>
<td class="rt">55</td>
<td class="rt">85.94 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>inc_req_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>other_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>word_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_empty_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_seen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raw_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_g_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_decoded[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advance</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count_big[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr_big[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advanced_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_28_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17.html#inst_tag_28" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">173</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">174</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">347</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">348</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173          assign next_almost_empty     = (next_word_count_int <= A_EMPTY_VECTOR) ? 1'b1 : 1'b0;
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174          assign next_half_full        = (next_word_count_int >= HLF_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                     <font color = "green">-1-</font>  
                                                                                     <font color = "green">==></font>  
                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175          assign next_almost_full      = (next_word_count_int >= A_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "green">==></font>  
                                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176          assign next_empty            = (next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0; 
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177          assign next_full_int         = (next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0; 
                                                                                    <font color = "green">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291          assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
347          assign advanced_count = (advance == 1'b1)? succesive_count : count;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220             if (!rst_n) begin
                <font color = "green">-1-</font>  
221               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "green">       ==></font>
222               this_addr_int <=  {ADDR_WIDTH{1'b0}};
223               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
224               word_count_int <=  {COUNT_WIDTH{1'b0}};
225               empty_int <=  1'b0;
226               almost_empty_int <=  1'b0;
227               half_full_int <=  1'b0;
228               almost_full_int <=  1'b0;
229               full_int <=  1'b0;
230               error_int <=  1'b0;
231             end else if (!init_n) begin
                         <font color = "red">-2-</font>  
232               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "red">       ==></font>
233               this_addr_int <=  {ADDR_WIDTH{1'b0}};
234               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
235               word_count_int <=  {COUNT_WIDTH{1'b0}};
236               empty_int <=  1'b0;
237               almost_empty_int <=  1'b0;
238               half_full_int <=  1'b0;
239               almost_full_int <=  1'b0;
240               full_int <=  1'b0;
241               error_int <=  1'b0;
242             end else begin
243               count_int <=  next_count_int ;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_29'>
<a name="inst_tag_29_Line"></a>
<b>Line Coverage for Instance : <a href="mod17.html#inst_tag_29" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>40</td><td>30</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>220</td><td>32</td><td>22</td><td>68.75</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>311</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>330</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>387</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                       always @ (posedge clk or negedge rst_n) begin : state_regs_PROC
220        1/1               if (!rst_n) begin
221        1/1                 count_int &lt;=  {COUNT_WIDTH{1'b0}};
222        1/1                 this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};
223        1/1                 this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};
224        1/1                 word_count_int &lt;=  {COUNT_WIDTH{1'b0}};
225        1/1                 empty_int &lt;=  1'b0;
226        1/1                 almost_empty_int &lt;=  1'b0;
227        1/1                 half_full_int &lt;=  1'b0;
228        1/1                 almost_full_int &lt;=  1'b0;
229        1/1                 full_int &lt;=  1'b0;
230        1/1                 error_int &lt;=  1'b0;
231        1/1               end else if (!init_n) begin
232        <font color = "red">0/1     ==>         count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
233        <font color = "red">0/1     ==>         this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};</font>
234        <font color = "red">0/1     ==>         this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
235        <font color = "red">0/1     ==>         word_count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
236        <font color = "red">0/1     ==>         empty_int &lt;=  1'b0;</font>
237        <font color = "red">0/1     ==>         almost_empty_int &lt;=  1'b0;</font>
238        <font color = "red">0/1     ==>         half_full_int &lt;=  1'b0;</font>
239        <font color = "red">0/1     ==>         almost_full_int &lt;=  1'b0;</font>
240        <font color = "red">0/1     ==>         full_int &lt;=  1'b0;</font>
241        <font color = "red">0/1     ==>         error_int &lt;=  1'b0;</font>
242                          end else begin
243        1/1                 count_int &lt;=  next_count_int ;
244        1/1                 this_addr_int &lt;=  next_this_addr_int ;
245        1/1                 this_addr_g_int &lt;=  next_this_addr_g_int ;
246        1/1                 word_count_int &lt;=  next_word_count_int ;
247        1/1                 empty_int &lt;=  next_empty_int;
248        1/1                 almost_empty_int &lt;=  next_almost_empty_int;
249        1/1                 half_full_int &lt;=  next_half_full_int;
250        1/1                 almost_full_int &lt;=  next_almost_full_int;
251        1/1                 full_int &lt;=  next_full_int;
252        1/1                 error_int &lt;=  next_error_int;
253                          end
254                         end
255                     // spyglass enable_block CheckDelayTimescale-ML
256                     
257                       assign other_addr_g_sync  = raw_sync ^ START_VALUE_GRAY_BUS;
258                     
259                       assign count              = count_int ^ START_VALUE_BUS;
260                       assign word_count         = word_count_int;
261                     
262                       assign empty              = ~empty_int;
263                       assign almost_empty       = ~almost_empty_int;
264                       assign half_full          = half_full_int;
265                       assign almost_full        = almost_full_int;
266                       assign full               = full_int;
267                       assign error              = error_int;
268                     
269                     generate
270                       if (IO_MODE == 0) begin :     GEN_iom_eq_0
271                         assign at_end         = ~empty_int;
272                     // spyglass disable_block W528
273                     // SMD: A signal or variable is set but never read
274                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
275                         assign at_end_n       =  empty_int;
276                     // spyglass enable_block W528
277                         assign rd_addr        = advanced_count;
278                         assign wr_addr        = other_addr_decoded;
279                       end else begin :              GEN_iom_ne_0
280                         assign at_end         =  full_int;
281                     // spyglass disable_block W528
282                     // SMD: A signal or variable is set but never read
283                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
284                         assign at_end_n       = ~full_int;
285                     // spyglass enable_block W528
286                         assign rd_addr        = other_addr_decoded;
287                         assign wr_addr        = advanced_count;
288                       end
289                     endgenerate
290                     
291                       assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
292                       assign next_empty_n       = ~next_empty &amp;&amp; init_n;
293                       assign next_full          = next_full_int &amp;&amp; init_n;
294                       assign next_error         = next_error_int &amp;&amp; init_n;
295                     
296                     
297                       DW_axi_x2p_bcm21
298                        #(COUNT_WIDTH, SYNC_DEPTH+8, 0, GRAY_VERIF_EN, 2) U_sync(
299                         .clk_d(clk),
300                         .rst_d_n(rst_n),
301                         .init_d_n(init_n),
302                         .data_s(other_addr_g),
303                         .test(1'b0),
304                         .data_d(raw_sync) );
305                     
306                       // Gray Code encoder
307                       
308                       function [COUNT_WIDTH-1:0] func_bin2gray ;
309                         input [COUNT_WIDTH-1:0]             f_b;    // input
310                         begin 
311        1/1                func_bin2gray  = f_b ^ ( f_b &gt;&gt; 1 ); 
312                         end
313                       endfunction
314                     
315                       assign next_this_addr_g = func_bin2gray ( advanced_count );
316                     
317                     // spyglass disable_block Ac_conv01
318                     // SMD: Checks sequential convergence of same-domain signals synchronized in the same destination domain
319                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
320                     // spyglass disable_block Ac_conv02
321                     // SMD: Checks combinational convergence of same-domain signals synchronized in the same destination domain
322                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
323                       // Gray Code decoder
324                       
325                       function [COUNT_WIDTH-1:0] func_gray2bin ;
326                         input [COUNT_WIDTH-1:0]             f_g;    // input
327                         reg   [COUNT_WIDTH-1:0]             f_b;
328                         integer                     f_i;
329                         begin 
330        1/1                f_b = {COUNT_WIDTH{1'b0}};
331        1/1                for (f_i=COUNT_WIDTH-1 ; f_i &gt;= 0 ; f_i=f_i-1) begin
332        1/1                  if (f_i &lt; COUNT_WIDTH-1)
333        1/1                    f_b[f_i] = f_g[f_i] ^ f_b[f_i+1];
334                             else
335        1/1                    f_b[f_i] = f_g[f_i];
336                           end // for (i
337        1/1                func_gray2bin  = f_b; 
338                         end
339                       endfunction
340                     
341                       assign other_addr_decoded = func_gray2bin ( other_addr_g_sync );
342                     // spyglass enable_block Ac_conv01
343                     // spyglass enable_block Ac_conv02
344                      
345                       assign advance            = ~inc_req_n &amp;&amp; (~at_end);
346                     
347                       assign advanced_count = (advance == 1'b1)? succesive_count : count;
348                       assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
349                     
350                     // spyglass disable_block W164b
351                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
352                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
353                       assign temp1              = wr_addr - rd_addr;
354                     // spyglass enable_block W164b
355                       assign wrd_count_p1       = temp1[COUNT_WIDTH-1 : 0];
356                     
357                     
358                       assign succesive_count_big = count+COUNT_SIZED_ONE;
359                       assign succesive_addr_big  = this_addr_int+ADDR_SIZED_ONE;
360                     
361                     generate
362                       if ((1 &lt;&lt; ADDR_WIDTH) != DEPTH) begin : GEN_NXT_W_CNT_NOT_PWR2
363                         always @( wrd_count_p1 or rd_addr or wr_addr) begin : mk_this_non_pwr_2_addr_PROC
364                           reg [COUNT_WIDTH : 0] next_word_count_int_big;
365                     
366                           if (rd_addr &gt; wr_addr)
367                             next_word_count_int_big = wrd_count_p1 - RESIDUAL_VALUE_BUS;
368                           else
369                     // spyglass disable_block W164b
370                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
371                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
372                             next_word_count_int_big = wrd_count_p1;
373                     // spyglass enable_block W164b
374                     
375                           next_word_count_int = next_word_count_int_big[COUNT_WIDTH-1 : 0];
376                         end
377                     
378                         assign succesive_count = (this_addr_int != MODULUSM1)? succesive_count_big[COUNT_WIDTH-1:0] :
379                                                                             START_VALUE_BUS;
380                         assign succesive_addr  = (this_addr_int != MODULUSM1)? succesive_addr_big[ADDR_WIDTH-1:0]  :
381                                                                             BUS_LOW[ADDR_WIDTH-1 : 0];
382                         assign this_addr       = this_addr_int;
383                       end
384                     
385                       if ((1 &lt;&lt; ADDR_WIDTH) == DEPTH) begin : GEN_NXT_W_CNT_PWR2
386                         always @( wrd_count_p1 ) begin : hook_up_pwr_2_wc_PROC
387        1/1                  next_word_count_int = wrd_count_p1;
</pre>
<hr>
<a name="inst_tag_29_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17.html#inst_tag_29" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>34</td><td>23</td><td>67.65</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>34</td><td>23</td><td>67.65</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION ((next_word_count_int &lt;= A_EMPTY_VECTOR) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ((next_word_count_int &gt;= HLF_FULL_VECTOR) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((next_word_count_int &gt;= A_FULL_VECTOR) ? 1'b1 : 1'b0)
             -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       176
 EXPRESSION ((next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0)
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ((next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       179
 EXPRESSION (((!inc_req_n)) &amp;&amp; at_end)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       183
 EXPRESSION (error_seen || error_int)
             -----1----    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (init_n ? next_word_count_int : ({COUNT_WIDTH {1'b0}}))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION (((~next_empty)) &amp;&amp; init_n)
             -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       293
 EXPRESSION (next_full_int &amp;&amp; init_n)
             ------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       294
 EXPRESSION (next_error_int &amp;&amp; init_n)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION (((~inc_req_n)) &amp;&amp; ((~at_end)))
             -------1------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       347
 EXPRESSION ((advance == 1'b1) ? succesive_count : count)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       348
 EXPRESSION ((advance == 1'b1) ? succesive_addr : this_addr_int)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_29_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17.html#inst_tag_29" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">47</td>
<td class="rt">75.81 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">146</td>
<td class="rt">83.91 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">74</td>
<td class="rt">85.06 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">72</td>
<td class="rt">82.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">13</td>
<td class="rt">68.42 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">46</td>
<td class="rt">35</td>
<td class="rt">76.09 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">23</td>
<td class="rt">18</td>
<td class="rt">78.26 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">23</td>
<td class="rt">17</td>
<td class="rt">73.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">43</td>
<td class="rt">34</td>
<td class="rt">79.07 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">128</td>
<td class="rt">111</td>
<td class="rt">86.72 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">64</td>
<td class="rt">56</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">64</td>
<td class="rt">55</td>
<td class="rt">85.94 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>inc_req_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>other_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>word_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_empty_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_seen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raw_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_g_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_decoded[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advance</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count_big[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr_big[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advanced_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_29_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17.html#inst_tag_29" >axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">173</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">174</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">347</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">348</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173          assign next_almost_empty     = (next_word_count_int <= A_EMPTY_VECTOR) ? 1'b1 : 1'b0;
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174          assign next_half_full        = (next_word_count_int >= HLF_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                     <font color = "green">-1-</font>  
                                                                                     <font color = "green">==></font>  
                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175          assign next_almost_full      = (next_word_count_int >= A_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "green">==></font>  
                                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176          assign next_empty            = (next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0; 
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177          assign next_full_int         = (next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0; 
                                                                                    <font color = "green">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291          assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
347          assign advanced_count = (advance == 1'b1)? succesive_count : count;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220             if (!rst_n) begin
                <font color = "green">-1-</font>  
221               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "green">       ==></font>
222               this_addr_int <=  {ADDR_WIDTH{1'b0}};
223               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
224               word_count_int <=  {COUNT_WIDTH{1'b0}};
225               empty_int <=  1'b0;
226               almost_empty_int <=  1'b0;
227               half_full_int <=  1'b0;
228               almost_full_int <=  1'b0;
229               full_int <=  1'b0;
230               error_int <=  1'b0;
231             end else if (!init_n) begin
                         <font color = "red">-2-</font>  
232               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "red">       ==></font>
233               this_addr_int <=  {ADDR_WIDTH{1'b0}};
234               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
235               word_count_int <=  {COUNT_WIDTH{1'b0}};
236               empty_int <=  1'b0;
237               almost_empty_int <=  1'b0;
238               half_full_int <=  1'b0;
239               almost_full_int <=  1'b0;
240               full_int <=  1'b0;
241               error_int <=  1'b0;
242             end else begin
243               count_int <=  next_count_int ;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_32'>
<a name="inst_tag_32_Line"></a>
<b>Line Coverage for Instance : <a href="mod17.html#inst_tag_32" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>40</td><td>30</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>220</td><td>32</td><td>22</td><td>68.75</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>311</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>330</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>387</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                       always @ (posedge clk or negedge rst_n) begin : state_regs_PROC
220        1/1               if (!rst_n) begin
221        1/1                 count_int &lt;=  {COUNT_WIDTH{1'b0}};
222        1/1                 this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};
223        1/1                 this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};
224        1/1                 word_count_int &lt;=  {COUNT_WIDTH{1'b0}};
225        1/1                 empty_int &lt;=  1'b0;
226        1/1                 almost_empty_int &lt;=  1'b0;
227        1/1                 half_full_int &lt;=  1'b0;
228        1/1                 almost_full_int &lt;=  1'b0;
229        1/1                 full_int &lt;=  1'b0;
230        1/1                 error_int &lt;=  1'b0;
231        1/1               end else if (!init_n) begin
232        <font color = "red">0/1     ==>         count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
233        <font color = "red">0/1     ==>         this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};</font>
234        <font color = "red">0/1     ==>         this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
235        <font color = "red">0/1     ==>         word_count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
236        <font color = "red">0/1     ==>         empty_int &lt;=  1'b0;</font>
237        <font color = "red">0/1     ==>         almost_empty_int &lt;=  1'b0;</font>
238        <font color = "red">0/1     ==>         half_full_int &lt;=  1'b0;</font>
239        <font color = "red">0/1     ==>         almost_full_int &lt;=  1'b0;</font>
240        <font color = "red">0/1     ==>         full_int &lt;=  1'b0;</font>
241        <font color = "red">0/1     ==>         error_int &lt;=  1'b0;</font>
242                          end else begin
243        1/1                 count_int &lt;=  next_count_int ;
244        1/1                 this_addr_int &lt;=  next_this_addr_int ;
245        1/1                 this_addr_g_int &lt;=  next_this_addr_g_int ;
246        1/1                 word_count_int &lt;=  next_word_count_int ;
247        1/1                 empty_int &lt;=  next_empty_int;
248        1/1                 almost_empty_int &lt;=  next_almost_empty_int;
249        1/1                 half_full_int &lt;=  next_half_full_int;
250        1/1                 almost_full_int &lt;=  next_almost_full_int;
251        1/1                 full_int &lt;=  next_full_int;
252        1/1                 error_int &lt;=  next_error_int;
253                          end
254                         end
255                     // spyglass enable_block CheckDelayTimescale-ML
256                     
257                       assign other_addr_g_sync  = raw_sync ^ START_VALUE_GRAY_BUS;
258                     
259                       assign count              = count_int ^ START_VALUE_BUS;
260                       assign word_count         = word_count_int;
261                     
262                       assign empty              = ~empty_int;
263                       assign almost_empty       = ~almost_empty_int;
264                       assign half_full          = half_full_int;
265                       assign almost_full        = almost_full_int;
266                       assign full               = full_int;
267                       assign error              = error_int;
268                     
269                     generate
270                       if (IO_MODE == 0) begin :     GEN_iom_eq_0
271                         assign at_end         = ~empty_int;
272                     // spyglass disable_block W528
273                     // SMD: A signal or variable is set but never read
274                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
275                         assign at_end_n       =  empty_int;
276                     // spyglass enable_block W528
277                         assign rd_addr        = advanced_count;
278                         assign wr_addr        = other_addr_decoded;
279                       end else begin :              GEN_iom_ne_0
280                         assign at_end         =  full_int;
281                     // spyglass disable_block W528
282                     // SMD: A signal or variable is set but never read
283                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
284                         assign at_end_n       = ~full_int;
285                     // spyglass enable_block W528
286                         assign rd_addr        = other_addr_decoded;
287                         assign wr_addr        = advanced_count;
288                       end
289                     endgenerate
290                     
291                       assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
292                       assign next_empty_n       = ~next_empty &amp;&amp; init_n;
293                       assign next_full          = next_full_int &amp;&amp; init_n;
294                       assign next_error         = next_error_int &amp;&amp; init_n;
295                     
296                     
297                       DW_axi_x2p_bcm21
298                        #(COUNT_WIDTH, SYNC_DEPTH+8, 0, GRAY_VERIF_EN, 2) U_sync(
299                         .clk_d(clk),
300                         .rst_d_n(rst_n),
301                         .init_d_n(init_n),
302                         .data_s(other_addr_g),
303                         .test(1'b0),
304                         .data_d(raw_sync) );
305                     
306                       // Gray Code encoder
307                       
308                       function [COUNT_WIDTH-1:0] func_bin2gray ;
309                         input [COUNT_WIDTH-1:0]             f_b;    // input
310                         begin 
311        1/1                func_bin2gray  = f_b ^ ( f_b &gt;&gt; 1 ); 
312                         end
313                       endfunction
314                     
315                       assign next_this_addr_g = func_bin2gray ( advanced_count );
316                     
317                     // spyglass disable_block Ac_conv01
318                     // SMD: Checks sequential convergence of same-domain signals synchronized in the same destination domain
319                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
320                     // spyglass disable_block Ac_conv02
321                     // SMD: Checks combinational convergence of same-domain signals synchronized in the same destination domain
322                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
323                       // Gray Code decoder
324                       
325                       function [COUNT_WIDTH-1:0] func_gray2bin ;
326                         input [COUNT_WIDTH-1:0]             f_g;    // input
327                         reg   [COUNT_WIDTH-1:0]             f_b;
328                         integer                     f_i;
329                         begin 
330        1/1                f_b = {COUNT_WIDTH{1'b0}};
331        1/1                for (f_i=COUNT_WIDTH-1 ; f_i &gt;= 0 ; f_i=f_i-1) begin
332        1/1                  if (f_i &lt; COUNT_WIDTH-1)
333        1/1                    f_b[f_i] = f_g[f_i] ^ f_b[f_i+1];
334                             else
335        1/1                    f_b[f_i] = f_g[f_i];
336                           end // for (i
337        1/1                func_gray2bin  = f_b; 
338                         end
339                       endfunction
340                     
341                       assign other_addr_decoded = func_gray2bin ( other_addr_g_sync );
342                     // spyglass enable_block Ac_conv01
343                     // spyglass enable_block Ac_conv02
344                      
345                       assign advance            = ~inc_req_n &amp;&amp; (~at_end);
346                     
347                       assign advanced_count = (advance == 1'b1)? succesive_count : count;
348                       assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
349                     
350                     // spyglass disable_block W164b
351                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
352                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
353                       assign temp1              = wr_addr - rd_addr;
354                     // spyglass enable_block W164b
355                       assign wrd_count_p1       = temp1[COUNT_WIDTH-1 : 0];
356                     
357                     
358                       assign succesive_count_big = count+COUNT_SIZED_ONE;
359                       assign succesive_addr_big  = this_addr_int+ADDR_SIZED_ONE;
360                     
361                     generate
362                       if ((1 &lt;&lt; ADDR_WIDTH) != DEPTH) begin : GEN_NXT_W_CNT_NOT_PWR2
363                         always @( wrd_count_p1 or rd_addr or wr_addr) begin : mk_this_non_pwr_2_addr_PROC
364                           reg [COUNT_WIDTH : 0] next_word_count_int_big;
365                     
366                           if (rd_addr &gt; wr_addr)
367                             next_word_count_int_big = wrd_count_p1 - RESIDUAL_VALUE_BUS;
368                           else
369                     // spyglass disable_block W164b
370                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
371                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
372                             next_word_count_int_big = wrd_count_p1;
373                     // spyglass enable_block W164b
374                     
375                           next_word_count_int = next_word_count_int_big[COUNT_WIDTH-1 : 0];
376                         end
377                     
378                         assign succesive_count = (this_addr_int != MODULUSM1)? succesive_count_big[COUNT_WIDTH-1:0] :
379                                                                             START_VALUE_BUS;
380                         assign succesive_addr  = (this_addr_int != MODULUSM1)? succesive_addr_big[ADDR_WIDTH-1:0]  :
381                                                                             BUS_LOW[ADDR_WIDTH-1 : 0];
382                         assign this_addr       = this_addr_int;
383                       end
384                     
385                       if ((1 &lt;&lt; ADDR_WIDTH) == DEPTH) begin : GEN_NXT_W_CNT_PWR2
386                         always @( wrd_count_p1 ) begin : hook_up_pwr_2_wc_PROC
387        1/1                  next_word_count_int = wrd_count_p1;
</pre>
<hr>
<a name="inst_tag_32_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17.html#inst_tag_32" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>34</td><td>23</td><td>67.65</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>34</td><td>23</td><td>67.65</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION ((next_word_count_int &lt;= A_EMPTY_VECTOR) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ((next_word_count_int &gt;= HLF_FULL_VECTOR) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((next_word_count_int &gt;= A_FULL_VECTOR) ? 1'b1 : 1'b0)
             -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       176
 EXPRESSION ((next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0)
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ((next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       179
 EXPRESSION (((!inc_req_n)) &amp;&amp; at_end)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       183
 EXPRESSION (error_seen || error_int)
             -----1----    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (init_n ? next_word_count_int : ({COUNT_WIDTH {1'b0}}))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION (((~next_empty)) &amp;&amp; init_n)
             -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       293
 EXPRESSION (next_full_int &amp;&amp; init_n)
             ------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       294
 EXPRESSION (next_error_int &amp;&amp; init_n)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION (((~inc_req_n)) &amp;&amp; ((~at_end)))
             -------1------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       347
 EXPRESSION ((advance == 1'b1) ? succesive_count : count)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       348
 EXPRESSION ((advance == 1'b1) ? succesive_addr : this_addr_int)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_32_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17.html#inst_tag_32" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">47</td>
<td class="rt">75.81 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">146</td>
<td class="rt">83.91 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">74</td>
<td class="rt">85.06 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">72</td>
<td class="rt">82.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">13</td>
<td class="rt">68.42 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">46</td>
<td class="rt">35</td>
<td class="rt">76.09 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">23</td>
<td class="rt">18</td>
<td class="rt">78.26 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">23</td>
<td class="rt">17</td>
<td class="rt">73.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">43</td>
<td class="rt">34</td>
<td class="rt">79.07 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">128</td>
<td class="rt">111</td>
<td class="rt">86.72 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">64</td>
<td class="rt">56</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">64</td>
<td class="rt">55</td>
<td class="rt">85.94 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>inc_req_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>other_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>word_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_empty_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_seen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raw_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_g_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_decoded[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advance</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count_big[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr_big[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advanced_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_32_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17.html#inst_tag_32" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">173</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">174</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">347</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">348</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173          assign next_almost_empty     = (next_word_count_int <= A_EMPTY_VECTOR) ? 1'b1 : 1'b0;
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174          assign next_half_full        = (next_word_count_int >= HLF_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                     <font color = "green">-1-</font>  
                                                                                     <font color = "green">==></font>  
                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175          assign next_almost_full      = (next_word_count_int >= A_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "green">==></font>  
                                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176          assign next_empty            = (next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0; 
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177          assign next_full_int         = (next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0; 
                                                                                    <font color = "green">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291          assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
347          assign advanced_count = (advance == 1'b1)? succesive_count : count;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220             if (!rst_n) begin
                <font color = "green">-1-</font>  
221               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "green">       ==></font>
222               this_addr_int <=  {ADDR_WIDTH{1'b0}};
223               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
224               word_count_int <=  {COUNT_WIDTH{1'b0}};
225               empty_int <=  1'b0;
226               almost_empty_int <=  1'b0;
227               half_full_int <=  1'b0;
228               almost_full_int <=  1'b0;
229               full_int <=  1'b0;
230               error_int <=  1'b0;
231             end else if (!init_n) begin
                         <font color = "red">-2-</font>  
232               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "red">       ==></font>
233               this_addr_int <=  {ADDR_WIDTH{1'b0}};
234               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
235               word_count_int <=  {COUNT_WIDTH{1'b0}};
236               empty_int <=  1'b0;
237               almost_empty_int <=  1'b0;
238               half_full_int <=  1'b0;
239               almost_full_int <=  1'b0;
240               full_int <=  1'b0;
241               error_int <=  1'b0;
242             end else begin
243               count_int <=  next_count_int ;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33'>
<a name="inst_tag_33_Line"></a>
<b>Line Coverage for Instance : <a href="mod17.html#inst_tag_33" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>40</td><td>30</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>220</td><td>32</td><td>22</td><td>68.75</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>311</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>330</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>387</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                       always @ (posedge clk or negedge rst_n) begin : state_regs_PROC
220        1/1               if (!rst_n) begin
221        1/1                 count_int &lt;=  {COUNT_WIDTH{1'b0}};
222        1/1                 this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};
223        1/1                 this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};
224        1/1                 word_count_int &lt;=  {COUNT_WIDTH{1'b0}};
225        1/1                 empty_int &lt;=  1'b0;
226        1/1                 almost_empty_int &lt;=  1'b0;
227        1/1                 half_full_int &lt;=  1'b0;
228        1/1                 almost_full_int &lt;=  1'b0;
229        1/1                 full_int &lt;=  1'b0;
230        1/1                 error_int &lt;=  1'b0;
231        1/1               end else if (!init_n) begin
232        <font color = "red">0/1     ==>         count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
233        <font color = "red">0/1     ==>         this_addr_int &lt;=  {ADDR_WIDTH{1'b0}};</font>
234        <font color = "red">0/1     ==>         this_addr_g_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
235        <font color = "red">0/1     ==>         word_count_int &lt;=  {COUNT_WIDTH{1'b0}};</font>
236        <font color = "red">0/1     ==>         empty_int &lt;=  1'b0;</font>
237        <font color = "red">0/1     ==>         almost_empty_int &lt;=  1'b0;</font>
238        <font color = "red">0/1     ==>         half_full_int &lt;=  1'b0;</font>
239        <font color = "red">0/1     ==>         almost_full_int &lt;=  1'b0;</font>
240        <font color = "red">0/1     ==>         full_int &lt;=  1'b0;</font>
241        <font color = "red">0/1     ==>         error_int &lt;=  1'b0;</font>
242                          end else begin
243        1/1                 count_int &lt;=  next_count_int ;
244        1/1                 this_addr_int &lt;=  next_this_addr_int ;
245        1/1                 this_addr_g_int &lt;=  next_this_addr_g_int ;
246        1/1                 word_count_int &lt;=  next_word_count_int ;
247        1/1                 empty_int &lt;=  next_empty_int;
248        1/1                 almost_empty_int &lt;=  next_almost_empty_int;
249        1/1                 half_full_int &lt;=  next_half_full_int;
250        1/1                 almost_full_int &lt;=  next_almost_full_int;
251        1/1                 full_int &lt;=  next_full_int;
252        1/1                 error_int &lt;=  next_error_int;
253                          end
254                         end
255                     // spyglass enable_block CheckDelayTimescale-ML
256                     
257                       assign other_addr_g_sync  = raw_sync ^ START_VALUE_GRAY_BUS;
258                     
259                       assign count              = count_int ^ START_VALUE_BUS;
260                       assign word_count         = word_count_int;
261                     
262                       assign empty              = ~empty_int;
263                       assign almost_empty       = ~almost_empty_int;
264                       assign half_full          = half_full_int;
265                       assign almost_full        = almost_full_int;
266                       assign full               = full_int;
267                       assign error              = error_int;
268                     
269                     generate
270                       if (IO_MODE == 0) begin :     GEN_iom_eq_0
271                         assign at_end         = ~empty_int;
272                     // spyglass disable_block W528
273                     // SMD: A signal or variable is set but never read
274                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
275                         assign at_end_n       =  empty_int;
276                     // spyglass enable_block W528
277                         assign rd_addr        = advanced_count;
278                         assign wr_addr        = other_addr_decoded;
279                       end else begin :              GEN_iom_ne_0
280                         assign at_end         =  full_int;
281                     // spyglass disable_block W528
282                     // SMD: A signal or variable is set but never read
283                     // SJ: Based on component configuration, this(these) signal(s) or parts of it will not be used to compute the final result.
284                         assign at_end_n       = ~full_int;
285                     // spyglass enable_block W528
286                         assign rd_addr        = other_addr_decoded;
287                         assign wr_addr        = advanced_count;
288                       end
289                     endgenerate
290                     
291                       assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
292                       assign next_empty_n       = ~next_empty &amp;&amp; init_n;
293                       assign next_full          = next_full_int &amp;&amp; init_n;
294                       assign next_error         = next_error_int &amp;&amp; init_n;
295                     
296                     
297                       DW_axi_x2p_bcm21
298                        #(COUNT_WIDTH, SYNC_DEPTH+8, 0, GRAY_VERIF_EN, 2) U_sync(
299                         .clk_d(clk),
300                         .rst_d_n(rst_n),
301                         .init_d_n(init_n),
302                         .data_s(other_addr_g),
303                         .test(1'b0),
304                         .data_d(raw_sync) );
305                     
306                       // Gray Code encoder
307                       
308                       function [COUNT_WIDTH-1:0] func_bin2gray ;
309                         input [COUNT_WIDTH-1:0]             f_b;    // input
310                         begin 
311        1/1                func_bin2gray  = f_b ^ ( f_b &gt;&gt; 1 ); 
312                         end
313                       endfunction
314                     
315                       assign next_this_addr_g = func_bin2gray ( advanced_count );
316                     
317                     // spyglass disable_block Ac_conv01
318                     // SMD: Checks sequential convergence of same-domain signals synchronized in the same destination domain
319                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
320                     // spyglass disable_block Ac_conv02
321                     // SMD: Checks combinational convergence of same-domain signals synchronized in the same destination domain
322                     // SJ: The bus being synchronized and then decoded (i.e. other_addr_decoded), is a Gray transition coded bus and is therefore safe to be followed by converging logic.
323                       // Gray Code decoder
324                       
325                       function [COUNT_WIDTH-1:0] func_gray2bin ;
326                         input [COUNT_WIDTH-1:0]             f_g;    // input
327                         reg   [COUNT_WIDTH-1:0]             f_b;
328                         integer                     f_i;
329                         begin 
330        1/1                f_b = {COUNT_WIDTH{1'b0}};
331        1/1                for (f_i=COUNT_WIDTH-1 ; f_i &gt;= 0 ; f_i=f_i-1) begin
332        1/1                  if (f_i &lt; COUNT_WIDTH-1)
333        1/1                    f_b[f_i] = f_g[f_i] ^ f_b[f_i+1];
334                             else
335        1/1                    f_b[f_i] = f_g[f_i];
336                           end // for (i
337        1/1                func_gray2bin  = f_b; 
338                         end
339                       endfunction
340                     
341                       assign other_addr_decoded = func_gray2bin ( other_addr_g_sync );
342                     // spyglass enable_block Ac_conv01
343                     // spyglass enable_block Ac_conv02
344                      
345                       assign advance            = ~inc_req_n &amp;&amp; (~at_end);
346                     
347                       assign advanced_count = (advance == 1'b1)? succesive_count : count;
348                       assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
349                     
350                     // spyglass disable_block W164b
351                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
352                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
353                       assign temp1              = wr_addr - rd_addr;
354                     // spyglass enable_block W164b
355                       assign wrd_count_p1       = temp1[COUNT_WIDTH-1 : 0];
356                     
357                     
358                       assign succesive_count_big = count+COUNT_SIZED_ONE;
359                       assign succesive_addr_big  = this_addr_int+ADDR_SIZED_ONE;
360                     
361                     generate
362                       if ((1 &lt;&lt; ADDR_WIDTH) != DEPTH) begin : GEN_NXT_W_CNT_NOT_PWR2
363                         always @( wrd_count_p1 or rd_addr or wr_addr) begin : mk_this_non_pwr_2_addr_PROC
364                           reg [COUNT_WIDTH : 0] next_word_count_int_big;
365                     
366                           if (rd_addr &gt; wr_addr)
367                             next_word_count_int_big = wrd_count_p1 - RESIDUAL_VALUE_BUS;
368                           else
369                     // spyglass disable_block W164b
370                     // SMD: Identifies assignments in which the LHS WIDTH is greater than the RHS WIDTH
371                     // SJ: In most cases, the expressions in the code are written such that the LHS result is one bit larger than the RHS operands (or they should be at the very least). This is the most conservative approach in having one more bit on the left-hand side (LHS) than the two operands of an expression on the right-hand side (RHS).
372                             next_word_count_int_big = wrd_count_p1;
373                     // spyglass enable_block W164b
374                     
375                           next_word_count_int = next_word_count_int_big[COUNT_WIDTH-1 : 0];
376                         end
377                     
378                         assign succesive_count = (this_addr_int != MODULUSM1)? succesive_count_big[COUNT_WIDTH-1:0] :
379                                                                             START_VALUE_BUS;
380                         assign succesive_addr  = (this_addr_int != MODULUSM1)? succesive_addr_big[ADDR_WIDTH-1:0]  :
381                                                                             BUS_LOW[ADDR_WIDTH-1 : 0];
382                         assign this_addr       = this_addr_int;
383                       end
384                     
385                       if ((1 &lt;&lt; ADDR_WIDTH) == DEPTH) begin : GEN_NXT_W_CNT_PWR2
386                         always @( wrd_count_p1 ) begin : hook_up_pwr_2_wc_PROC
387        1/1                  next_word_count_int = wrd_count_p1;
</pre>
<hr>
<a name="inst_tag_33_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17.html#inst_tag_33" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>34</td><td>23</td><td>67.65</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>34</td><td>23</td><td>67.65</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION ((next_word_count_int &lt;= A_EMPTY_VECTOR) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ((next_word_count_int &gt;= HLF_FULL_VECTOR) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((next_word_count_int &gt;= A_FULL_VECTOR) ? 1'b1 : 1'b0)
             -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       176
 EXPRESSION ((next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0)
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ((next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       179
 EXPRESSION (((!inc_req_n)) &amp;&amp; at_end)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       183
 EXPRESSION (error_seen || error_int)
             -----1----    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (init_n ? next_word_count_int : ({COUNT_WIDTH {1'b0}}))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION (((~next_empty)) &amp;&amp; init_n)
             -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       293
 EXPRESSION (next_full_int &amp;&amp; init_n)
             ------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       294
 EXPRESSION (next_error_int &amp;&amp; init_n)
             -------1------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION (((~inc_req_n)) &amp;&amp; ((~at_end)))
             -------1------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       347
 EXPRESSION ((advance == 1'b1) ? succesive_count : count)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       348
 EXPRESSION ((advance == 1'b1) ? succesive_addr : this_addr_int)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_33_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17.html#inst_tag_33" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">47</td>
<td class="rt">75.81 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">146</td>
<td class="rt">83.91 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">74</td>
<td class="rt">85.06 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">72</td>
<td class="rt">82.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">13</td>
<td class="rt">68.42 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">46</td>
<td class="rt">35</td>
<td class="rt">76.09 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">23</td>
<td class="rt">18</td>
<td class="rt">78.26 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">23</td>
<td class="rt">17</td>
<td class="rt">73.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">43</td>
<td class="rt">34</td>
<td class="rt">79.07 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">128</td>
<td class="rt">111</td>
<td class="rt">86.72 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">64</td>
<td class="rt">56</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">64</td>
<td class="rt">55</td>
<td class="rt">85.94 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>init_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>inc_req_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>other_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>word_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_word_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_empty_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_half_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error_seen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>raw_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_g_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr_g[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>other_addr_decoded[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advance</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count_big[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr_big[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>succesive_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>advanced_count[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_word_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_this_addr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>temp1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wrd_count_p1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>at_end_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>this_addr_g_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>word_count_int[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>empty_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_empty_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>half_full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>almost_full_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>full_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17.html#inst_tag_33" >axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_POP_FIFOFCTL</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">173</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">174</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">177</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">347</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">348</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173          assign next_almost_empty     = (next_word_count_int <= A_EMPTY_VECTOR) ? 1'b1 : 1'b0;
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174          assign next_half_full        = (next_word_count_int >= HLF_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                     <font color = "green">-1-</font>  
                                                                                     <font color = "green">==></font>  
                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175          assign next_almost_full      = (next_word_count_int >= A_FULL_VECTOR) ? 1'b1 : 1'b0; 
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "green">==></font>  
                                                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176          assign next_empty            = (next_word_count_int == BUS_LOW) ? 1'b1 : 1'b0; 
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177          assign next_full_int         = (next_word_count_int == FULL_COUNT_BUS) ? 1'b1 : 1'b0; 
                                                                                    <font color = "green">-1-</font>  
                                                                                    <font color = "green">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291          assign next_word_count    = init_n ? next_word_count_int : ({COUNT_WIDTH{1'b0}});
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
347          assign advanced_count = (advance == 1'b1)? succesive_count : count;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
348          assign next_this_addr = (advance == 1'b1)? succesive_addr : this_addr_int;
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220             if (!rst_n) begin
                <font color = "green">-1-</font>  
221               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "green">       ==></font>
222               this_addr_int <=  {ADDR_WIDTH{1'b0}};
223               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
224               word_count_int <=  {COUNT_WIDTH{1'b0}};
225               empty_int <=  1'b0;
226               almost_empty_int <=  1'b0;
227               half_full_int <=  1'b0;
228               almost_full_int <=  1'b0;
229               full_int <=  1'b0;
230               error_int <=  1'b0;
231             end else if (!init_n) begin
                         <font color = "red">-2-</font>  
232               count_int <=  {COUNT_WIDTH{1'b0}};
           <font color = "red">       ==></font>
233               this_addr_int <=  {ADDR_WIDTH{1'b0}};
234               this_addr_g_int <=  {COUNT_WIDTH{1'b0}};
235               word_count_int <=  {COUNT_WIDTH{1'b0}};
236               empty_int <=  1'b0;
237               almost_empty_int <=  1'b0;
238               half_full_int <=  1'b0;
239               almost_full_int <=  1'b0;
240               full_int <=  1'b0;
241               error_int <=  1'b0;
242             end else begin
243               count_int <=  next_count_int ;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_26">
    <li>
      <a href="#inst_tag_26_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_26_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_26_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_26_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_27">
    <li>
      <a href="#inst_tag_27_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_27_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_27_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_27_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_28">
    <li>
      <a href="#inst_tag_28_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_28_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_28_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_28_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_29">
    <li>
      <a href="#inst_tag_29_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_29_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_29_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_29_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30">
    <li>
      <a href="#inst_tag_30_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_30_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31">
    <li>
      <a href="#inst_tag_31_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_32">
    <li>
      <a href="#inst_tag_32_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_32_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_32_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_32_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33">
    <li>
      <a href="#inst_tag_33_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_33_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_DW_axi_x2p_bcm05">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
