Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec  9 12:00:16 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file uart_transceiver_timing_summary_routed.rpt -pb uart_transceiver_timing_summary_routed.pb -rpx uart_transceiver_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_transceiver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.054        0.000                      0                  114        0.178        0.000                      0                  114        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.054        0.000                      0                  114        0.178        0.000                      0                  114        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/transmitter_WR/data_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/Rx_FERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 2.265ns (46.226%)  route 2.635ns (53.774%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.706     5.308    uart_transmitter_inst/transmitter_WR/CLK
    SLICE_X4Y109         FDPE                                         r  uart_transmitter_inst/transmitter_WR/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDPE (Prop_fdpe_C_Q)         0.419     5.727 r  uart_transmitter_inst/transmitter_WR/data_reg[5]/Q
                         net (fo=2, routed)           0.862     6.589    uart_transmitter_inst/transmitter_WR/data[5]
    SLICE_X5Y109         LUT4 (Prop_lut4_I2_O)        0.297     6.886 r  uart_transmitter_inst/transmitter_WR/data0_carry_i_9/O
                         net (fo=1, routed)           0.648     7.534    uart_transmitter_inst/transmitter_WR/data0_carry_i_9_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I4_O)        0.124     7.658 r  uart_transmitter_inst/transmitter_WR/data0_carry_i_6/O
                         net (fo=11, routed)          0.771     8.429    uart_receiver/receive_module_inst/data0_carry__0_2
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.553 r  uart_receiver/receive_module_inst/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.553    uart_receiver/receive_module_inst/data0_carry_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.103 r  uart_receiver/receive_module_inst/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.103    uart_receiver/receive_module_inst/data0_carry_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  uart_receiver/receive_module_inst/data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.217    uart_receiver/receive_module_inst/data0_carry__0_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.551 r  uart_receiver/receive_module_inst/data0_carry__1/O[1]
                         net (fo=1, routed)           0.354     9.905    uart_receiver/receive_module_inst/data0_carry__1_n_6
    SLICE_X0Y109         LUT6 (Prop_lut6_I0_O)        0.303    10.208 r  uart_receiver/receive_module_inst/Rx_FERROR_i_1/O
                         net (fo=1, routed)           0.000    10.208    uart_receiver/receive_module_inst/Rx_FERROR
    SLICE_X0Y109         FDCE                                         r  uart_receiver/receive_module_inst/Rx_FERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.587    15.009    uart_receiver/receive_module_inst/CLK
    SLICE_X0Y109         FDCE                                         r  uart_receiver/receive_module_inst/Rx_FERROR_reg/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.029    15.262    uart_receiver/receive_module_inst/Rx_FERROR_reg
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.890ns (20.130%)  route 3.531ns (79.870%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.708     5.310    uart_receiver/receive_module_inst/CLK
    SLICE_X2Y108         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]/Q
                         net (fo=5, routed)           1.093     6.922    uart_receiver/receive_module_inst/receiver_baud_inst/Q[8]
    SLICE_X2Y107         LUT6 (Prop_lut6_I1_O)        0.124     7.046 f  uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[11]_i_10/O
                         net (fo=2, routed)           0.732     7.777    uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state_reg[4]
    SLICE_X3Y107         LUT6 (Prop_lut6_I1_O)        0.124     7.901 r  uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[11]_i_5/O
                         net (fo=3, routed)           1.117     9.018    uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state_reg[0]
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.124     9.142 r  uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1/O
                         net (fo=5, routed)           0.589     9.731    uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0
    SLICE_X5Y109         FDSE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.585    15.007    uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y109         FDSE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X5Y109         FDSE (Setup_fdse_C_S)       -0.429    14.802    uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.890ns (20.130%)  route 3.531ns (79.870%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.708     5.310    uart_receiver/receive_module_inst/CLK
    SLICE_X2Y108         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]/Q
                         net (fo=5, routed)           1.093     6.922    uart_receiver/receive_module_inst/receiver_baud_inst/Q[8]
    SLICE_X2Y107         LUT6 (Prop_lut6_I1_O)        0.124     7.046 f  uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[11]_i_10/O
                         net (fo=2, routed)           0.732     7.777    uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state_reg[4]
    SLICE_X3Y107         LUT6 (Prop_lut6_I1_O)        0.124     7.901 r  uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[11]_i_5/O
                         net (fo=3, routed)           1.117     9.018    uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state_reg[0]
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.124     9.142 r  uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1/O
                         net (fo=5, routed)           0.589     9.731    uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0
    SLICE_X5Y109         FDSE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.585    15.007    uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y109         FDSE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X5Y109         FDSE (Setup_fdse_C_S)       -0.429    14.802    uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.890ns (20.130%)  route 3.531ns (79.870%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.708     5.310    uart_receiver/receive_module_inst/CLK
    SLICE_X2Y108         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]/Q
                         net (fo=5, routed)           1.093     6.922    uart_receiver/receive_module_inst/receiver_baud_inst/Q[8]
    SLICE_X2Y107         LUT6 (Prop_lut6_I1_O)        0.124     7.046 f  uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[11]_i_10/O
                         net (fo=2, routed)           0.732     7.777    uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state_reg[4]
    SLICE_X3Y107         LUT6 (Prop_lut6_I1_O)        0.124     7.901 r  uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[11]_i_5/O
                         net (fo=3, routed)           1.117     9.018    uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state_reg[0]
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.124     9.142 r  uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1/O
                         net (fo=5, routed)           0.589     9.731    uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0
    SLICE_X5Y109         FDSE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.585    15.007    uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y109         FDSE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X5Y109         FDSE (Setup_fdse_C_S)       -0.429    14.802    uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/transmitter_WR/data_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/Rx_PERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 2.149ns (44.188%)  route 2.714ns (55.812%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.706     5.308    uart_transmitter_inst/transmitter_WR/CLK
    SLICE_X4Y109         FDPE                                         r  uart_transmitter_inst/transmitter_WR/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDPE (Prop_fdpe_C_Q)         0.419     5.727 r  uart_transmitter_inst/transmitter_WR/data_reg[5]/Q
                         net (fo=2, routed)           0.862     6.589    uart_transmitter_inst/transmitter_WR/data[5]
    SLICE_X5Y109         LUT4 (Prop_lut4_I2_O)        0.297     6.886 r  uart_transmitter_inst/transmitter_WR/data0_carry_i_9/O
                         net (fo=1, routed)           0.648     7.534    uart_transmitter_inst/transmitter_WR/data0_carry_i_9_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I4_O)        0.124     7.658 r  uart_transmitter_inst/transmitter_WR/data0_carry_i_6/O
                         net (fo=11, routed)          0.771     8.429    uart_receiver/receive_module_inst/data0_carry__0_2
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.553 r  uart_receiver/receive_module_inst/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.553    uart_receiver/receive_module_inst/data0_carry_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.103 r  uart_receiver/receive_module_inst/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.103    uart_receiver/receive_module_inst/data0_carry_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  uart_receiver/receive_module_inst/data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.217    uart_receiver/receive_module_inst/data0_carry__0_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.439 r  uart_receiver/receive_module_inst/data0_carry__1/O[0]
                         net (fo=1, routed)           0.434     9.873    uart_receiver/receive_module_inst/data0_carry__1_n_7
    SLICE_X0Y109         LUT6 (Prop_lut6_I0_O)        0.299    10.172 r  uart_receiver/receive_module_inst/Rx_PERROR_i_2/O
                         net (fo=1, routed)           0.000    10.172    uart_receiver/receive_module_inst/Rx_PERROR
    SLICE_X0Y109         FDCE                                         r  uart_receiver/receive_module_inst/Rx_PERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.587    15.009    uart_receiver/receive_module_inst/CLK
    SLICE_X0Y109         FDCE                                         r  uart_receiver/receive_module_inst/Rx_PERROR_reg/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.031    15.264    uart_receiver/receive_module_inst/Rx_PERROR_reg
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/baud_controller_rx_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.940ns (39.542%)  route 2.966ns (60.458%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.708     5.310    uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X3Y108         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  uart_receiver/baud_controller_rx_inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.980     6.746    uart_receiver/baud_controller_rx_inst/counter_reg[2]
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  uart_receiver/baud_controller_rx_inst/FSM_onehot_current_state[11]_i_9/O
                         net (fo=1, routed)           0.670     7.540    uart_receiver/baud_controller_rx_inst/FSM_onehot_current_state[11]_i_9_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.124     7.664 r  uart_receiver/baud_controller_rx_inst/FSM_onehot_current_state[11]_i_3/O
                         net (fo=48, routed)          1.316     8.980    uart_receiver/baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     9.104 r  uart_receiver/baud_controller_rx_inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.104    uart_receiver/baud_controller_rx_inst/counter[0]_i_8_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.654 r  uart_receiver/baud_controller_rx_inst/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.654    uart_receiver/baud_controller_rx_inst/counter_reg[0]_i_1__0_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.768 r  uart_receiver/baud_controller_rx_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.768    uart_receiver/baud_controller_rx_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.882 r  uart_receiver/baud_controller_rx_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.882    uart_receiver/baud_controller_rx_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.216 r  uart_receiver/baud_controller_rx_inst/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.216    uart_receiver/baud_controller_rx_inst/counter_reg[12]_i_1__0_n_6
    SLICE_X3Y111         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.586    15.008    uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X3Y111         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[13]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    uart_receiver/baud_controller_rx_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/transmitter_WR/data_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 2.055ns (42.486%)  route 2.782ns (57.514%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.706     5.308    uart_transmitter_inst/transmitter_WR/CLK
    SLICE_X4Y109         FDPE                                         r  uart_transmitter_inst/transmitter_WR/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDPE (Prop_fdpe_C_Q)         0.419     5.727 r  uart_transmitter_inst/transmitter_WR/data_reg[5]/Q
                         net (fo=2, routed)           0.862     6.589    uart_transmitter_inst/transmitter_WR/data[5]
    SLICE_X5Y109         LUT4 (Prop_lut4_I2_O)        0.297     6.886 r  uart_transmitter_inst/transmitter_WR/data0_carry_i_9/O
                         net (fo=1, routed)           0.648     7.534    uart_transmitter_inst/transmitter_WR/data0_carry_i_9_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I4_O)        0.124     7.658 r  uart_transmitter_inst/transmitter_WR/data0_carry_i_6/O
                         net (fo=11, routed)          0.771     8.429    uart_receiver/receive_module_inst/data0_carry__0_2
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.553 r  uart_receiver/receive_module_inst/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.553    uart_receiver/receive_module_inst/data0_carry_i_3_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.103 r  uart_receiver/receive_module_inst/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.103    uart_receiver/receive_module_inst/data0_carry_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.342 r  uart_receiver/receive_module_inst/data0_carry__0/O[2]
                         net (fo=1, routed)           0.501     9.843    uart_receiver/receive_module_inst/data0_carry__0_n_5
    SLICE_X0Y108         LUT6 (Prop_lut6_I0_O)        0.302    10.145 r  uart_receiver/receive_module_inst/data[6]_i_1/O
                         net (fo=1, routed)           0.000    10.145    uart_receiver/receive_module_inst/data[6]
    SLICE_X0Y108         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.588    15.010    uart_receiver/receive_module_inst/CLK
    SLICE_X0Y108         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[6]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031    15.265    uart_receiver/receive_module_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/baud_controller_rx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.845ns (38.349%)  route 2.966ns (61.651%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.708     5.310    uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X3Y108         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  uart_receiver/baud_controller_rx_inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.980     6.746    uart_receiver/baud_controller_rx_inst/counter_reg[2]
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  uart_receiver/baud_controller_rx_inst/FSM_onehot_current_state[11]_i_9/O
                         net (fo=1, routed)           0.670     7.540    uart_receiver/baud_controller_rx_inst/FSM_onehot_current_state[11]_i_9_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.124     7.664 r  uart_receiver/baud_controller_rx_inst/FSM_onehot_current_state[11]_i_3/O
                         net (fo=48, routed)          1.316     8.980    uart_receiver/baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     9.104 r  uart_receiver/baud_controller_rx_inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.104    uart_receiver/baud_controller_rx_inst/counter[0]_i_8_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.654 r  uart_receiver/baud_controller_rx_inst/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.654    uart_receiver/baud_controller_rx_inst/counter_reg[0]_i_1__0_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.768 r  uart_receiver/baud_controller_rx_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.768    uart_receiver/baud_controller_rx_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.882 r  uart_receiver/baud_controller_rx_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.882    uart_receiver/baud_controller_rx_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.121 r  uart_receiver/baud_controller_rx_inst/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.121    uart_receiver/baud_controller_rx_inst/counter_reg[12]_i_1__0_n_5
    SLICE_X3Y111         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.586    15.008    uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X3Y111         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    uart_receiver/baud_controller_rx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.828ns (18.106%)  route 3.745ns (81.894%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.708     5.310    uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X3Y108         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  uart_receiver/baud_controller_rx_inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.980     6.746    uart_receiver/baud_controller_rx_inst/counter_reg[2]
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  uart_receiver/baud_controller_rx_inst/FSM_onehot_current_state[11]_i_9/O
                         net (fo=1, routed)           0.670     7.540    uart_receiver/baud_controller_rx_inst/FSM_onehot_current_state[11]_i_9_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.124     7.664 r  uart_receiver/baud_controller_rx_inst/FSM_onehot_current_state[11]_i_3/O
                         net (fo=48, routed)          1.212     8.876    uart_receiver/receive_module_inst/counter_reg[5]
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.124     9.000 r  uart_receiver/receive_module_inst/FSM_onehot_current_state[11]_i_1/O
                         net (fo=12, routed)          0.883     9.883    uart_receiver/receive_module_inst/FSM_onehot_current_state[11]_i_1_n_0
    SLICE_X2Y111         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.586    15.008    uart_receiver/receive_module_inst/CLK
    SLICE_X2Y111         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDCE (Setup_fdce_C_CE)      -0.169    15.079    uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/baud_controller_rx_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.829ns (38.143%)  route 2.966ns (61.857%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.708     5.310    uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X3Y108         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  uart_receiver/baud_controller_rx_inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.980     6.746    uart_receiver/baud_controller_rx_inst/counter_reg[2]
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  uart_receiver/baud_controller_rx_inst/FSM_onehot_current_state[11]_i_9/O
                         net (fo=1, routed)           0.670     7.540    uart_receiver/baud_controller_rx_inst/FSM_onehot_current_state[11]_i_9_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.124     7.664 r  uart_receiver/baud_controller_rx_inst/FSM_onehot_current_state[11]_i_3/O
                         net (fo=48, routed)          1.316     8.980    uart_receiver/baud_controller_rx_inst/Rx_sample_ENABLE
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.124     9.104 r  uart_receiver/baud_controller_rx_inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.104    uart_receiver/baud_controller_rx_inst/counter[0]_i_8_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.654 r  uart_receiver/baud_controller_rx_inst/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.654    uart_receiver/baud_controller_rx_inst/counter_reg[0]_i_1__0_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.768 r  uart_receiver/baud_controller_rx_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.768    uart_receiver/baud_controller_rx_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.882 r  uart_receiver/baud_controller_rx_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.882    uart_receiver/baud_controller_rx_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.105 r  uart_receiver/baud_controller_rx_inst/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.105    uart_receiver/baud_controller_rx_inst/counter_reg[12]_i_1__0_n_7
    SLICE_X3Y111         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.586    15.008    uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X3Y111         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[12]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    uart_receiver/baud_controller_rx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  5.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.977%)  route 0.152ns (45.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.595     1.514    uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X4Y110         FDRE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/Q
                         net (fo=15, routed)          0.152     1.808    uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg_n_0_[5]
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.853 r  uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    uart_receiver/receive_module_inst/receiver_baud_inst_n_14
    SLICE_X2Y110         FDPE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.869     2.034    uart_receiver/receive_module_inst/CLK
    SLICE_X2Y110         FDPE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y110         FDPE (Hold_fdpe_C_D)         0.120     1.674    uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.595     1.514    uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y110         FDRE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/Q
                         net (fo=4, routed)           0.120     1.776    uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg_n_0_[3]
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.045     1.821 r  uart_receiver/receive_module_inst/receiver_baud_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    uart_receiver/receive_module_inst/receiver_baud_inst/counter0[4]
    SLICE_X4Y110         FDRE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     2.031    uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X4Y110         FDRE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091     1.618    uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.595     1.514    uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y110         FDRE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/Q
                         net (fo=4, routed)           0.121     1.777    uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg_n_0_[3]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.822    uart_receiver/receive_module_inst/receiver_baud_inst/counter0[5]
    SLICE_X4Y110         FDRE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     2.031    uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X4Y110         FDRE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.092     1.619    uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.597     1.516    uart_receiver/receive_module_inst/CLK
    SLICE_X2Y107         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[6]/Q
                         net (fo=5, routed)           0.117     1.798    uart_receiver/receive_module_inst/receiver_baud_inst/Q[6]
    SLICE_X3Y107         LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.843    uart_receiver/receive_module_inst/receiver_baud_inst_n_7
    SLICE_X3Y107         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.870     2.035    uart_receiver/receive_module_inst/CLK
    SLICE_X3Y107         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.092     1.621    uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.870%)  route 0.180ns (49.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.597     1.516    uart_receiver/receive_module_inst/CLK
    SLICE_X3Y107         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.180     1.837    uart_receiver/receive_module_inst/receiver_baud_inst/Q[1]
    SLICE_X2Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    uart_receiver/receive_module_inst/receiver_baud_inst_n_12
    SLICE_X2Y108         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.870     2.035    uart_receiver/receive_module_inst/CLK
    SLICE_X2Y108         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.120     1.652    uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.515    uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y109         FDSE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDSE (Prop_fdse_C_Q)         0.141     1.656 r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.168     1.825    uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg_n_0_[1]
    SLICE_X5Y109         LUT3 (Prop_lut3_I1_O)        0.042     1.867 r  uart_receiver/receive_module_inst/receiver_baud_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    uart_receiver/receive_module_inst/receiver_baud_inst/counter0[2]
    SLICE_X5Y109         FDSE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     2.032    uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X5Y109         FDSE                                         r  uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y109         FDSE (Hold_fdse_C_D)         0.107     1.622    uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.515    uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X6Y107         FDCE                                         r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.079     1.759    uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]
    SLICE_X6Y107         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.908 r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    uart_transmitter_inst/baud_controller_tx_inst/counter_reg[12]_i_1_n_5
    SLICE_X6Y107         FDCE                                         r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     2.032    uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X6Y107         FDCE                                         r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X6Y107         FDCE (Hold_fdce_C_D)         0.134     1.649    uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.812%)  route 0.166ns (47.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.515    uart_transmitter_inst/transmit_module_inst/CLK
    SLICE_X5Y108         FDCE                                         r  uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=12, routed)          0.166     1.823    uart_transmitter_inst/transmit_module_inst/Q[0]
    SLICE_X5Y108         LUT5 (Prop_lut5_I1_O)        0.045     1.868 r  uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.868    uart_transmitter_inst/transmit_module_inst/next_state__0[2]
    SLICE_X5Y108         FDCE                                         r  uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     2.032    uart_transmitter_inst/transmit_module_inst/CLK
    SLICE_X5Y108         FDCE                                         r  uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y108         FDCE (Hold_fdce_C_D)         0.092     1.607    uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/baud_controller_rx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.515    uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X3Y111         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  uart_receiver/baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.079     1.736    uart_receiver/baud_controller_rx_inst/counter_reg[13]
    SLICE_X3Y111         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.882 r  uart_receiver/baud_controller_rx_inst/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.882    uart_receiver/baud_controller_rx_inst/counter_reg[12]_i_1__0_n_5
    SLICE_X3Y111         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.869     2.034    uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X3Y111         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.105     1.620    uart_receiver/baud_controller_rx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.598     1.517    uart_receiver/receive_module_inst/CLK
    SLICE_X2Y106         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]/Q
                         net (fo=5, routed)           0.174     1.855    uart_receiver/receive_module_inst/receiver_baud_inst/Q[9]
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.900 r  uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[9]_i_1/O
                         net (fo=1, routed)           0.000     1.900    uart_receiver/receive_module_inst/receiver_baud_inst_n_5
    SLICE_X2Y106         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.871     2.036    uart_receiver/receive_module_inst/CLK
    SLICE_X2Y106         FDCE                                         r  uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.121     1.638    uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    uart_receiver/baud_controller_rx_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y110    uart_receiver/baud_controller_rx_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y110    uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    uart_receiver/baud_controller_rx_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    uart_receiver/baud_controller_rx_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    uart_receiver/baud_controller_rx_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    uart_receiver/baud_controller_rx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    uart_receiver/baud_controller_rx_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    uart_receiver/baud_controller_rx_inst/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    uart_receiver/baud_controller_rx_inst/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    uart_receiver/baud_controller_rx_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    uart_receiver/baud_controller_rx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108    uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    uart_receiver/baud_controller_rx_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    uart_receiver/baud_controller_rx_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y110    uart_receiver/baud_controller_rx_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y110    uart_receiver/baud_controller_rx_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y110    uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y110    uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    uart_receiver/baud_controller_rx_inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    uart_receiver/baud_controller_rx_inst/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    uart_receiver/baud_controller_rx_inst/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    uart_receiver/baud_controller_rx_inst/counter_reg[13]/C



