{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 21:53:34 2021 " "Info: Processing started: Thu May 06 21:53:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8YIWEIJICUNQI -c 8YIWEIJICUNQI --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8YIWEIJICUNQI -c 8YIWEIJICUNQI --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register 4yiweijicunqi:inst\|inst20 4yiweijicunqi:inst\|inst21 340.02 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 340.02 MHz between source register \"4yiweijicunqi:inst\|inst20\" and destination register \"4yiweijicunqi:inst\|inst21\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.517 ns + Longest register register " "Info: + Longest register to register delay is 1.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4yiweijicunqi:inst\|inst20 1 REG LCFF_X18_Y3_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N21; Fanout = 3; REG Node = '4yiweijicunqi:inst\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4yiweijicunqi:inst|inst20 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.366 ns) 0.832 ns 4yiweijicunqi:inst\|inst15~6 2 COMB LCCOMB_X18_Y3_N30 1 " "Info: 2: + IC(0.466 ns) + CELL(0.366 ns) = 0.832 ns; Loc. = LCCOMB_X18_Y3_N30; Fanout = 1; COMB Node = '4yiweijicunqi:inst\|inst15~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { 4yiweijicunqi:inst|inst20 4yiweijicunqi:inst|inst15~6 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 600 664 592 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 1.409 ns 4yiweijicunqi:inst\|inst15 3 COMB LCCOMB_X18_Y3_N6 1 " "Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 1.409 ns; Loc. = LCCOMB_X18_Y3_N6; Fanout = 1; COMB Node = '4yiweijicunqi:inst\|inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { 4yiweijicunqi:inst|inst15~6 4yiweijicunqi:inst|inst15 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 600 664 592 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.517 ns 4yiweijicunqi:inst\|inst21 4 REG LCFF_X18_Y3_N7 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.517 ns; Loc. = LCFF_X18_Y3_N7; Fanout = 3; REG Node = '4yiweijicunqi:inst\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 4yiweijicunqi:inst|inst15 4yiweijicunqi:inst|inst21 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 44.83 % ) " "Info: Total cell delay = 0.680 ns ( 44.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.837 ns ( 55.17 % ) " "Info: Total interconnect delay = 0.837 ns ( 55.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { 4yiweijicunqi:inst|inst20 4yiweijicunqi:inst|inst15~6 4yiweijicunqi:inst|inst15 4yiweijicunqi:inst|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.517 ns" { 4yiweijicunqi:inst|inst20 {} 4yiweijicunqi:inst|inst15~6 {} 4yiweijicunqi:inst|inst15 {} 4yiweijicunqi:inst|inst21 {} } { 0.000ns 0.466ns 0.371ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.861 ns 4yiweijicunqi:inst\|inst21 3 REG LCFF_X18_Y3_N7 3 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X18_Y3_N7; Fanout = 3; REG Node = '4yiweijicunqi:inst\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CP~clkctrl 4yiweijicunqi:inst|inst21 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.47 % ) " "Info: Total cell delay = 1.816 ns ( 63.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 36.53 % ) " "Info: Total interconnect delay = 1.045 ns ( 36.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst21 {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.861 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.861 ns 4yiweijicunqi:inst\|inst20 3 REG LCFF_X18_Y3_N21 3 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X18_Y3_N21; Fanout = 3; REG Node = '4yiweijicunqi:inst\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CP~clkctrl 4yiweijicunqi:inst|inst20 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.47 % ) " "Info: Total cell delay = 1.816 ns ( 63.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 36.53 % ) " "Info: Total interconnect delay = 1.045 ns ( 36.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst20 {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst21 {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst20 {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { 4yiweijicunqi:inst|inst20 4yiweijicunqi:inst|inst15~6 4yiweijicunqi:inst|inst15 4yiweijicunqi:inst|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.517 ns" { 4yiweijicunqi:inst|inst20 {} 4yiweijicunqi:inst|inst15~6 {} 4yiweijicunqi:inst|inst15 {} 4yiweijicunqi:inst|inst21 {} } { 0.000ns 0.466ns 0.371ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst21 {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst20 {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4yiweijicunqi:inst|inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 4yiweijicunqi:inst|inst21 {} } {  } {  } "" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "4yiweijicunqi:inst\|inst18 D7 CP 6.345 ns register " "Info: tsu for register \"4yiweijicunqi:inst\|inst18\" (data pin = \"D7\", clock pin = \"CP\") is 6.345 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.246 ns + Longest pin register " "Info: + Longest pin to register delay is 9.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D7 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'D7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 136 224 392 152 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.481 ns) + CELL(0.624 ns) 8.079 ns 4yiweijicunqi:inst\|inst3~6 2 COMB LCCOMB_X18_Y3_N24 1 " "Info: 2: + IC(6.481 ns) + CELL(0.624 ns) = 8.079 ns; Loc. = LCCOMB_X18_Y3_N24; Fanout = 1; COMB Node = '4yiweijicunqi:inst\|inst3~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { D7 4yiweijicunqi:inst|inst3~6 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 64 600 664 112 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.651 ns) 9.138 ns 4yiweijicunqi:inst\|inst3 3 COMB LCCOMB_X18_Y3_N0 1 " "Info: 3: + IC(0.408 ns) + CELL(0.651 ns) = 9.138 ns; Loc. = LCCOMB_X18_Y3_N0; Fanout = 1; COMB Node = '4yiweijicunqi:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { 4yiweijicunqi:inst|inst3~6 4yiweijicunqi:inst|inst3 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 64 600 664 112 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.246 ns 4yiweijicunqi:inst\|inst18 4 REG LCFF_X18_Y3_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.246 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 2; REG Node = '4yiweijicunqi:inst\|inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 4yiweijicunqi:inst|inst3 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 64 712 776 144 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 25.49 % ) " "Info: Total cell delay = 2.357 ns ( 25.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.889 ns ( 74.51 % ) " "Info: Total interconnect delay = 6.889 ns ( 74.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.246 ns" { D7 4yiweijicunqi:inst|inst3~6 4yiweijicunqi:inst|inst3 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.246 ns" { D7 {} D7~combout {} 4yiweijicunqi:inst|inst3~6 {} 4yiweijicunqi:inst|inst3 {} 4yiweijicunqi:inst|inst18 {} } { 0.000ns 0.000ns 6.481ns 0.408ns 0.000ns } { 0.000ns 0.974ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 64 712 776 144 "inst18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.861 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.861 ns 4yiweijicunqi:inst\|inst18 3 REG LCFF_X18_Y3_N1 2 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 2; REG Node = '4yiweijicunqi:inst\|inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CP~clkctrl 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 64 712 776 144 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.47 % ) " "Info: Total cell delay = 1.816 ns ( 63.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 36.53 % ) " "Info: Total interconnect delay = 1.045 ns ( 36.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst18 {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.246 ns" { D7 4yiweijicunqi:inst|inst3~6 4yiweijicunqi:inst|inst3 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.246 ns" { D7 {} D7~combout {} 4yiweijicunqi:inst|inst3~6 {} 4yiweijicunqi:inst|inst3 {} 4yiweijicunqi:inst|inst18 {} } { 0.000ns 0.000ns 6.481ns 0.408ns 0.000ns } { 0.000ns 0.974ns 0.624ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst18 {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Y5 4yiweijicunqi:inst\|inst20 9.316 ns register " "Info: tco from clock \"CP\" to destination pin \"Y5\" through register \"4yiweijicunqi:inst\|inst20\" is 9.316 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.861 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.861 ns 4yiweijicunqi:inst\|inst20 3 REG LCFF_X18_Y3_N21 3 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X18_Y3_N21; Fanout = 3; REG Node = '4yiweijicunqi:inst\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CP~clkctrl 4yiweijicunqi:inst|inst20 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.47 % ) " "Info: Total cell delay = 1.816 ns ( 63.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 36.53 % ) " "Info: Total interconnect delay = 1.045 ns ( 36.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst20 {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.151 ns + Longest register pin " "Info: + Longest register to pin delay is 6.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4yiweijicunqi:inst\|inst20 1 REG LCFF_X18_Y3_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N21; Fanout = 3; REG Node = '4yiweijicunqi:inst\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4yiweijicunqi:inst|inst20 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.045 ns) + CELL(3.106 ns) 6.151 ns Y5 2 PIN PIN_41 0 " "Info: 2: + IC(3.045 ns) + CELL(3.106 ns) = 6.151 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'Y5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.151 ns" { 4yiweijicunqi:inst|inst20 Y5 } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 104 824 1000 120 "Y5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 50.50 % ) " "Info: Total cell delay = 3.106 ns ( 50.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.045 ns ( 49.50 % ) " "Info: Total interconnect delay = 3.045 ns ( 49.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.151 ns" { 4yiweijicunqi:inst|inst20 Y5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.151 ns" { 4yiweijicunqi:inst|inst20 {} Y5 {} } { 0.000ns 3.045ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst20 {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.151 ns" { 4yiweijicunqi:inst|inst20 Y5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.151 ns" { 4yiweijicunqi:inst|inst20 {} Y5 {} } { 0.000ns 3.045ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "4yiweijicunqi:inst\|inst19 RM CP -1.152 ns register " "Info: th for register \"4yiweijicunqi:inst\|inst19\" (data pin = \"RM\", clock pin = \"CP\") is -1.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.861 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 576 200 368 592 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.861 ns 4yiweijicunqi:inst\|inst19 3 REG LCFF_X18_Y3_N27 3 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X18_Y3_N27; Fanout = 3; REG Node = '4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CP~clkctrl 4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.47 % ) " "Info: Total cell delay = 1.816 ns ( 63.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 36.53 % ) " "Info: Total interconnect delay = 1.045 ns ( 36.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns RM 1 PIN PIN_129 8 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_129; Fanout = 8; PIN Node = 'RM'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM } "NODE_NAME" } } { "8YIWEIJICUNQI.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/8YIWEIJICUNQI.bdf" { { 512 200 368 528 "RM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.366 ns) 3.638 ns 4yiweijicunqi:inst\|inst7~6 2 COMB LCCOMB_X18_Y3_N2 1 " "Info: 2: + IC(2.122 ns) + CELL(0.366 ns) = 3.638 ns; Loc. = LCCOMB_X18_Y3_N2; Fanout = 1; COMB Node = '4yiweijicunqi:inst\|inst7~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { RM 4yiweijicunqi:inst|inst7~6 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 224 600 664 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 4.211 ns 4yiweijicunqi:inst\|inst7 3 COMB LCCOMB_X18_Y3_N26 1 " "Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 4.211 ns; Loc. = LCCOMB_X18_Y3_N26; Fanout = 1; COMB Node = '4yiweijicunqi:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { 4yiweijicunqi:inst|inst7~6 4yiweijicunqi:inst|inst7 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 224 600 664 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.319 ns 4yiweijicunqi:inst\|inst19 4 REG LCFF_X18_Y3_N27 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.319 ns; Loc. = LCFF_X18_Y3_N27; Fanout = 3; REG Node = '4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 4yiweijicunqi:inst|inst7 4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "D:/wangyi/task-2/8YIWEIJICUNQI/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.830 ns ( 42.37 % ) " "Info: Total cell delay = 1.830 ns ( 42.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.489 ns ( 57.63 % ) " "Info: Total interconnect delay = 2.489 ns ( 57.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { RM 4yiweijicunqi:inst|inst7~6 4yiweijicunqi:inst|inst7 4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { RM {} RM~combout {} 4yiweijicunqi:inst|inst7~6 {} 4yiweijicunqi:inst|inst7 {} 4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 2.122ns 0.367ns 0.000ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CP CP~clkctrl 4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CP {} CP~combout {} CP~clkctrl {} 4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { RM 4yiweijicunqi:inst|inst7~6 4yiweijicunqi:inst|inst7 4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { RM {} RM~combout {} 4yiweijicunqi:inst|inst7~6 {} 4yiweijicunqi:inst|inst7 {} 4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 2.122ns 0.367ns 0.000ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 06 21:53:35 2021 " "Info: Processing ended: Thu May 06 21:53:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
