<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>ODIN_II: H:/RESEARCH/PROGRAMS_AND_DEVELOPMENT/ODIN_II/trunk/ODIN_II/SRC/verilog_flex.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>H:/RESEARCH/PROGRAMS_AND_DEVELOPMENT/ODIN_II/trunk/ODIN_II/SRC/verilog_flex.c</h1><a href="verilog__flex_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="preprocessor">#line 2 &quot;SRC/verilog_flex.c&quot;</span>
<a name="l00002"></a>00002 <span class="preprocessor"></span>
<a name="l00003"></a>00003 <span class="preprocessor">#line 4 &quot;SRC/verilog_flex.c&quot;</span>
<a name="l00004"></a>00004 <span class="preprocessor"></span>
<a name="l00005"></a><a class="code" href="verilog__flex_8c.html#a1ae16e642a197fa4948998525813c6f5">00005</a> <span class="preprocessor">#define  YY_INT_ALIGNED short int</span>
<a name="l00006"></a>00006 <span class="preprocessor"></span>
<a name="l00007"></a>00007 <span class="comment">/* A lexical scanner generated by flex */</span>
<a name="l00008"></a>00008 
<a name="l00009"></a><a class="code" href="verilog__flex_8c.html#a3c3d1ef92e93b0bc81d7760a73d5c3b6">00009</a> <span class="preprocessor">#define FLEX_SCANNER</span>
<a name="l00010"></a><a class="code" href="verilog__flex_8c.html#a243ca1d30872935faf05ea5118ed6fdc">00010</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_FLEX_MAJOR_VERSION 2</span>
<a name="l00011"></a><a class="code" href="verilog__flex_8c.html#a90f9d458829400869e47efb68a865677">00011</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_FLEX_MINOR_VERSION 5</span>
<a name="l00012"></a><a class="code" href="verilog__flex_8c.html#ac676bd06869180ea493e9b6d7c078dbb">00012</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_FLEX_SUBMINOR_VERSION 35</span>
<a name="l00013"></a>00013 <span class="preprocessor"></span><span class="preprocessor">#if YY_FLEX_SUBMINOR_VERSION &gt; 0</span>
<a name="l00014"></a><a class="code" href="verilog__flex_8c.html#a9465c9986fdda27730c9dff8d16a0887">00014</a> <span class="preprocessor"></span><span class="preprocessor">#define FLEX_BETA</span>
<a name="l00015"></a>00015 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00016"></a>00016 <span class="preprocessor"></span>
<a name="l00017"></a>00017 <span class="comment">/* First, we deal with  platform-specific or compiler-specific issues. */</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 <span class="comment">/* begin standard C headers. */</span>
<a name="l00020"></a>00020 <span class="preprocessor">#include &lt;stdio.h&gt;</span>
<a name="l00021"></a>00021 <span class="preprocessor">#include &lt;string.h&gt;</span>
<a name="l00022"></a>00022 <span class="preprocessor">#include &lt;errno.h&gt;</span>
<a name="l00023"></a>00023 <span class="preprocessor">#include &lt;stdlib.h&gt;</span>
<a name="l00024"></a>00024 
<a name="l00025"></a>00025 <span class="comment">/* end standard C headers. */</span>
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 <span class="comment">/* flex integer type definitions */</span>
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="preprocessor">#ifndef FLEXINT_H</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span><span class="preprocessor">#define FLEXINT_H</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span>
<a name="l00032"></a>00032 <span class="comment">/* C99 systems have &lt;inttypes.h&gt;. Non-C99 systems may or may not. */</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="preprocessor">#if defined (__STDC_VERSION__) &amp;&amp; __STDC_VERSION__ &gt;= 199901L</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span>
<a name="l00036"></a>00036 <span class="comment">/* C99 says to define __STDC_LIMIT_MACROS before including stdint.h,</span>
<a name="l00037"></a>00037 <span class="comment"> * if you want the limit (max/min) macros for int types. </span>
<a name="l00038"></a>00038 <span class="comment"> */</span>
<a name="l00039"></a>00039 <span class="preprocessor">#ifndef __STDC_LIMIT_MACROS</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define __STDC_LIMIT_MACROS 1</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;inttypes.h&gt;</span>
<a name="l00044"></a>00044 <span class="keyword">typedef</span> int8_t <a class="code" href="verilog__flex_8c.html#a7b0840dff4a2ef1702118aa12264b2a7">flex_int8_t</a>;
<a name="l00045"></a>00045 <span class="keyword">typedef</span> uint8_t <a class="code" href="verilog__flex_8c.html#a0fac5ea484f64e75dbe6eba4aa61750c">flex_uint8_t</a>;
<a name="l00046"></a>00046 <span class="keyword">typedef</span> int16_t <a class="code" href="verilog__flex_8c.html#a2e73b2c75126814585525fb2e9d51159">flex_int16_t</a>;
<a name="l00047"></a>00047 <span class="keyword">typedef</span> uint16_t <a class="code" href="verilog__flex_8c.html#ac50cdb9eefbef83a1cec89e3a7f6e1d2">flex_uint16_t</a>;
<a name="l00048"></a>00048 <span class="keyword">typedef</span> int32_t <a class="code" href="verilog__flex_8c.html#a838ce943cf44ef7769480714fc6c3ba9">flex_int32_t</a>;
<a name="l00049"></a>00049 <span class="keyword">typedef</span> uint32_t <a class="code" href="verilog__flex_8c.html#a36869712de12820c73aae736762e8e88">flex_uint32_t</a>;
<a name="l00050"></a>00050 <span class="preprocessor">#else</span>
<a name="l00051"></a><a class="code" href="verilog__flex_8c.html#a7b0840dff4a2ef1702118aa12264b2a7">00051</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">char</span> <a class="code" href="verilog__flex_8c.html#a7b0840dff4a2ef1702118aa12264b2a7">flex_int8_t</a>;
<a name="l00052"></a><a class="code" href="verilog__flex_8c.html#a2e73b2c75126814585525fb2e9d51159">00052</a> <span class="keyword">typedef</span> <span class="keywordtype">short</span> <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a2e73b2c75126814585525fb2e9d51159">flex_int16_t</a>;
<a name="l00053"></a><a class="code" href="verilog__flex_8c.html#a838ce943cf44ef7769480714fc6c3ba9">00053</a> <span class="keyword">typedef</span> <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a838ce943cf44ef7769480714fc6c3ba9">flex_int32_t</a>;
<a name="l00054"></a><a class="code" href="verilog__flex_8c.html#a0fac5ea484f64e75dbe6eba4aa61750c">00054</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="verilog__flex_8c.html#a0fac5ea484f64e75dbe6eba4aa61750c">flex_uint8_t</a>; 
<a name="l00055"></a><a class="code" href="verilog__flex_8c.html#ac50cdb9eefbef83a1cec89e3a7f6e1d2">00055</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#ac50cdb9eefbef83a1cec89e3a7f6e1d2">flex_uint16_t</a>;
<a name="l00056"></a><a class="code" href="verilog__flex_8c.html#a36869712de12820c73aae736762e8e88">00056</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a36869712de12820c73aae736762e8e88">flex_uint32_t</a>;
<a name="l00057"></a>00057 <span class="preprocessor">#endif </span><span class="comment">/* ! C99 */</span>
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 <span class="comment">/* Limits of integral types. */</span>
<a name="l00060"></a>00060 <span class="preprocessor">#ifndef INT8_MIN</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define INT8_MIN               (-128)</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#ifndef INT16_MIN</span>
<a name="l00064"></a><a class="code" href="verilog__flex_8c.html#ad4e9955955b27624963643eac448118a">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define INT16_MIN              (-32767-1)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#ifndef INT32_MIN</span>
<a name="l00067"></a><a class="code" href="verilog__flex_8c.html#a688eb21a22db27c2b2bd5836943cdcbe">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define INT32_MIN              (-2147483647-1)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#ifndef INT8_MAX</span>
<a name="l00070"></a><a class="code" href="verilog__flex_8c.html#aaf7f29f45f1a513b4748a4e5014ddf6a">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define INT8_MAX               (127)</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#ifndef INT16_MAX</span>
<a name="l00073"></a><a class="code" href="verilog__flex_8c.html#ac58f2c111cc9989c86db2a7dc4fd84ca">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define INT16_MAX              (32767)</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#ifndef INT32_MAX</span>
<a name="l00076"></a><a class="code" href="verilog__flex_8c.html#a181807730d4a375f848ba139813ce04f">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define INT32_MAX              (2147483647)</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#ifndef UINT8_MAX</span>
<a name="l00079"></a><a class="code" href="verilog__flex_8c.html#aeb4e270a084ee26fe73e799861bd0252">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define UINT8_MAX              (255U)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#ifndef UINT16_MAX</span>
<a name="l00082"></a><a class="code" href="verilog__flex_8c.html#a3ea490c9b3617d4479bd80ef93cd5602">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define UINT16_MAX             (65535U)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#ifndef UINT32_MAX</span>
<a name="l00085"></a><a class="code" href="verilog__flex_8c.html#ab5eb23180f7cc12b7d6c04a8ec067fdd">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define UINT32_MAX             (4294967295U)</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span>
<a name="l00088"></a>00088 <span class="preprocessor">#endif </span><span class="comment">/* ! FLEXINT_H */</span>
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span>
<a name="l00092"></a>00092 <span class="comment">/* The &quot;const&quot; storage-class-modifier is valid. */</span>
<a name="l00093"></a>00093 <span class="preprocessor">#define YY_USE_CONST</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span>
<a name="l00095"></a>00095 <span class="preprocessor">#else   </span><span class="comment">/* ! __cplusplus */</span>
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 <span class="comment">/* C99 requires __STDC__ to be defined as 1. */</span>
<a name="l00098"></a>00098 <span class="preprocessor">#if defined (__STDC__)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00100"></a>00100 <span class="preprocessor">#define YY_USE_CONST</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>
<a name="l00102"></a>00102 <span class="preprocessor">#endif  </span><span class="comment">/* defined (__STDC__) */</span>
<a name="l00103"></a>00103 <span class="preprocessor">#endif  </span><span class="comment">/* ! __cplusplus */</span>
<a name="l00104"></a>00104 
<a name="l00105"></a>00105 <span class="preprocessor">#ifdef YY_USE_CONST</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define yyconst const</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define yyconst</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 <span class="comment">/* Returned upon end-of-file. */</span>
<a name="l00112"></a><a class="code" href="verilog__flex_8c.html#a8e0bcf8f8a5b613ea583347f8bc31cbf">00112</a> <span class="preprocessor">#define YY_NULL 0</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>
<a name="l00114"></a>00114 <span class="comment">/* Promotes a possibly negative, possibly signed char to an unsigned</span>
<a name="l00115"></a>00115 <span class="comment"> * integer for use as an array index.  If the signed char is negative,</span>
<a name="l00116"></a>00116 <span class="comment"> * we want to instead treat it as an 8-bit unsigned char, hence the</span>
<a name="l00117"></a>00117 <span class="comment"> * double cast.</span>
<a name="l00118"></a>00118 <span class="comment"> */</span>
<a name="l00119"></a><a class="code" href="verilog__flex_8c.html#af1185350b7a92cf8aa5324c68850c8a6">00119</a> <span class="preprocessor">#define YY_SC_TO_UI(c) ((unsigned int) (unsigned char) c)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a>00121 <span class="comment">/* Enter a start condition.  This macro really ought to take a parameter,</span>
<a name="l00122"></a>00122 <span class="comment"> * but we do it the disgusting crufty way forced on us by the ()-less</span>
<a name="l00123"></a>00123 <span class="comment"> * definition of BEGIN.</span>
<a name="l00124"></a>00124 <span class="comment"> */</span>
<a name="l00125"></a><a class="code" href="verilog__flex_8c.html#ab766bbbee08d04b67e3fe599d6900873">00125</a> <span class="preprocessor">#define BEGIN (yy_start) = 1 + 2 *</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a>00127 <span class="comment">/* Translate the current start state into a value that can be later handed</span>
<a name="l00128"></a>00128 <span class="comment"> * to BEGIN to return to the state.  The YYSTATE alias is for lex</span>
<a name="l00129"></a>00129 <span class="comment"> * compatibility.</span>
<a name="l00130"></a>00130 <span class="comment"> */</span>
<a name="l00131"></a><a class="code" href="verilog__flex_8c.html#a8e14785f9eab7a997d659b25af9584c5">00131</a> <span class="preprocessor">#define YY_START (((yy_start) - 1) / 2)</span>
<a name="l00132"></a><a class="code" href="verilog__flex_8c.html#a32b5b960944f946b192d54f672569cd9">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define YYSTATE YY_START</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>
<a name="l00134"></a>00134 <span class="comment">/* Action number for EOF rule of a given start state. */</span>
<a name="l00135"></a><a class="code" href="verilog__flex_8c.html#ab3077e60914fc54dcc55ecae1ce9700b">00135</a> <span class="preprocessor">#define YY_STATE_EOF(state) (YY_END_OF_BUFFER + state + 1)</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="comment">/* Special action meaning &quot;start processing a new file&quot;. */</span>
<a name="l00138"></a><a class="code" href="verilog__flex_8c.html#a0406739e64fb5750cf995d2ae68ce69d">00138</a> <span class="preprocessor">#define YY_NEW_FILE yyrestart(yyin  )</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>
<a name="l00140"></a><a class="code" href="verilog__flex_8c.html#ab866a64da164ed2d4d444df1ef1fc9b3">00140</a> <span class="preprocessor">#define YY_END_OF_BUFFER_CHAR 0</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00142"></a>00142 <span class="comment">/* Size of default input buffer. */</span>
<a name="l00143"></a>00143 <span class="preprocessor">#ifndef YY_BUF_SIZE</span>
<a name="l00144"></a><a class="code" href="verilog__flex_8c.html#ae7e51116e747d3390e7a6cfc6532834c">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_BUF_SIZE 16384</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="comment">/* The state buf must be large enough to hold one state per character in the main buffer.</span>
<a name="l00148"></a>00148 <span class="comment"> */</span>
<a name="l00149"></a><a class="code" href="verilog__flex_8c.html#ac2f8b6fccdc516d96b02ac09a4dc01bd">00149</a> <span class="preprocessor">#define YY_STATE_BUF_SIZE   ((YY_BUF_SIZE + 2) * sizeof(yy_state_type))</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span>
<a name="l00151"></a>00151 <span class="preprocessor">#ifndef YY_TYPEDEF_YY_BUFFER_STATE</span>
<a name="l00152"></a><a class="code" href="verilog__flex_8c.html#aa79d63ed3ff8d2249baf1732a73089f5">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_TYPEDEF_YY_BUFFER_STATE</span>
<a name="l00153"></a><a class="code" href="verilog__flex_8c.html#a4e5bd2d129903df83f3d13effaf8f3e4">00153</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structyy__buffer__state.html">yy_buffer_state</a> *<a class="code" href="structyy__buffer__state.html">YY_BUFFER_STATE</a>;
<a name="l00154"></a>00154 <span class="preprocessor">#endif</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00156"></a>00156 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a1b5865350b5ca5c1d69f429c2a652953">yyleng</a>;
<a name="l00157"></a>00157 
<a name="l00158"></a>00158 <span class="keyword">extern</span> FILE *<a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>, *<a class="code" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">yyout</a>;
<a name="l00159"></a>00159 
<a name="l00160"></a><a class="code" href="verilog__flex_8c.html#adf4b0db227e07782e28ade353a7ba7a1">00160</a> <span class="preprocessor">#define EOB_ACT_CONTINUE_SCAN 0</span>
<a name="l00161"></a><a class="code" href="verilog__flex_8c.html#a7f71d7fa2c403eb4b2f38cb9536f3c63">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define EOB_ACT_END_OF_FILE 1</span>
<a name="l00162"></a><a class="code" href="verilog__flex_8c.html#ad1a0b5ebcabffe388e9e9ebb2619c1fb">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define EOB_ACT_LAST_MATCH 2</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>
<a name="l00164"></a><a class="code" href="verilog__flex_8c.html#a12e5f3a76911433480bca7f4edba6119">00164</a> <span class="preprocessor">    #define YY_LESS_LINENO(n)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>    
<a name="l00166"></a>00166 <span class="comment">/* Return all but the first &quot;n&quot; matched characters back to the input stream. */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#define yyless(n) \</span>
<a name="l00168"></a>00168 <span class="preprocessor">        do \</span>
<a name="l00169"></a>00169 <span class="preprocessor">                { \</span>
<a name="l00170"></a>00170 <span class="preprocessor">                </span><span class="comment">/* Undo effects of setting up yytext. */</span> \
<a name="l00171"></a>00171         int yyless_macro_arg = (n); \
<a name="l00172"></a>00172         YY_LESS_LINENO(yyless_macro_arg);\
<a name="l00173"></a>00173                 *yy_cp = (yy_hold_char); \
<a name="l00174"></a>00174                 YY_RESTORE_YY_MORE_OFFSET \
<a name="l00175"></a>00175                 (yy_c_buf_p) = yy_cp = yy_bp + yyless_macro_arg - YY_MORE_ADJ; \
<a name="l00176"></a>00176                 YY_DO_BEFORE_ACTION; <span class="comment">/* set up yytext again */</span> \
<a name="l00177"></a>00177                 } \
<a name="l00178"></a>00178         while ( 0 )
<a name="l00179"></a>00179 
<a name="l00180"></a><a class="code" href="verilog__flex_8c.html#a448a4e9041a09588332733c6846c770c">00180</a> <span class="preprocessor">#define unput(c) yyunput( c, (yytext_ptr)  )</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span>
<a name="l00182"></a>00182 <span class="preprocessor">#ifndef YY_TYPEDEF_YY_SIZE_T</span>
<a name="l00183"></a><a class="code" href="verilog__flex_8c.html#ae0f2b0b5f04b2338367826b5670774f9">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_TYPEDEF_YY_SIZE_T</span>
<a name="l00184"></a><a class="code" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">00184</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keywordtype">size_t</span> <a class="code" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a>;
<a name="l00185"></a>00185 <span class="preprocessor">#endif</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>
<a name="l00187"></a>00187 <span class="preprocessor">#ifndef YY_STRUCT_YY_BUFFER_STATE</span>
<a name="l00188"></a><a class="code" href="verilog__flex_8c.html#a8aaa9e1fa7f13d6954d045ef973a9c84">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_STRUCT_YY_BUFFER_STATE</span>
<a name="l00189"></a><a class="code" href="structyy__buffer__state.html">00189</a> <span class="preprocessor"></span><span class="keyword">struct </span><a class="code" href="structyy__buffer__state.html">yy_buffer_state</a>
<a name="l00190"></a>00190         {
<a name="l00191"></a><a class="code" href="structyy__buffer__state.html#a4843d1422e3276b636d475a3095bd948">00191</a>         FILE *<a class="code" href="structyy__buffer__state.html#a4843d1422e3276b636d475a3095bd948">yy_input_file</a>;
<a name="l00192"></a>00192 
<a name="l00193"></a><a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">00193</a>         <span class="keywordtype">char</span> *<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a>;                <span class="comment">/* input buffer */</span>
<a name="l00194"></a><a class="code" href="structyy__buffer__state.html#a58aa927f098b99d99e75da80f9b681ef">00194</a>         <span class="keywordtype">char</span> *<a class="code" href="structyy__buffer__state.html#a58aa927f098b99d99e75da80f9b681ef">yy_buf_pos</a>;               <span class="comment">/* current position in input buffer */</span>
<a name="l00195"></a>00195 
<a name="l00196"></a>00196         <span class="comment">/* Size of input buffer in bytes, not including room for EOB</span>
<a name="l00197"></a>00197 <span class="comment">         * characters.</span>
<a name="l00198"></a>00198 <span class="comment">         */</span>
<a name="l00199"></a><a class="code" href="structyy__buffer__state.html#a48302f5f3477a9c78bbddf56d356ef54">00199</a>         <a class="code" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a> <a class="code" href="structyy__buffer__state.html#a48302f5f3477a9c78bbddf56d356ef54">yy_buf_size</a>;
<a name="l00200"></a>00200 
<a name="l00201"></a>00201         <span class="comment">/* Number of characters read into yy_ch_buf, not including EOB</span>
<a name="l00202"></a>00202 <span class="comment">         * characters.</span>
<a name="l00203"></a>00203 <span class="comment">         */</span>
<a name="l00204"></a><a class="code" href="structyy__buffer__state.html#a06406208824817acfec2183b79080945">00204</a>         <span class="keywordtype">int</span> <a class="code" href="structyy__buffer__state.html#a06406208824817acfec2183b79080945">yy_n_chars</a>;
<a name="l00205"></a>00205 
<a name="l00206"></a>00206         <span class="comment">/* Whether we &quot;own&quot; the buffer - i.e., we know we created it,</span>
<a name="l00207"></a>00207 <span class="comment">         * and can realloc() it to grow it, and should free() it to</span>
<a name="l00208"></a>00208 <span class="comment">         * delete it.</span>
<a name="l00209"></a>00209 <span class="comment">         */</span>
<a name="l00210"></a><a class="code" href="structyy__buffer__state.html#a80ce2431c70dc4f89ced487f18449465">00210</a>         <span class="keywordtype">int</span> <a class="code" href="structyy__buffer__state.html#a80ce2431c70dc4f89ced487f18449465">yy_is_our_buffer</a>;
<a name="l00211"></a>00211 
<a name="l00212"></a>00212         <span class="comment">/* Whether this is an &quot;interactive&quot; input source; if so, and</span>
<a name="l00213"></a>00213 <span class="comment">         * if we&#39;re using stdio for input, then we want to use getc()</span>
<a name="l00214"></a>00214 <span class="comment">         * instead of fread(), to make sure we stop fetching input after</span>
<a name="l00215"></a>00215 <span class="comment">         * each newline.</span>
<a name="l00216"></a>00216 <span class="comment">         */</span>
<a name="l00217"></a><a class="code" href="structyy__buffer__state.html#abf5c70eea75581b58c0ee7bd31b14490">00217</a>         <span class="keywordtype">int</span> <a class="code" href="structyy__buffer__state.html#abf5c70eea75581b58c0ee7bd31b14490">yy_is_interactive</a>;
<a name="l00218"></a>00218 
<a name="l00219"></a>00219         <span class="comment">/* Whether we&#39;re considered to be at the beginning of a line.</span>
<a name="l00220"></a>00220 <span class="comment">         * If so, &#39;^&#39; rules will be active on the next match, otherwise</span>
<a name="l00221"></a>00221 <span class="comment">         * not.</span>
<a name="l00222"></a>00222 <span class="comment">         */</span>
<a name="l00223"></a><a class="code" href="structyy__buffer__state.html#a9d60c60af6e1a6f69de16871fd64f85f">00223</a>         <span class="keywordtype">int</span> <a class="code" href="structyy__buffer__state.html#a9d60c60af6e1a6f69de16871fd64f85f">yy_at_bol</a>;
<a name="l00224"></a>00224 
<a name="l00225"></a><a class="code" href="structyy__buffer__state.html#a818e94bc9c766e683c60df1e9fd01199">00225</a>     <span class="keywordtype">int</span> <a class="code" href="structyy__buffer__state.html#a818e94bc9c766e683c60df1e9fd01199">yy_bs_lineno</a>; 
<a name="l00226"></a><a class="code" href="structyy__buffer__state.html#a10c4fcd8be759e6bf11e6d3e8cdb0307">00226</a>     <span class="keywordtype">int</span> <a class="code" href="structyy__buffer__state.html#a10c4fcd8be759e6bf11e6d3e8cdb0307">yy_bs_column</a>; 
<a name="l00228"></a>00228         <span class="comment">/* Whether to try to fill the input buffer when we reach the</span>
<a name="l00229"></a>00229 <span class="comment">         * end of it.</span>
<a name="l00230"></a>00230 <span class="comment">         */</span>
<a name="l00231"></a><a class="code" href="structyy__buffer__state.html#a63d2afbb1d79a3fc63df9e12626f827d">00231</a>         <span class="keywordtype">int</span> <a class="code" href="structyy__buffer__state.html#a63d2afbb1d79a3fc63df9e12626f827d">yy_fill_buffer</a>;
<a name="l00232"></a>00232 
<a name="l00233"></a><a class="code" href="structyy__buffer__state.html#a70fd925d37a2f0454fbd0def675d106c">00233</a>         <span class="keywordtype">int</span> <a class="code" href="structyy__buffer__state.html#a70fd925d37a2f0454fbd0def675d106c">yy_buffer_status</a>;
<a name="l00234"></a>00234 
<a name="l00235"></a><a class="code" href="verilog__flex_8c.html#a53579db42834b88199458993912c646d">00235</a> <span class="preprocessor">#define YY_BUFFER_NEW 0</span>
<a name="l00236"></a><a class="code" href="verilog__flex_8c.html#a609d19f40900ecc2a5f812d9388c21fb">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_BUFFER_NORMAL 1</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>        <span class="comment">/* When an EOF&#39;s been seen but there&#39;s still some text to process</span>
<a name="l00238"></a>00238 <span class="comment">         * then we mark the buffer as YY_EOF_PENDING, to indicate that we</span>
<a name="l00239"></a>00239 <span class="comment">         * shouldn&#39;t try reading from the input source any more.  We might</span>
<a name="l00240"></a>00240 <span class="comment">         * still have a bunch of tokens to match, though, because of</span>
<a name="l00241"></a>00241 <span class="comment">         * possible backing-up.</span>
<a name="l00242"></a>00242 <span class="comment">         *</span>
<a name="l00243"></a>00243 <span class="comment">         * When we actually see the EOF, we change the status to &quot;new&quot;</span>
<a name="l00244"></a>00244 <span class="comment">         * (via yyrestart()), so that the user can continue scanning by</span>
<a name="l00245"></a>00245 <span class="comment">         * just pointing yyin at a new input file.</span>
<a name="l00246"></a>00246 <span class="comment">         */</span>
<a name="l00247"></a><a class="code" href="verilog__flex_8c.html#ad689d97c15e807a6116ace7a420cea57">00247</a> <span class="preprocessor">#define YY_BUFFER_EOF_PENDING 2</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span>
<a name="l00249"></a>00249         };
<a name="l00250"></a>00250 <span class="preprocessor">#endif </span><span class="comment">/* !YY_STRUCT_YY_BUFFER_STATE */</span>
<a name="l00251"></a>00251 
<a name="l00252"></a>00252 <span class="comment">/* Stack of input buffers. */</span>
<a name="l00253"></a>00253 <span class="keyword">static</span> <span class="keywordtype">size_t</span> yy_buffer_stack_top = 0; 
<a name="l00254"></a>00254 <span class="keyword">static</span> <span class="keywordtype">size_t</span> yy_buffer_stack_max = 0; 
<a name="l00255"></a>00255 <span class="keyword">static</span> YY_BUFFER_STATE * yy_buffer_stack = 0; 
<a name="l00257"></a>00257 <span class="comment">/* We provide macros for accessing buffer states in case in the</span>
<a name="l00258"></a>00258 <span class="comment"> * future we want to put the buffer states in a more general</span>
<a name="l00259"></a>00259 <span class="comment"> * &quot;scanner state&quot;.</span>
<a name="l00260"></a>00260 <span class="comment"> *</span>
<a name="l00261"></a>00261 <span class="comment"> * Returns the top of the stack, or NULL.</span>
<a name="l00262"></a>00262 <span class="comment"> */</span>
<a name="l00263"></a><a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">00263</a> <span class="preprocessor">#define YY_CURRENT_BUFFER ( (yy_buffer_stack) \</span>
<a name="l00264"></a>00264 <span class="preprocessor">                          ? (yy_buffer_stack)[(yy_buffer_stack_top)] \</span>
<a name="l00265"></a>00265 <span class="preprocessor">                          : NULL)</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span>
<a name="l00267"></a>00267 <span class="comment">/* Same as previous macro, but useful when we know that the buffer stack is not</span>
<a name="l00268"></a>00268 <span class="comment"> * NULL or when we need an lvalue. For internal use only.</span>
<a name="l00269"></a>00269 <span class="comment"> */</span>
<a name="l00270"></a><a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">00270</a> <span class="preprocessor">#define YY_CURRENT_BUFFER_LVALUE (yy_buffer_stack)[(yy_buffer_stack_top)]</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span>
<a name="l00272"></a>00272 <span class="comment">/* yy_hold_char holds the character lost when yytext is formed. */</span>
<a name="l00273"></a>00273 <span class="keyword">static</span> <span class="keywordtype">char</span> yy_hold_char;
<a name="l00274"></a>00274 <span class="keyword">static</span> <span class="keywordtype">int</span> yy_n_chars;          <span class="comment">/* number of characters read into yy_ch_buf */</span>
<a name="l00275"></a><a class="code" href="verilog__flex_8c.html#a1b5865350b5ca5c1d69f429c2a652953">00275</a> <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a1b5865350b5ca5c1d69f429c2a652953">yyleng</a>;
<a name="l00276"></a>00276 
<a name="l00277"></a>00277 <span class="comment">/* Points to current character in buffer. */</span>
<a name="l00278"></a>00278 <span class="keyword">static</span> <span class="keywordtype">char</span> *yy_c_buf_p = (<span class="keywordtype">char</span> *) 0;
<a name="l00279"></a>00279 <span class="keyword">static</span> <span class="keywordtype">int</span> yy_init = 0;         <span class="comment">/* whether we need to initialize */</span>
<a name="l00280"></a>00280 <span class="keyword">static</span> <span class="keywordtype">int</span> yy_start = 0;        <span class="comment">/* start state number */</span>
<a name="l00281"></a>00281 
<a name="l00282"></a>00282 <span class="comment">/* Flag which is used to allow yywrap()&#39;s to do buffer switches</span>
<a name="l00283"></a>00283 <span class="comment"> * instead of setting up a fresh yyin.  A bit of a hack ...</span>
<a name="l00284"></a>00284 <span class="comment"> */</span>
<a name="l00285"></a>00285 <span class="keyword">static</span> <span class="keywordtype">int</span> yy_did_buffer_switch_on_eof;
<a name="l00286"></a>00286 
<a name="l00287"></a>00287 <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#ab657ddef65d43cc3ab8dfc2cad0ac5b8">yyrestart</a> (FILE *input_file  );
<a name="l00288"></a>00288 <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a3098c48a74ef8fd852f7dd4b3331cbce">yy_switch_to_buffer</a> (YY_BUFFER_STATE new_buffer  );
<a name="l00289"></a>00289 YY_BUFFER_STATE <a class="code" href="verilog__flex_8c.html#a5bc6f1a5f7812508f425b08283f13ae8">yy_create_buffer</a> (FILE *file,<span class="keywordtype">int</span> size  );
<a name="l00290"></a>00290 <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#ae6ac796aa6c45d433a4b89bf45e6e9dc">yy_delete_buffer</a> (YY_BUFFER_STATE b  );
<a name="l00291"></a>00291 <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a2f59cc88e85e5455c62e4ef7ce095ea8">yy_flush_buffer</a> (YY_BUFFER_STATE b  );
<a name="l00292"></a>00292 <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a4bf8969e5234aef8b46cce9a67a62724">yypush_buffer_state</a> (YY_BUFFER_STATE new_buffer  );
<a name="l00293"></a>00293 <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a6201ab6be4687a1ebc3120602d05e35a">yypop_buffer_state</a> (<span class="keywordtype">void</span> );
<a name="l00294"></a>00294 
<a name="l00295"></a>00295 <span class="keyword">static</span> <span class="keywordtype">void</span> yyensure_buffer_stack (<span class="keywordtype">void</span> );
<a name="l00296"></a>00296 <span class="keyword">static</span> <span class="keywordtype">void</span> yy_load_buffer_state (<span class="keywordtype">void</span> );
<a name="l00297"></a>00297 <span class="keyword">static</span> <span class="keywordtype">void</span> yy_init_buffer (YY_BUFFER_STATE b,FILE *file  );
<a name="l00298"></a>00298 
<a name="l00299"></a><a class="code" href="verilog__flex_8c.html#ac5d478d90ea9a2ecd43d579067a2e89d">00299</a> <span class="preprocessor">#define YY_FLUSH_BUFFER yy_flush_buffer(YY_CURRENT_BUFFER )</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span>
<a name="l00301"></a>00301 YY_BUFFER_STATE <a class="code" href="verilog__flex_8c.html#af81595b30c0da73f9034ffb511db6388">yy_scan_buffer</a> (<span class="keywordtype">char</span> *base,<a class="code" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a> size  );
<a name="l00302"></a>00302 YY_BUFFER_STATE <a class="code" href="verilog__flex_8c.html#aff5cfd2eb6bb46cdfa10a03b294d78a4">yy_scan_string</a> (<a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <span class="keywordtype">char</span> *yy_str  );
<a name="l00303"></a>00303 YY_BUFFER_STATE <a class="code" href="verilog__flex_8c.html#a740e4f0abc17205bf25d0da1864fe7b0">yy_scan_bytes</a> (<a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <span class="keywordtype">char</span> *bytes,<span class="keywordtype">int</span> len  );
<a name="l00304"></a>00304 
<a name="l00305"></a>00305 <span class="keywordtype">void</span> *<a class="code" href="verilog__flex_8c.html#a7da304d8ef6c688c0835d35296fe61c2">yyalloc</a> (<a class="code" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a>  );
<a name="l00306"></a>00306 <span class="keywordtype">void</span> *<a class="code" href="verilog__flex_8c.html#abcb4148bc13fe254059384c2fdf472b7">yyrealloc</a> (<span class="keywordtype">void</span> *,<a class="code" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a>  );
<a name="l00307"></a>00307 <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a70f82d43d4797bb2a50f7678ddbfbda5">yyfree</a> (<span class="keywordtype">void</span> *  );
<a name="l00308"></a>00308 
<a name="l00309"></a><a class="code" href="verilog__flex_8c.html#ab7eb911e18655f2f78e63afe5a8a4a12">00309</a> <span class="preprocessor">#define yy_new_buffer yy_create_buffer</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span>
<a name="l00311"></a><a class="code" href="verilog__flex_8c.html#ac56eb96366c08862bf0efe5d83d1fc4c">00311</a> <span class="preprocessor">#define yy_set_interactive(is_interactive) \</span>
<a name="l00312"></a>00312 <span class="preprocessor">        { \</span>
<a name="l00313"></a>00313 <span class="preprocessor">        if ( ! YY_CURRENT_BUFFER ){ \</span>
<a name="l00314"></a>00314 <span class="preprocessor">        yyensure_buffer_stack (); \</span>
<a name="l00315"></a>00315 <span class="preprocessor">                YY_CURRENT_BUFFER_LVALUE =    \</span>
<a name="l00316"></a>00316 <span class="preprocessor">            yy_create_buffer(yyin,YY_BUF_SIZE ); \</span>
<a name="l00317"></a>00317 <span class="preprocessor">        } \</span>
<a name="l00318"></a>00318 <span class="preprocessor">        YY_CURRENT_BUFFER_LVALUE-&gt;yy_is_interactive = is_interactive; \</span>
<a name="l00319"></a>00319 <span class="preprocessor">        }</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span>
<a name="l00321"></a><a class="code" href="verilog__flex_8c.html#a12e30d13a76a94e78010db9996d39c50">00321</a> <span class="preprocessor">#define yy_set_bol(at_bol) \</span>
<a name="l00322"></a>00322 <span class="preprocessor">        { \</span>
<a name="l00323"></a>00323 <span class="preprocessor">        if ( ! YY_CURRENT_BUFFER ){\</span>
<a name="l00324"></a>00324 <span class="preprocessor">        yyensure_buffer_stack (); \</span>
<a name="l00325"></a>00325 <span class="preprocessor">                YY_CURRENT_BUFFER_LVALUE =    \</span>
<a name="l00326"></a>00326 <span class="preprocessor">            yy_create_buffer(yyin,YY_BUF_SIZE ); \</span>
<a name="l00327"></a>00327 <span class="preprocessor">        } \</span>
<a name="l00328"></a>00328 <span class="preprocessor">        YY_CURRENT_BUFFER_LVALUE-&gt;yy_at_bol = at_bol; \</span>
<a name="l00329"></a>00329 <span class="preprocessor">        }</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span>
<a name="l00331"></a><a class="code" href="verilog__flex_8c.html#a71ca89b3656acd0552f14949a571560b">00331</a> <span class="preprocessor">#define YY_AT_BOL() (YY_CURRENT_BUFFER_LVALUE-&gt;yy_at_bol)</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span>
<a name="l00333"></a>00333 <span class="comment">/* Begin user sect3 */</span>
<a name="l00334"></a>00334 
<a name="l00335"></a><a class="code" href="verilog__flex_8c.html#a1f324b3cb0839eeb90145f0274e6946e">00335</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="verilog__flex_8c.html#a1f324b3cb0839eeb90145f0274e6946e">YY_CHAR</a>;
<a name="l00336"></a>00336 
<a name="l00337"></a><a class="code" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">00337</a> FILE *<a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a> = (FILE *) 0, *<a class="code" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">yyout</a> = (FILE *) 0;
<a name="l00338"></a>00338 
<a name="l00339"></a><a class="code" href="verilog__flex_8c.html#a9ba7c416f135b0f0c1f4addded4616b5">00339</a> <span class="keyword">typedef</span> <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a9ba7c416f135b0f0c1f4addded4616b5">yy_state_type</a>;
<a name="l00340"></a>00340 
<a name="l00341"></a>00341 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="globals_8h.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a>;
<a name="l00342"></a>00342 
<a name="l00343"></a><a class="code" href="verilog__flex_8c.html#a5e36364965360da7b7cdfc2188e0af84">00343</a> <span class="keywordtype">int</span> yylineno = 1;
<a name="l00344"></a>00344 
<a name="l00345"></a>00345 <span class="keyword">extern</span> <span class="keywordtype">char</span> *<a class="code" href="verilog__flex_8c.html#a35b96d819f6a8f8638894c429e68b02a">yytext</a>;
<a name="l00346"></a><a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">00346</a> <span class="preprocessor">#define yytext_ptr yytext</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>
<a name="l00348"></a>00348 <span class="keyword">static</span> yy_state_type yy_get_previous_state (<span class="keywordtype">void</span> );
<a name="l00349"></a>00349 <span class="keyword">static</span> yy_state_type yy_try_NUL_trans (yy_state_type current_state  );
<a name="l00350"></a>00350 <span class="keyword">static</span> <span class="keywordtype">int</span> yy_get_next_buffer (<span class="keywordtype">void</span> );
<a name="l00351"></a>00351 <span class="keyword">static</span> <span class="keywordtype">void</span> yy_fatal_error (<a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <span class="keywordtype">char</span> msg[]  );
<a name="l00352"></a>00352 
<a name="l00353"></a>00353 <span class="comment">/* Done after the current pattern has been matched and before the</span>
<a name="l00354"></a>00354 <span class="comment"> * corresponding action - sets up yytext.</span>
<a name="l00355"></a>00355 <span class="comment"> */</span>
<a name="l00356"></a><a class="code" href="verilog__flex_8c.html#acc3486d769af4e4b2820346a0093cc79">00356</a> <span class="preprocessor">#define YY_DO_BEFORE_ACTION \</span>
<a name="l00357"></a>00357 <span class="preprocessor">        (yytext_ptr) = yy_bp; \</span>
<a name="l00358"></a>00358 <span class="preprocessor">        yyleng = (size_t) (yy_cp - yy_bp); \</span>
<a name="l00359"></a>00359 <span class="preprocessor">        (yy_hold_char) = *yy_cp; \</span>
<a name="l00360"></a>00360 <span class="preprocessor">        *yy_cp = &#39;\0&#39;; \</span>
<a name="l00361"></a>00361 <span class="preprocessor">        (yy_c_buf_p) = yy_cp;</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span>
<a name="l00363"></a><a class="code" href="verilog__flex_8c.html#ae558785bb896e090901c2b905f6790c6">00363</a> <span class="preprocessor">#define YY_NUM_RULES 77</span>
<a name="l00364"></a><a class="code" href="verilog__flex_8c.html#ab2708fd42cff29ce6a0a52b91bea40d1">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_END_OF_BUFFER 78</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="comment">/* This struct is not used in this scanner,</span>
<a name="l00366"></a>00366 <span class="comment">   but its presence is necessary. */</span>
<a name="l00367"></a><a class="code" href="structyy__trans__info.html">00367</a> <span class="keyword">struct </span><a class="code" href="structyy__trans__info.html">yy_trans_info</a>
<a name="l00368"></a>00368         {
<a name="l00369"></a><a class="code" href="structyy__trans__info.html#a5c9f61e770deef50bd4e697310342fe9">00369</a>         <a class="code" href="verilog__flex_8c.html#a838ce943cf44ef7769480714fc6c3ba9">flex_int32_t</a> <a class="code" href="structyy__trans__info.html#a5c9f61e770deef50bd4e697310342fe9">yy_verify</a>;
<a name="l00370"></a><a class="code" href="structyy__trans__info.html#ae0715250c2bef261e596e77e0030f13e">00370</a>         <a class="code" href="verilog__flex_8c.html#a838ce943cf44ef7769480714fc6c3ba9">flex_int32_t</a> <a class="code" href="structyy__trans__info.html#ae0715250c2bef261e596e77e0030f13e">yy_nxt</a>;
<a name="l00371"></a>00371         };
<a name="l00372"></a>00372 <span class="keyword">static</span> <a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <a class="code" href="verilog__flex_8c.html#a2e73b2c75126814585525fb2e9d51159">flex_int16_t</a> yy_accept[276] =
<a name="l00373"></a>00373     {   0,
<a name="l00374"></a>00374         0,    0,    0,    0,   78,   76,   70,   71,   69,   69,
<a name="l00375"></a>00375        69,   69,   68,   69,   69,   69,   65,   69,   76,   65,
<a name="l00376"></a>00376        65,   65,   65,   65,   65,   65,   65,   65,   65,   65,
<a name="l00377"></a>00377        65,   65,   65,   65,   65,   65,   69,   69,   73,   73,
<a name="l00378"></a>00378        70,   58,   51,   72,   75,    0,   68,   55,   53,   57,
<a name="l00379"></a>00379        54,   56,   65,   61,   66,   66,   65,   65,   65,   65,
<a name="l00380"></a>00380        65,   65,   65,   65,   65,   65,   65,   65,   65,   23,
<a name="l00381"></a>00381        65,   65,   65,   65,   65,   65,   34,   65,   65,   65,
<a name="l00382"></a>00382        65,   65,   65,   65,   65,   65,   65,   65,   65,   65,
<a name="l00383"></a>00383        65,   52,   63,   62,   64,   74,   60,   75,   67,   59,
<a name="l00384"></a>00384 
<a name="l00385"></a>00385        66,   66,   65,    2,   65,   65,    5,   65,   65,   65,
<a name="l00386"></a>00386        65,   65,   15,   21,   65,   65,   65,   65,   65,   65,
<a name="l00387"></a>00387        65,   65,   65,   32,   33,   65,   65,   65,   38,   65,
<a name="l00388"></a>00388        65,   65,   65,   45,   65,   65,   65,   65,   50,   67,
<a name="l00389"></a>00389        66,   65,   65,   65,    6,   65,   65,   65,   13,   14,
<a name="l00390"></a>00390        65,   65,   65,   65,   65,   65,   65,   65,   65,   65,
<a name="l00391"></a>00391        65,   65,   30,   65,   65,   65,   65,   65,   65,   65,
<a name="l00392"></a>00392        44,   65,   65,   48,   49,   66,   65,   65,    4,    7,
<a name="l00393"></a>00393         8,   65,   65,   65,   65,   65,   65,   65,   65,   65,
<a name="l00394"></a>00394        65,   25,   26,   65,   65,   65,   65,   65,   65,   65,
<a name="l00395"></a>00395 
<a name="l00396"></a>00396        65,   65,   65,   65,   65,   47,   66,    1,    3,   65,
<a name="l00397"></a>00397        65,   65,   65,   65,   65,   65,   65,   65,   65,   65,
<a name="l00398"></a>00398        65,   29,   65,   35,   65,   65,   65,   65,   65,   65,
<a name="l00399"></a>00399        65,   10,    9,   65,   12,   16,   65,   65,   65,   20,
<a name="l00400"></a>00400        65,   24,   27,   65,   31,   65,   37,   65,   40,   65,
<a name="l00401"></a>00401        42,   43,   65,   11,   65,   65,   65,   22,   65,   65,
<a name="l00402"></a>00402        39,   65,   46,   65,   18,   65,   65,   36,   41,   65,
<a name="l00403"></a>00403        19,   65,   17,   28,    0
<a name="l00404"></a>00404     } ;
<a name="l00405"></a>00405 
<a name="l00406"></a>00406 <span class="keyword">static</span> <a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <a class="code" href="verilog__flex_8c.html#a838ce943cf44ef7769480714fc6c3ba9">flex_int32_t</a> yy_ec[256] =
<a name="l00407"></a>00407     {   0,
<a name="l00408"></a>00408         1,    1,    1,    1,    1,    1,    1,    2,    2,    3,
<a name="l00409"></a>00409         1,    2,    2,    1,    1,    1,    1,    1,    1,    1,
<a name="l00410"></a>00410         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00411"></a>00411         1,    2,    4,    1,    5,    1,    5,    6,    7,    5,
<a name="l00412"></a>00412         5,    8,    5,    5,    5,    5,    9,   10,   11,   12,
<a name="l00413"></a>00413        12,   12,   12,   12,   12,   12,   12,    5,    5,   13,
<a name="l00414"></a>00414        14,   15,    5,    5,   16,   16,   16,   16,   16,   16,
<a name="l00415"></a>00415        16,   16,   16,   16,   16,   16,   16,   16,   16,   16,
<a name="l00416"></a>00416        16,   16,   16,   16,   16,   16,   16,   16,   16,   16,
<a name="l00417"></a>00417         5,    1,    5,   17,   18,   19,   20,   21,   22,   23,
<a name="l00418"></a>00418 
<a name="l00419"></a>00419        24,   25,   26,   27,   28,   16,   29,   30,   31,   32,
<a name="l00420"></a>00420        33,   34,   16,   35,   36,   37,   38,   39,   40,   41,
<a name="l00421"></a>00421        42,   43,    5,   44,    5,   45,    1,    1,    1,    1,
<a name="l00422"></a>00422         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00423"></a>00423         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00424"></a>00424         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00425"></a>00425         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00426"></a>00426         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00427"></a>00427         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00428"></a>00428         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00429"></a>00429 
<a name="l00430"></a>00430         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00431"></a>00431         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00432"></a>00432         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00433"></a>00433         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00434"></a>00434         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00435"></a>00435         1,    1,    1,    1,    1
<a name="l00436"></a>00436     } ;
<a name="l00437"></a>00437 
<a name="l00438"></a>00438 <span class="keyword">static</span> <a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <a class="code" href="verilog__flex_8c.html#a838ce943cf44ef7769480714fc6c3ba9">flex_int32_t</a> yy_meta[46] =
<a name="l00439"></a>00439     {   0,
<a name="l00440"></a>00440         1,    1,    2,    1,    1,    1,    1,    1,    1,    3,
<a name="l00441"></a>00441         3,    3,    1,    1,    1,    4,    1,    5,    1,    4,
<a name="l00442"></a>00442         4,    4,    4,    4,    4,    4,    4,    4,    4,    4,
<a name="l00443"></a>00443         4,    4,    4,    4,    4,    4,    4,    4,    4,    4,
<a name="l00444"></a>00444         4,    4,    4,    1,    1
<a name="l00445"></a>00445     } ;
<a name="l00446"></a>00446 
<a name="l00447"></a>00447 <span class="keyword">static</span> <a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <a class="code" href="verilog__flex_8c.html#a2e73b2c75126814585525fb2e9d51159">flex_int16_t</a> yy_base[282] =
<a name="l00448"></a>00448     {   0,
<a name="l00449"></a>00449         0,    0,   43,   44,  307,  308,  304,  308,  291,  308,
<a name="l00450"></a>00450       298,   40,   43,   43,  289,   44,    0,  257,  278,   30,
<a name="l00451"></a>00451        37,  280,   39,   41,   32,   44,   48,   54,   42,   52,
<a name="l00452"></a>00452       275,   57,   62,  274,   56,   56,  253,   84,  308,  287,
<a name="l00453"></a>00453       293,  280,  308,  308,    0,   71,   95,  308,  308,  279,
<a name="l00454"></a>00454       308,  308,    0,  308,    0,  268,  251,  267,  253,  262,
<a name="l00455"></a>00455       262,  250,  260,  248,  257,  246,  258,  245,  247,    0,
<a name="l00456"></a>00456        75,  256,  254,  244,  249,   76,    0,  237,  238,  236,
<a name="l00457"></a>00457       245,  250,  245,  234,  231,  238,  243,  236,  228,  229,
<a name="l00458"></a>00458       226,  308,  308,  308,  308,  308,  308,    0,    0,  308,
<a name="l00459"></a>00459 
<a name="l00460"></a>00460         0,  235,  239,    0,  230,  229,    0,  232,   66,  235,
<a name="l00461"></a>00461       230,  229,   93,    0,  230,  214,  212,  211,  224,  212,
<a name="l00462"></a>00462       208,  222,  220,    0,    0,  209,  222,  217,    0,  210,
<a name="l00463"></a>00463       217,  204,  208,    0,  199,  205,  210,  198,    0,    0,
<a name="l00464"></a>00464       204,  189,  204,  197,   73,  190,  207,  205,    0,    0,
<a name="l00465"></a>00465       205,  186,  190,  188,  201,  183,  191,  181,  180,  190,
<a name="l00466"></a>00466       182,  184,    0,  190,  174,  180,  187,  189,   65,  178,
<a name="l00467"></a>00467         0,  174,  182,    0,    0,  173,  168,  171,    0,    0,
<a name="l00468"></a>00468         0,  172,  166,  170,  163,  166,  174,  172,  159,  166,
<a name="l00469"></a>00469       173,    0,    0,  168,  160,  166,  163,  151,  163,  160,
<a name="l00470"></a>00470 
<a name="l00471"></a>00471       150,  159,  163,  140,  146,    0,  156,    0,    0,  142,
<a name="l00472"></a>00472       158,  153,  152,  153,  136,  151,  143,  138,  140,  134,
<a name="l00473"></a>00473       135,    0,  143,    0,  129,  141,  140,  121,  127,  109,
<a name="l00474"></a>00474       137,    0,    0,  129,    0,    0,  122,  128,  129,    0,
<a name="l00475"></a>00475       124,    0,    0,  132,    0,  130,    0,  130,    0,  132,
<a name="l00476"></a>00476         0,    0,  128,    0,  122,  125,  115,    0,   89,   91,
<a name="l00477"></a>00477         0,   94,    0,   90,    0,   80,   91,    0,    0,   85,
<a name="l00478"></a>00478         0,   86,    0,    0,  308,  130,  133,   92,  138,  141,
<a name="l00479"></a>00479       144
<a name="l00480"></a>00480     } ;
<a name="l00481"></a>00481 
<a name="l00482"></a>00482 <span class="keyword">static</span> <a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <a class="code" href="verilog__flex_8c.html#a2e73b2c75126814585525fb2e9d51159">flex_int16_t</a> yy_def[282] =
<a name="l00483"></a>00483     {   0,
<a name="l00484"></a>00484       275,    1,  276,  276,  275,  275,  275,  275,  275,  275,
<a name="l00485"></a>00485       275,  275,  275,  275,  275,  275,  277,  275,  278,  277,
<a name="l00486"></a>00486       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00487"></a>00487       277,  277,  277,  277,  277,  277,  275,  275,  275,  275,
<a name="l00488"></a>00488       275,  275,  275,  275,  279,  275,  275,  275,  275,  275,
<a name="l00489"></a>00489       275,  275,  277,  275,  280,  280,  277,  277,  277,  277,
<a name="l00490"></a>00490       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00491"></a>00491       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00492"></a>00492       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00493"></a>00493       277,  275,  275,  275,  275,  275,  275,  279,  281,  275,
<a name="l00494"></a>00494 
<a name="l00495"></a>00495       280,  280,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00496"></a>00496       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00497"></a>00497       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00498"></a>00498       277,  277,  277,  277,  277,  277,  277,  277,  277,  281,
<a name="l00499"></a>00499       280,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00500"></a>00500       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00501"></a>00501       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00502"></a>00502       277,  277,  277,  277,  277,  280,  277,  277,  277,  277,
<a name="l00503"></a>00503       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00504"></a>00504       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00505"></a>00505 
<a name="l00506"></a>00506       277,  277,  277,  277,  277,  277,  280,  277,  277,  277,
<a name="l00507"></a>00507       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00508"></a>00508       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00509"></a>00509       277,  280,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00510"></a>00510       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00511"></a>00511       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00512"></a>00512       277,  277,  277,  277,  277,  277,  277,  277,  277,  277,
<a name="l00513"></a>00513       277,  277,  277,  277,    0,  275,  275,  275,  275,  275,
<a name="l00514"></a>00514       275
<a name="l00515"></a>00515     } ;
<a name="l00516"></a>00516 
<a name="l00517"></a>00517 <span class="keyword">static</span> <a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <a class="code" href="verilog__flex_8c.html#a2e73b2c75126814585525fb2e9d51159">flex_int16_t</a> yy_nxt[354] =
<a name="l00518"></a>00518     {   0,
<a name="l00519"></a>00519         6,    7,    8,    9,   10,   11,    6,   10,   12,   13,
<a name="l00520"></a>00520        13,   13,   14,   15,   16,   17,   18,    6,   19,   20,
<a name="l00521"></a>00521        21,   22,   23,   24,   25,   17,   17,   26,   17,   17,
<a name="l00522"></a>00522        27,   28,   29,   30,   31,   32,   33,   17,   34,   35,
<a name="l00523"></a>00523        36,   17,   17,   37,   38,    8,    8,   44,   45,   46,
<a name="l00524"></a>00524        40,   40,   47,   47,   47,   48,   49,   51,   52,   57,
<a name="l00525"></a>00525        60,   58,   63,   65,   68,   59,   64,   72,   70,   69,
<a name="l00526"></a>00526        66,   79,   67,   74,   61,   71,   77,   75,   82,   78,
<a name="l00527"></a>00527        73,   85,   88,   89,   80,  146,   76,   90,   91,   93,
<a name="l00528"></a>00528        83,   99,  202,   99,   84,   55,   86,   99,  203,  147,
<a name="l00529"></a>00529 
<a name="l00530"></a>00530        94,   46,  116,   99,   47,   47,   47,  117,  118,  274,
<a name="l00531"></a>00531       124,  119,  125,  180,  151,  181,  273,  152,  251,  252,
<a name="l00532"></a>00532       272,  271,  270,  153,  269,  268,  267,   95,  154,  155,
<a name="l00533"></a>00533        39,   39,   39,   39,   39,   53,   53,   53,   98,  266,
<a name="l00534"></a>00534        98,   98,   98,  101,  101,  101,  140,  140,  265,  264,
<a name="l00535"></a>00535       263,  262,  261,  260,  259,  258,  257,  256,  255,  254,
<a name="l00536"></a>00536       253,  250,  249,  248,  247,  246,  245,  244,  243,  242,
<a name="l00537"></a>00537       241,  240,  239,  238,  237,  236,  235,  234,  233,  232,
<a name="l00538"></a>00538       231,  230,  229,  228,  227,  226,  225,  224,  223,  222,
<a name="l00539"></a>00539       221,  220,  219,  218,  217,  216,  215,  214,  213,  212,
<a name="l00540"></a>00540 
<a name="l00541"></a>00541       211,  210,  209,  208,  207,  206,  205,  204,  201,  200,
<a name="l00542"></a>00542       199,  198,  197,  196,  195,  194,  193,  192,  191,  190,
<a name="l00543"></a>00543       189,  188,  187,  186,  185,  184,  183,  182,  179,  178,
<a name="l00544"></a>00544       177,  176,  175,  174,  173,  172,  171,  170,  169,  168,
<a name="l00545"></a>00545       167,  166,  165,  164,  163,  162,  161,  160,  159,  158,
<a name="l00546"></a>00546       157,  156,  150,  149,  148,  145,  144,  143,  142,  141,
<a name="l00547"></a>00547       139,  138,  137,  136,  135,  134,  133,  132,  131,  130,
<a name="l00548"></a>00548       129,  128,  127,  126,  123,  122,  121,  120,  115,  114,
<a name="l00549"></a>00549       113,  112,  111,  110,  109,  108,  107,  106,  105,  104,
<a name="l00550"></a>00550       103,  102,  100,   97,   41,   96,   92,   87,   81,   62,
<a name="l00551"></a>00551 
<a name="l00552"></a>00552        56,   54,   50,   43,   42,   41,  275,    5,  275,  275,
<a name="l00553"></a>00553       275,  275,  275,  275,  275,  275,  275,  275,  275,  275,
<a name="l00554"></a>00554       275,  275,  275,  275,  275,  275,  275,  275,  275,  275,
<a name="l00555"></a>00555       275,  275,  275,  275,  275,  275,  275,  275,  275,  275,
<a name="l00556"></a>00556       275,  275,  275,  275,  275,  275,  275,  275,  275,  275,
<a name="l00557"></a>00557       275,  275,  275
<a name="l00558"></a>00558     } ;
<a name="l00559"></a>00559 
<a name="l00560"></a>00560 <span class="keyword">static</span> <a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <a class="code" href="verilog__flex_8c.html#a2e73b2c75126814585525fb2e9d51159">flex_int16_t</a> yy_chk[354] =
<a name="l00561"></a>00561     {   0,
<a name="l00562"></a>00562         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00563"></a>00563         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00564"></a>00564         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00565"></a>00565         1,    1,    1,    1,    1,    1,    1,    1,    1,    1,
<a name="l00566"></a>00566         1,    1,    1,    1,    1,    3,    4,   12,   12,   13,
<a name="l00567"></a>00567         3,    4,   13,   13,   13,   14,   14,   16,   16,   20,
<a name="l00568"></a>00568        21,   20,   23,   24,   25,   20,   23,   27,   26,   25,
<a name="l00569"></a>00569        24,   30,   24,   28,   21,   26,   29,   28,   32,   29,
<a name="l00570"></a>00570        27,   33,   35,   35,   30,  109,   28,   36,   36,   38,
<a name="l00571"></a>00571        32,   46,  169,   46,   32,  278,   33,   46,  169,  109,
<a name="l00572"></a>00572 
<a name="l00573"></a>00573        38,   47,   71,   46,   47,   47,   47,   71,   71,  272,
<a name="l00574"></a>00574        76,   71,   76,  145,  113,  145,  270,  113,  230,  230,
<a name="l00575"></a>00575       267,  266,  264,  113,  262,  260,  259,   38,  113,  113,
<a name="l00576"></a>00576       276,  276,  276,  276,  276,  277,  277,  277,  279,  257,
<a name="l00577"></a>00577       279,  279,  279,  280,  280,  280,  281,  281,  256,  255,
<a name="l00578"></a>00578       253,  250,  248,  246,  244,  241,  239,  238,  237,  234,
<a name="l00579"></a>00579       231,  229,  228,  227,  226,  225,  223,  221,  220,  219,
<a name="l00580"></a>00580       218,  217,  216,  215,  214,  213,  212,  211,  210,  207,
<a name="l00581"></a>00581       205,  204,  203,  202,  201,  200,  199,  198,  197,  196,
<a name="l00582"></a>00582       195,  194,  191,  190,  189,  188,  187,  186,  185,  184,
<a name="l00583"></a>00583 
<a name="l00584"></a>00584       183,  182,  178,  177,  176,  173,  172,  170,  168,  167,
<a name="l00585"></a>00585       166,  165,  164,  162,  161,  160,  159,  158,  157,  156,
<a name="l00586"></a>00586       155,  154,  153,  152,  151,  148,  147,  146,  144,  143,
<a name="l00587"></a>00587       142,  141,  138,  137,  136,  135,  133,  132,  131,  130,
<a name="l00588"></a>00588       128,  127,  126,  123,  122,  121,  120,  119,  118,  117,
<a name="l00589"></a>00589       116,  115,  112,  111,  110,  108,  106,  105,  103,  102,
<a name="l00590"></a>00590        91,   90,   89,   88,   87,   86,   85,   84,   83,   82,
<a name="l00591"></a>00591        81,   80,   79,   78,   75,   74,   73,   72,   69,   68,
<a name="l00592"></a>00592        67,   66,   65,   64,   63,   62,   61,   60,   59,   58,
<a name="l00593"></a>00593        57,   56,   50,   42,   41,   40,   37,   34,   31,   22,
<a name="l00594"></a>00594 
<a name="l00595"></a>00595        19,   18,   15,   11,    9,    7,    5,  275,  275,  275,
<a name="l00596"></a>00596       275,  275,  275,  275,  275,  275,  275,  275,  275,  275,
<a name="l00597"></a>00597       275,  275,  275,  275,  275,  275,  275,  275,  275,  275,
<a name="l00598"></a>00598       275,  275,  275,  275,  275,  275,  275,  275,  275,  275,
<a name="l00599"></a>00599       275,  275,  275,  275,  275,  275,  275,  275,  275,  275,
<a name="l00600"></a>00600       275,  275,  275
<a name="l00601"></a>00601     } ;
<a name="l00602"></a>00602 
<a name="l00603"></a>00603 <span class="keyword">static</span> yy_state_type yy_last_accepting_state;
<a name="l00604"></a>00604 <span class="keyword">static</span> <span class="keywordtype">char</span> *yy_last_accepting_cpos;
<a name="l00605"></a>00605 
<a name="l00606"></a>00606 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a7411c3bab9eca1afee90113c2d22da37">yy_flex_debug</a>;
<a name="l00607"></a><a class="code" href="verilog__flex_8c.html#a7411c3bab9eca1afee90113c2d22da37">00607</a> <span class="keywordtype">int</span> yy_flex_debug = 0;
<a name="l00608"></a>00608 
<a name="l00609"></a>00609 <span class="comment">/* The intent behind this definition is that it&#39;ll catch</span>
<a name="l00610"></a>00610 <span class="comment"> * any uses of REJECT which flex missed.</span>
<a name="l00611"></a>00611 <span class="comment"> */</span>
<a name="l00612"></a><a class="code" href="verilog__flex_8c.html#a835f10dd1ab4bf9a80c4cd80ee6e3058">00612</a> <span class="preprocessor">#define REJECT reject_used_but_not_detected</span>
<a name="l00613"></a><a class="code" href="verilog__flex_8c.html#a745d37b5e002b2e5f93ad42ea7b554be">00613</a> <span class="preprocessor"></span><span class="preprocessor">#define yymore() yymore_used_but_not_detected</span>
<a name="l00614"></a><a class="code" href="verilog__flex_8c.html#a68792d73820bc46a71d3d4e613f0b977">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_MORE_ADJ 0</span>
<a name="l00615"></a><a class="code" href="verilog__flex_8c.html#a56858d18c7eda4f53664496ef566f651">00615</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_RESTORE_YY_MORE_OFFSET</span>
<a name="l00616"></a><a class="code" href="verilog__flex_8c.html#a35b96d819f6a8f8638894c429e68b02a">00616</a> <span class="preprocessor"></span><span class="keywordtype">char</span> *yytext;
<a name="l00617"></a>00617 <span class="preprocessor">#line 1 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span><span class="preprocessor">#line 2 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00619"></a>00619 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00620"></a>00620 <span class="comment">Copyright (c) 2009 Peter Andrew Jamieson (jamieson.peter@gmail.com)</span>
<a name="l00621"></a>00621 <span class="comment"></span>
<a name="l00622"></a>00622 <span class="comment">Permission is hereby granted, free of charge, to any person</span>
<a name="l00623"></a>00623 <span class="comment">obtaining a copy of this software and associated documentation</span>
<a name="l00624"></a>00624 <span class="comment">files (the &quot;Software&quot;), to deal in the Software without</span>
<a name="l00625"></a>00625 <span class="comment">restriction, including without limitation the rights to use,</span>
<a name="l00626"></a>00626 <span class="comment">copy, modify, merge, publish, distribute, sublicense, and/or sell</span>
<a name="l00627"></a>00627 <span class="comment">copies of the Software, and to permit persons to whom the</span>
<a name="l00628"></a>00628 <span class="comment">Software is furnished to do so, subject to the following</span>
<a name="l00629"></a>00629 <span class="comment">conditions:</span>
<a name="l00630"></a>00630 <span class="comment"></span>
<a name="l00631"></a>00631 <span class="comment">The above copyright notice and this permission notice shall be</span>
<a name="l00632"></a>00632 <span class="comment">included in all copies or substantial portions of the Software.</span>
<a name="l00633"></a>00633 <span class="comment"></span>
<a name="l00634"></a>00634 <span class="comment">THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<a name="l00635"></a>00635 <span class="comment">EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES</span>
<a name="l00636"></a>00636 <span class="comment">OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</span>
<a name="l00637"></a>00637 <span class="comment">NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT</span>
<a name="l00638"></a>00638 <span class="comment">HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,</span>
<a name="l00639"></a>00639 <span class="comment">WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</span>
<a name="l00640"></a>00640 <span class="comment">FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<a name="l00641"></a>00641 <span class="comment">OTHER DEALINGS IN THE SOFTWARE.</span>
<a name="l00642"></a>00642 <span class="comment">*/</span> 
<a name="l00643"></a>00643 
<a name="l00644"></a>00644 
<a name="l00645"></a>00645 <span class="preprocessor">#include &lt;stdio.h&gt;</span>
<a name="l00646"></a>00646 <span class="preprocessor">#include &lt;string.h&gt;</span>
<a name="l00647"></a>00647 <span class="preprocessor">#include &quot;<a class="code" href="types_8h.html">types.h</a>&quot;</span>
<a name="l00648"></a>00648 <span class="preprocessor">#include &quot;<a class="code" href="globals_8h.html">globals.h</a>&quot;</span>
<a name="l00649"></a>00649 <span class="preprocessor">#include &quot;<a class="code" href="verilog__bison_8h.html">verilog_bison.h</a>&quot;</span>
<a name="l00650"></a>00650 
<a name="l00651"></a>00651 <span class="comment">/* the define below helps with watching the parser go token by token */</span>
<a name="l00652"></a><a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">00652</a> <span class="preprocessor">#define MP {if (to_view_parse) {printf(&quot;%d %s\n&quot;, yylineno, yytext);}}</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span>
<a name="l00654"></a>00654 
<a name="l00655"></a>00655 <span class="preprocessor">#line 656 &quot;SRC/verilog_flex.c&quot;</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span>
<a name="l00657"></a><a class="code" href="verilog__flex_8c.html#aa3d063564f6ab16f6d408b8369d0e9ff">00657</a> <span class="preprocessor">#define INITIAL 0</span>
<a name="l00658"></a><a class="code" href="verilog__flex_8c.html#a180f5b3835bdbfc11b353fd2af5c8659">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define COMMENT 1</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span>
<a name="l00660"></a>00660 <span class="preprocessor">#ifndef YY_NO_UNISTD_H</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="comment">/* Special case for &quot;unistd.h&quot;, since it is non-ANSI. We include it way</span>
<a name="l00662"></a>00662 <span class="comment"> * down here because we want the user&#39;s section 1 to have been scanned first.</span>
<a name="l00663"></a>00663 <span class="comment"> * The user has a chance to override it with an option.</span>
<a name="l00664"></a>00664 <span class="comment"> */</span>
<a name="l00665"></a>00665 <span class="preprocessor">#include &lt;unistd.h&gt;</span>
<a name="l00666"></a>00666 <span class="preprocessor">#endif</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span>
<a name="l00668"></a>00668 <span class="preprocessor">#ifndef YY_EXTRA_TYPE</span>
<a name="l00669"></a><a class="code" href="verilog__flex_8c.html#a26938d921de835f6183c02e54cf08828">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_EXTRA_TYPE void *</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span>
<a name="l00672"></a>00672 <span class="keyword">static</span> <span class="keywordtype">int</span> yy_init_globals (<span class="keywordtype">void</span> );
<a name="l00673"></a>00673 
<a name="l00674"></a>00674 <span class="comment">/* Accessor methods to globals.</span>
<a name="l00675"></a>00675 <span class="comment">   These are made visible to non-reentrant scanners for convenience. */</span>
<a name="l00676"></a>00676 
<a name="l00677"></a>00677 <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#ab596ae57cdabfb4b298edf3dde7cdf04">yylex_destroy</a> (<span class="keywordtype">void</span> );
<a name="l00678"></a>00678 
<a name="l00679"></a>00679 <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a4d4e3dd7e6f1d795e01b61794b31ac34">yyget_debug</a> (<span class="keywordtype">void</span> );
<a name="l00680"></a>00680 
<a name="l00681"></a>00681 <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#ac571eade4cca933e8ccdf6759c527fe7">yyset_debug</a> (<span class="keywordtype">int</span> debug_flag  );
<a name="l00682"></a>00682 
<a name="l00683"></a>00683 <a class="code" href="verilog__flex_8c.html#a26938d921de835f6183c02e54cf08828">YY_EXTRA_TYPE</a> <a class="code" href="verilog__flex_8c.html#ada55bcd8fc1379fb4c103886195dd0e8">yyget_extra</a> (<span class="keywordtype">void</span> );
<a name="l00684"></a>00684 
<a name="l00685"></a>00685 <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a2df391b304dadab17608192b116af2a1">yyset_extra</a> (<a class="code" href="verilog__flex_8c.html#a26938d921de835f6183c02e54cf08828">YY_EXTRA_TYPE</a> user_defined  );
<a name="l00686"></a>00686 
<a name="l00687"></a>00687 FILE *<a class="code" href="verilog__flex_8c.html#a07cc38fe7bf6439f85eace2335cb889f">yyget_in</a> (<span class="keywordtype">void</span> );
<a name="l00688"></a>00688 
<a name="l00689"></a>00689 <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#ac698f6825e37dd98360acae6539ac464">yyset_in</a>  (FILE * in_str  );
<a name="l00690"></a>00690 
<a name="l00691"></a>00691 FILE *<a class="code" href="verilog__flex_8c.html#a551358cae0f2c14b700b72cb3846d2c4">yyget_out</a> (<span class="keywordtype">void</span> );
<a name="l00692"></a>00692 
<a name="l00693"></a>00693 <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a8530eddd2ebe60de741148bad39517a5">yyset_out</a>  (FILE * out_str  );
<a name="l00694"></a>00694 
<a name="l00695"></a>00695 <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a81867b0419accbe7b3c2d59ffb203da9">yyget_leng</a> (<span class="keywordtype">void</span> );
<a name="l00696"></a>00696 
<a name="l00697"></a>00697 <span class="keywordtype">char</span> *<a class="code" href="verilog__flex_8c.html#ad1489f69c327c150a13bcbeeb9799266">yyget_text</a> (<span class="keywordtype">void</span> );
<a name="l00698"></a>00698 
<a name="l00699"></a>00699 <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a3ac85cdab63967ff82c7534d35a42fe6">yyget_lineno</a> (<span class="keywordtype">void</span> );
<a name="l00700"></a>00700 
<a name="l00701"></a>00701 <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a1c7624d0fc3e3afd1b59fc43650845d0">yyset_lineno</a> (<span class="keywordtype">int</span> line_number  );
<a name="l00702"></a>00702 
<a name="l00703"></a>00703 <span class="comment">/* Macros after this point can all be overridden by user definitions in</span>
<a name="l00704"></a>00704 <span class="comment"> * section 1.</span>
<a name="l00705"></a>00705 <span class="comment"> */</span>
<a name="l00706"></a>00706 
<a name="l00707"></a>00707 <span class="preprocessor">#ifndef YY_SKIP_YYWRAP</span>
<a name="l00708"></a>00708 <span class="preprocessor"></span><span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#ad35c8efbce4ce6e59d2b4be1d6865e31">yywrap</a> (<span class="keywordtype">void</span> );
<a name="l00710"></a>00710 <span class="preprocessor">#else</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#ad35c8efbce4ce6e59d2b4be1d6865e31">yywrap</a> (<span class="keywordtype">void</span> );
<a name="l00712"></a>00712 <span class="preprocessor">#endif</span>
<a name="l00713"></a>00713 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span>
<a name="l00715"></a>00715     <span class="keyword">static</span> <span class="keywordtype">void</span> yyunput (<span class="keywordtype">int</span> c,<span class="keywordtype">char</span> *buf_ptr  );
<a name="l00716"></a>00716     
<a name="l00717"></a>00717 <span class="preprocessor">#ifndef yytext_ptr</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span> yy_flex_strncpy (<span class="keywordtype">char</span> *,<a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <span class="keywordtype">char</span> *,<span class="keywordtype">int</span> );
<a name="l00719"></a>00719 <span class="preprocessor">#endif</span>
<a name="l00720"></a>00720 <span class="preprocessor"></span>
<a name="l00721"></a>00721 <span class="preprocessor">#ifdef YY_NEED_STRLEN</span>
<a name="l00722"></a>00722 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">int</span> yy_flex_strlen (<a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <span class="keywordtype">char</span> * );
<a name="l00723"></a>00723 <span class="preprocessor">#endif</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span>
<a name="l00725"></a>00725 <span class="preprocessor">#ifndef YY_NO_INPUT</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span>
<a name="l00727"></a>00727 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">int</span> yyinput (<span class="keywordtype">void</span> );
<a name="l00729"></a>00729 <span class="preprocessor">#else</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">int</span> input (<span class="keywordtype">void</span> );
<a name="l00731"></a>00731 <span class="preprocessor">#endif</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span>
<a name="l00733"></a>00733 <span class="preprocessor">#endif</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span>
<a name="l00735"></a>00735 <span class="comment">/* Amount of stuff to slurp up with each read. */</span>
<a name="l00736"></a>00736 <span class="preprocessor">#ifndef YY_READ_BUF_SIZE</span>
<a name="l00737"></a><a class="code" href="verilog__flex_8c.html#aab1491ceccb1c95c14320b2903773a1c">00737</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_READ_BUF_SIZE 8192</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span>
<a name="l00740"></a>00740 <span class="comment">/* Copy whatever the last rule matched to the standard output. */</span>
<a name="l00741"></a>00741 <span class="preprocessor">#ifndef ECHO</span>
<a name="l00742"></a>00742 <span class="preprocessor"></span><span class="comment">/* This used to be an fputs(), but since the string might contain NUL&#39;s,</span>
<a name="l00743"></a>00743 <span class="comment"> * we now use fwrite().</span>
<a name="l00744"></a>00744 <span class="comment"> */</span>
<a name="l00745"></a><a class="code" href="verilog__flex_8c.html#aad1dc60a04a1d8cfc8b3ded13601e361">00745</a> <span class="preprocessor">#define ECHO fwrite( yytext, yyleng, 1, yyout )</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span>
<a name="l00748"></a>00748 <span class="comment">/* Gets input and stuffs it into &quot;buf&quot;.  number of characters read, or YY_NULL,</span>
<a name="l00749"></a>00749 <span class="comment"> * is returned in &quot;result&quot;.</span>
<a name="l00750"></a>00750 <span class="comment"> */</span>
<a name="l00751"></a>00751 <span class="preprocessor">#ifndef YY_INPUT</span>
<a name="l00752"></a><a class="code" href="verilog__flex_8c.html#aacfdca45fa4beb8b06172525a53c424a">00752</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_INPUT(buf,result,max_size) \</span>
<a name="l00753"></a>00753 <span class="preprocessor">        if ( YY_CURRENT_BUFFER_LVALUE-&gt;yy_is_interactive ) \</span>
<a name="l00754"></a>00754 <span class="preprocessor">                { \</span>
<a name="l00755"></a>00755 <span class="preprocessor">                int c = &#39;*&#39;; \</span>
<a name="l00756"></a>00756 <span class="preprocessor">                int n; \</span>
<a name="l00757"></a>00757 <span class="preprocessor">                for ( n = 0; n &lt; max_size &amp;&amp; \</span>
<a name="l00758"></a>00758 <span class="preprocessor">                             (c = getc( yyin )) != EOF &amp;&amp; c != &#39;\n&#39;; ++n ) \</span>
<a name="l00759"></a>00759 <span class="preprocessor">                        buf[n] = (char) c; \</span>
<a name="l00760"></a>00760 <span class="preprocessor">                if ( c == &#39;\n&#39; ) \</span>
<a name="l00761"></a>00761 <span class="preprocessor">                        buf[n++] = (char) c; \</span>
<a name="l00762"></a>00762 <span class="preprocessor">                if ( c == EOF &amp;&amp; ferror( yyin ) ) \</span>
<a name="l00763"></a>00763 <span class="preprocessor">                        YY_FATAL_ERROR( &quot;input in flex scanner failed&quot; ); \</span>
<a name="l00764"></a>00764 <span class="preprocessor">                result = n; \</span>
<a name="l00765"></a>00765 <span class="preprocessor">                } \</span>
<a name="l00766"></a>00766 <span class="preprocessor">        else \</span>
<a name="l00767"></a>00767 <span class="preprocessor">                { \</span>
<a name="l00768"></a>00768 <span class="preprocessor">                errno=0; \</span>
<a name="l00769"></a>00769 <span class="preprocessor">                while ( (result = fread(buf, 1, max_size, yyin))==0 &amp;&amp; ferror(yyin)) \</span>
<a name="l00770"></a>00770 <span class="preprocessor">                        { \</span>
<a name="l00771"></a>00771 <span class="preprocessor">                        if( errno != EINTR) \</span>
<a name="l00772"></a>00772 <span class="preprocessor">                                { \</span>
<a name="l00773"></a>00773 <span class="preprocessor">                                YY_FATAL_ERROR( &quot;input in flex scanner failed&quot; ); \</span>
<a name="l00774"></a>00774 <span class="preprocessor">                                break; \</span>
<a name="l00775"></a>00775 <span class="preprocessor">                                } \</span>
<a name="l00776"></a>00776 <span class="preprocessor">                        errno=0; \</span>
<a name="l00777"></a>00777 <span class="preprocessor">                        clearerr(yyin); \</span>
<a name="l00778"></a>00778 <span class="preprocessor">                        } \</span>
<a name="l00779"></a>00779 <span class="preprocessor">                }\</span>
<a name="l00780"></a>00780 <span class="preprocessor">\</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span>
<a name="l00784"></a>00784 <span class="comment">/* No semi-colon after return; correct usage is to write &quot;yyterminate();&quot; -</span>
<a name="l00785"></a>00785 <span class="comment"> * we don&#39;t want an extra &#39;;&#39; after the &quot;return&quot; because that will cause</span>
<a name="l00786"></a>00786 <span class="comment"> * some compilers to complain about unreachable statements.</span>
<a name="l00787"></a>00787 <span class="comment"> */</span>
<a name="l00788"></a>00788 <span class="preprocessor">#ifndef yyterminate</span>
<a name="l00789"></a><a class="code" href="verilog__flex_8c.html#ac3286b18a2e91b4571b97df96a118e84">00789</a> <span class="preprocessor"></span><span class="preprocessor">#define yyterminate() return YY_NULL</span>
<a name="l00790"></a>00790 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span>
<a name="l00792"></a>00792 <span class="comment">/* Number of entries by which start-condition stack grows. */</span>
<a name="l00793"></a>00793 <span class="preprocessor">#ifndef YY_START_STACK_INCR</span>
<a name="l00794"></a><a class="code" href="verilog__flex_8c.html#a227e75c43b9e0cd41529974230be7e75">00794</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_START_STACK_INCR 25</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span>
<a name="l00797"></a>00797 <span class="comment">/* Report a fatal error. */</span>
<a name="l00798"></a>00798 <span class="preprocessor">#ifndef YY_FATAL_ERROR</span>
<a name="l00799"></a><a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">00799</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_FATAL_ERROR(msg) yy_fatal_error( msg )</span>
<a name="l00800"></a>00800 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00801"></a>00801 <span class="preprocessor"></span>
<a name="l00802"></a>00802 <span class="comment">/* end tables serialization structures and prototypes */</span>
<a name="l00803"></a>00803 
<a name="l00804"></a>00804 <span class="comment">/* Default declaration of generated scanner - a define so the user can</span>
<a name="l00805"></a>00805 <span class="comment"> * easily add parameters.</span>
<a name="l00806"></a>00806 <span class="comment"> */</span>
<a name="l00807"></a>00807 <span class="preprocessor">#ifndef YY_DECL</span>
<a name="l00808"></a><a class="code" href="verilog__flex_8c.html#a7682c8d9cec0859408d2421fbe4a5570">00808</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_DECL_IS_OURS 1</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span>
<a name="l00810"></a>00810 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="verilog__bison_8c.html#a9a7bd1b3d14701eb97c03f3ef34deff1">yylex</a> (<span class="keywordtype">void</span>);
<a name="l00811"></a>00811 
<a name="l00812"></a><a class="code" href="verilog__flex_8c.html#ae5b01ac2fa5a6ad5fb97559638abe686">00812</a> <span class="preprocessor">#define YY_DECL int yylex (void)</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* !YY_DECL */</span>
<a name="l00814"></a>00814 
<a name="l00815"></a>00815 <span class="comment">/* Code executed at the beginning of each rule, after yytext and yyleng</span>
<a name="l00816"></a>00816 <span class="comment"> * have been set up.</span>
<a name="l00817"></a>00817 <span class="comment"> */</span>
<a name="l00818"></a>00818 <span class="preprocessor">#ifndef YY_USER_ACTION</span>
<a name="l00819"></a><a class="code" href="verilog__flex_8c.html#a6198b2fcf96178b24ad4efff2a3debb0">00819</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_USER_ACTION</span>
<a name="l00820"></a>00820 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span>
<a name="l00822"></a>00822 <span class="comment">/* Code executed at the end of each rule. */</span>
<a name="l00823"></a>00823 <span class="preprocessor">#ifndef YY_BREAK</span>
<a name="l00824"></a><a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">00824</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_BREAK break;</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span>
<a name="l00827"></a><a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">00827</a> <span class="preprocessor">#define YY_RULE_SETUP \</span>
<a name="l00828"></a>00828 <span class="preprocessor">        YY_USER_ACTION</span>
<a name="l00829"></a>00829 <span class="preprocessor"></span>
<a name="l00832"></a>00832 <a class="code" href="verilog__flex_8c.html#ae5b01ac2fa5a6ad5fb97559638abe686">YY_DECL</a>
<a name="l00833"></a>00833 {
<a name="l00834"></a>00834         <span class="keyword">register</span> yy_state_type yy_current_state;
<a name="l00835"></a>00835         <span class="keyword">register</span> <span class="keywordtype">char</span> *yy_cp, *yy_bp;
<a name="l00836"></a>00836         <span class="keyword">register</span> <span class="keywordtype">int</span> yy_act;
<a name="l00837"></a>00837     
<a name="l00838"></a>00838 <span class="preprocessor">#line 41 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00839"></a>00839 <span class="preprocessor"></span>
<a name="l00840"></a>00840 
<a name="l00841"></a>00841         <span class="comment">/*     Keywords */</span>
<a name="l00842"></a>00842 <span class="preprocessor">#line 843 &quot;SRC/verilog_flex.c&quot;</span>
<a name="l00843"></a>00843 <span class="preprocessor"></span>
<a name="l00844"></a>00844         <span class="keywordflow">if</span> ( !(yy_init) )
<a name="l00845"></a>00845                 {
<a name="l00846"></a>00846                 (yy_init) = 1;
<a name="l00847"></a>00847 
<a name="l00848"></a>00848 <span class="preprocessor">#ifdef YY_USER_INIT</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span>                YY_USER_INIT;
<a name="l00850"></a>00850 <span class="preprocessor">#endif</span>
<a name="l00851"></a>00851 <span class="preprocessor"></span>
<a name="l00852"></a>00852                 <span class="keywordflow">if</span> ( ! (yy_start) )
<a name="l00853"></a>00853                         (yy_start) = 1; <span class="comment">/* first start state */</span>
<a name="l00854"></a>00854 
<a name="l00855"></a>00855                 <span class="keywordflow">if</span> ( ! <a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a> )
<a name="l00856"></a>00856                         <a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a> = stdin;
<a name="l00857"></a>00857 
<a name="l00858"></a>00858                 <span class="keywordflow">if</span> ( ! <a class="code" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">yyout</a> )
<a name="l00859"></a>00859                         <a class="code" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">yyout</a> = stdout;
<a name="l00860"></a>00860 
<a name="l00861"></a>00861                 <span class="keywordflow">if</span> ( ! <a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a> ) {
<a name="l00862"></a>00862                         yyensure_buffer_stack ();
<a name="l00863"></a>00863                         <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a> =
<a name="l00864"></a>00864                                 <a class="code" href="verilog__flex_8c.html#a5bc6f1a5f7812508f425b08283f13ae8">yy_create_buffer</a>(<a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>,<a class="code" href="verilog__flex_8c.html#ae7e51116e747d3390e7a6cfc6532834c">YY_BUF_SIZE</a> );
<a name="l00865"></a>00865                 }
<a name="l00866"></a>00866 
<a name="l00867"></a>00867                 yy_load_buffer_state( );
<a name="l00868"></a>00868                 }
<a name="l00869"></a>00869 
<a name="l00870"></a>00870         <span class="keywordflow">while</span> ( 1 )             <span class="comment">/* loops until end-of-file is reached */</span>
<a name="l00871"></a>00871                 {
<a name="l00872"></a>00872                 yy_cp = (yy_c_buf_p);
<a name="l00873"></a>00873 
<a name="l00874"></a>00874                 <span class="comment">/* Support of yytext. */</span>
<a name="l00875"></a>00875                 *yy_cp = (yy_hold_char);
<a name="l00876"></a>00876 
<a name="l00877"></a>00877                 <span class="comment">/* yy_bp points to the position in yy_ch_buf of the start of</span>
<a name="l00878"></a>00878 <span class="comment">                 * the current run.</span>
<a name="l00879"></a>00879 <span class="comment">                 */</span>
<a name="l00880"></a>00880                 yy_bp = yy_cp;
<a name="l00881"></a>00881 
<a name="l00882"></a>00882                 yy_current_state = (yy_start);
<a name="l00883"></a>00883 yy_match:
<a name="l00884"></a>00884                 <span class="keywordflow">do</span>
<a name="l00885"></a>00885                         {
<a name="l00886"></a>00886                         <span class="keyword">register</span> <a class="code" href="verilog__flex_8c.html#a1f324b3cb0839eeb90145f0274e6946e">YY_CHAR</a> yy_c = yy_ec[<a class="code" href="verilog__flex_8c.html#af1185350b7a92cf8aa5324c68850c8a6">YY_SC_TO_UI</a>(*yy_cp)];
<a name="l00887"></a>00887                         <span class="keywordflow">if</span> ( yy_accept[yy_current_state] )
<a name="l00888"></a>00888                                 {
<a name="l00889"></a>00889                                 (yy_last_accepting_state) = yy_current_state;
<a name="l00890"></a>00890                                 (yy_last_accepting_cpos) = yy_cp;
<a name="l00891"></a>00891                                 }
<a name="l00892"></a>00892                         <span class="keywordflow">while</span> ( yy_chk[yy_base[yy_current_state] + yy_c] != yy_current_state )
<a name="l00893"></a>00893                                 {
<a name="l00894"></a>00894                                 yy_current_state = (int) yy_def[yy_current_state];
<a name="l00895"></a>00895                                 <span class="keywordflow">if</span> ( yy_current_state &gt;= 276 )
<a name="l00896"></a>00896                                         yy_c = yy_meta[(<span class="keywordtype">unsigned</span> int) yy_c];
<a name="l00897"></a>00897                                 }
<a name="l00898"></a>00898                         yy_current_state = yy_nxt[yy_base[yy_current_state] + (<span class="keywordtype">unsigned</span> int) yy_c];
<a name="l00899"></a>00899                         ++yy_cp;
<a name="l00900"></a>00900                         }
<a name="l00901"></a>00901                 <span class="keywordflow">while</span> ( yy_base[yy_current_state] != 308 );
<a name="l00902"></a>00902 
<a name="l00903"></a>00903 yy_find_action:
<a name="l00904"></a>00904                 yy_act = yy_accept[yy_current_state];
<a name="l00905"></a>00905                 <span class="keywordflow">if</span> ( yy_act == 0 )
<a name="l00906"></a>00906                         { <span class="comment">/* have to back up */</span>
<a name="l00907"></a>00907                         yy_cp = (yy_last_accepting_cpos);
<a name="l00908"></a>00908                         yy_current_state = (yy_last_accepting_state);
<a name="l00909"></a>00909                         yy_act = yy_accept[yy_current_state];
<a name="l00910"></a>00910                         }
<a name="l00911"></a>00911 
<a name="l00912"></a>00912                 <a class="code" href="verilog__flex_8c.html#acc3486d769af4e4b2820346a0093cc79">YY_DO_BEFORE_ACTION</a>;
<a name="l00913"></a>00913 
<a name="l00914"></a>00914 do_action:      <span class="comment">/* This label is used only to access EOF actions. */</span>
<a name="l00915"></a>00915 
<a name="l00916"></a>00916                 <span class="keywordflow">switch</span> ( yy_act )
<a name="l00917"></a>00917         { <span class="comment">/* beginning of action switch */</span>
<a name="l00918"></a>00918                         <span class="keywordflow">case</span> 0: <span class="comment">/* must back up */</span>
<a name="l00919"></a>00919                         <span class="comment">/* undo the effects of YY_DO_BEFORE_ACTION */</span>
<a name="l00920"></a>00920                         *yy_cp = (yy_hold_char);
<a name="l00921"></a>00921                         yy_cp = (yy_last_accepting_cpos);
<a name="l00922"></a>00922                         yy_current_state = (yy_last_accepting_state);
<a name="l00923"></a>00923                         <span class="keywordflow">goto</span> yy_find_action;
<a name="l00924"></a>00924 
<a name="l00925"></a>00925 <span class="keywordflow">case</span> 1:
<a name="l00926"></a>00926 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00927"></a>00927 <span class="preprocessor">#line 44 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00928"></a>00928 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#afb168011da6c897370cff703f3a13771">vALWAYS</a>;}
<a name="l00929"></a>00929         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00930"></a>00930 <span class="keywordflow">case</span> 2:
<a name="l00931"></a>00931 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00932"></a>00932 <span class="preprocessor">#line 45 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#aea6b0968dfa05b3d2c85559f42cd3b34">vAND</a>;}
<a name="l00934"></a>00934         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00935"></a>00935 <span class="keywordflow">case</span> 3:
<a name="l00936"></a>00936 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00937"></a>00937 <span class="preprocessor">#line 46 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00938"></a>00938 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a02dc04aec9e738e2571af00c533d4988">vASSIGN</a>;}
<a name="l00939"></a>00939         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00940"></a>00940 <span class="keywordflow">case</span> 4:
<a name="l00941"></a>00941 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00942"></a>00942 <span class="preprocessor">#line 47 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00943"></a>00943 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a97e7cded8c641a24e9017fe36419b2cc">vBEGIN</a>;}
<a name="l00944"></a>00944         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00945"></a>00945 <span class="keywordflow">case</span> 5:
<a name="l00946"></a>00946 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00947"></a>00947 <span class="preprocessor">#line 48 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l00949"></a>00949         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00950"></a>00950 <span class="keywordflow">case</span> 6:
<a name="l00951"></a>00951 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00952"></a>00952 <span class="preprocessor">#line 49 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00953"></a>00953 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#accfe2c9517d23d913bcb2c835cbaf22f">vCASE</a>;}
<a name="l00954"></a>00954         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00955"></a>00955 <span class="keywordflow">case</span> 7:
<a name="l00956"></a>00956 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00957"></a>00957 <span class="preprocessor">#line 50 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l00959"></a>00959         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00960"></a>00960 <span class="keywordflow">case</span> 8:
<a name="l00961"></a>00961 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00962"></a>00962 <span class="preprocessor">#line 51 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00963"></a>00963 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l00964"></a>00964         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00965"></a>00965 <span class="keywordflow">case</span> 9:
<a name="l00966"></a>00966 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00967"></a>00967 <span class="preprocessor">#line 52 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a048bd668e352689416f76d1075fbd357">vDEFAULT</a>;}
<a name="l00969"></a>00969         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00970"></a>00970 <span class="keywordflow">case</span> 10:
<a name="l00971"></a>00971 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00972"></a>00972 <span class="preprocessor">#line 53 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a93ee1371092a48b3e9b90cd5c7583584">vDEFINE</a>;}
<a name="l00974"></a>00974         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00975"></a>00975 <span class="keywordflow">case</span> 11:
<a name="l00976"></a>00976 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00977"></a>00977 <span class="preprocessor">#line 54 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l00979"></a>00979         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00980"></a>00980 <span class="keywordflow">case</span> 12:
<a name="l00981"></a>00981 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00982"></a>00982 <span class="preprocessor">#line 55 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l00984"></a>00984         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00985"></a>00985 <span class="keywordflow">case</span> 13:
<a name="l00986"></a>00986 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00987"></a>00987 <span class="preprocessor">#line 56 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l00989"></a>00989         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00990"></a>00990 <span class="keywordflow">case</span> 14:
<a name="l00991"></a>00991 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00992"></a>00992 <span class="preprocessor">#line 57 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00993"></a>00993 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#ac359b37574357586676fd519bf3c5a17">vELSE</a>;}
<a name="l00994"></a>00994         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l00995"></a>00995 <span class="keywordflow">case</span> 15:
<a name="l00996"></a>00996 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l00997"></a>00997 <span class="preprocessor">#line 58 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a74b916278e7f8da382b5c1d3050533f3">vEND</a>;}
<a name="l00999"></a>00999         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01000"></a>01000 <span class="keywordflow">case</span> 16:
<a name="l01001"></a>01001 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01002"></a>01002 <span class="preprocessor">#line 59 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01003"></a>01003 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a614ae896d4aab0ad5ad8321f24e6c83b">vENDCASE</a>;}
<a name="l01004"></a>01004         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01005"></a>01005 <span class="keywordflow">case</span> 17:
<a name="l01006"></a>01006 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01007"></a>01007 <span class="preprocessor">#line 60 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01009"></a>01009         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01010"></a>01010 <span class="keywordflow">case</span> 18:
<a name="l01011"></a>01011 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01012"></a>01012 <span class="preprocessor">#line 61 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a6f72510b3b643b878d26861e342a803e">vENDMODULE</a>;}
<a name="l01014"></a>01014         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01015"></a>01015 <span class="keywordflow">case</span> 19:
<a name="l01016"></a>01016 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01017"></a>01017 <span class="preprocessor">#line 62 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01018"></a>01018 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01019"></a>01019         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01020"></a>01020 <span class="keywordflow">case</span> 20:
<a name="l01021"></a>01021 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01022"></a>01022 <span class="preprocessor">#line 63 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01024"></a>01024         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01025"></a>01025 <span class="keywordflow">case</span> 21:
<a name="l01026"></a>01026 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01027"></a>01027 <span class="preprocessor">#line 64 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01028"></a>01028 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01029"></a>01029         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01030"></a>01030 <span class="keywordflow">case</span> 22:
<a name="l01031"></a>01031 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01032"></a>01032 <span class="preprocessor">#line 65 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01034"></a>01034         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01035"></a>01035 <span class="keywordflow">case</span> 23:
<a name="l01036"></a>01036 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01037"></a>01037 <span class="preprocessor">#line 66 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01038"></a>01038 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a4cef0cdd08c82c8d36dde20f4da0ffab">vIF</a>;}
<a name="l01039"></a>01039         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01040"></a>01040 <span class="keywordflow">case</span> 24:
<a name="l01041"></a>01041 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01042"></a>01042 <span class="preprocessor">#line 67 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01043"></a>01043 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01044"></a>01044         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01045"></a>01045 <span class="keywordflow">case</span> 25:
<a name="l01046"></a>01046 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01047"></a>01047 <span class="preprocessor">#line 68 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01048"></a>01048 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a2d3caaf175e26a9ec842e0c8f49f288c">vINOUT</a>;}
<a name="l01049"></a>01049         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01050"></a>01050 <span class="keywordflow">case</span> 26:
<a name="l01051"></a>01051 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01052"></a>01052 <span class="preprocessor">#line 69 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01053"></a>01053 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#afa2a733060c2e2d94dd8e36c650bd356">vINPUT</a>;}
<a name="l01054"></a>01054         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01055"></a>01055 <span class="keywordflow">case</span> 27:
<a name="l01056"></a>01056 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01057"></a>01057 <span class="preprocessor">#line 70 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01058"></a>01058 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01059"></a>01059         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01060"></a>01060 <span class="keywordflow">case</span> 28:
<a name="l01061"></a>01061 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01062"></a>01062 <span class="preprocessor">#line 71 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01063"></a>01063 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01064"></a>01064         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01065"></a>01065 <span class="keywordflow">case</span> 29:
<a name="l01066"></a>01066 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01067"></a>01067 <span class="preprocessor">#line 72 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#ac931177bac8fd3c661f6b1859be017a9">vMODULE</a>;}
<a name="l01069"></a>01069         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01070"></a>01070 <span class="keywordflow">case</span> 30:
<a name="l01071"></a>01071 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01072"></a>01072 <span class="preprocessor">#line 73 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01073"></a>01073 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a3f81f3900f88f9894183518c22d072bf">vNAND</a>;}
<a name="l01074"></a>01074         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01075"></a>01075 <span class="keywordflow">case</span> 31:
<a name="l01076"></a>01076 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01077"></a>01077 <span class="preprocessor">#line 74 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a594264291edf35afb31f59f659e6a595">vNEGEDGE</a>;}
<a name="l01079"></a>01079         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01080"></a>01080 <span class="keywordflow">case</span> 32:
<a name="l01081"></a>01081 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01082"></a>01082 <span class="preprocessor">#line 75 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01083"></a>01083 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#acffe1ef021a7a2a86f298599e9dec7eb">vNOR</a>;}
<a name="l01084"></a>01084         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01085"></a>01085 <span class="keywordflow">case</span> 33:
<a name="l01086"></a>01086 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01087"></a>01087 <span class="preprocessor">#line 76 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a2cc47f818574257888fae4aeca8b8e59">vNOT</a>;}
<a name="l01089"></a>01089         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01090"></a>01090 <span class="keywordflow">case</span> 34:
<a name="l01091"></a>01091 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01092"></a>01092 <span class="preprocessor">#line 77 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01093"></a>01093 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a47e61309d853623e51ad9e33b965db7e">vOR</a>;}
<a name="l01094"></a>01094         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01095"></a>01095 <span class="keywordflow">case</span> 35:
<a name="l01096"></a>01096 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01097"></a>01097 <span class="preprocessor">#line 78 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01098"></a>01098 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#ad66cdf4d5bd2bed26badd81015b62923">vOUTPUT</a>;}
<a name="l01099"></a>01099         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01100"></a>01100 <span class="keywordflow">case</span> 36:
<a name="l01101"></a>01101 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01102"></a>01102 <span class="preprocessor">#line 79 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#ac02962adb1f077ba74bf152163d7c7f6">vPARAMETER</a>;}
<a name="l01104"></a>01104         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01105"></a>01105 <span class="keywordflow">case</span> 37:
<a name="l01106"></a>01106 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01107"></a>01107 <span class="preprocessor">#line 80 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#ae0ec2fb07afd17c90dae5feb7eae4494">vPOSEDGE</a>;}
<a name="l01109"></a>01109         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01110"></a>01110 <span class="keywordflow">case</span> 38:
<a name="l01111"></a>01111 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01112"></a>01112 <span class="preprocessor">#line 81 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01113"></a>01113 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a683ab325a81b46bcb7bd6932c30ece2c">vREG</a>;}
<a name="l01114"></a>01114         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01115"></a>01115 <span class="keywordflow">case</span> 39:
<a name="l01116"></a>01116 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01117"></a>01117 <span class="preprocessor">#line 82 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01119"></a>01119         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01120"></a>01120 <span class="keywordflow">case</span> 40:
<a name="l01121"></a>01121 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01122"></a>01122 <span class="preprocessor">#line 83 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01123"></a>01123 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01124"></a>01124         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01125"></a>01125 <span class="keywordflow">case</span> 41:
<a name="l01126"></a>01126 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01127"></a>01127 <span class="preprocessor">#line 84 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01128"></a>01128 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01129"></a>01129         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01130"></a>01130 <span class="keywordflow">case</span> 42:
<a name="l01131"></a>01131 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01132"></a>01132 <span class="preprocessor">#line 85 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01134"></a>01134         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01135"></a>01135 <span class="keywordflow">case</span> 43:
<a name="l01136"></a>01136 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01137"></a>01137 <span class="preprocessor">#line 86 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01138"></a>01138 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01139"></a>01139         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01140"></a>01140 <span class="keywordflow">case</span> 44:
<a name="l01141"></a>01141 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01142"></a>01142 <span class="preprocessor">#line 87 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01144"></a>01144         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01145"></a>01145 <span class="keywordflow">case</span> 45:
<a name="l01146"></a>01146 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01147"></a>01147 <span class="preprocessor">#line 88 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01148"></a>01148 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01149"></a>01149         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01150"></a>01150 <span class="keywordflow">case</span> 46:
<a name="l01151"></a>01151 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01152"></a>01152 <span class="preprocessor">#line 89 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01154"></a>01154         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01155"></a>01155 <span class="keywordflow">case</span> 47:
<a name="l01156"></a>01156 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01157"></a>01157 <span class="preprocessor">#line 90 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9e55c4169707070fcd69b364abb4b81e">vNOT_SUPPORT</a>;}
<a name="l01159"></a>01159         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01160"></a>01160 <span class="keywordflow">case</span> 48:
<a name="l01161"></a>01161 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01162"></a>01162 <span class="preprocessor">#line 91 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01163"></a>01163 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a18cf59ea039df75fa09b67c5a5315043">vWIRE</a>;}
<a name="l01164"></a>01164         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01165"></a>01165 <span class="keywordflow">case</span> 49:
<a name="l01166"></a>01166 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01167"></a>01167 <span class="preprocessor">#line 92 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01168"></a>01168 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9a7f7cb3f26a3bf2c3b5ca68352c93c3">vXNOR</a>;}
<a name="l01169"></a>01169         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01170"></a>01170 <span class="keywordflow">case</span> 50:
<a name="l01171"></a>01171 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01172"></a>01172 <span class="preprocessor">#line 93 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a1d27a3728d00259d61203f4fb70ee8b6">vXOR</a>;}
<a name="l01174"></a>01174         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01175"></a>01175 <span class="comment">/* Operators */</span>
<a name="l01176"></a>01176 <span class="keywordflow">case</span> 51:
<a name="l01177"></a>01177 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01178"></a>01178 <span class="preprocessor">#line 96 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01179"></a>01179 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a207dae40465e59195dba9cf1f5b478be">voANDAND</a>;}
<a name="l01180"></a>01180         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01181"></a>01181 <span class="keywordflow">case</span> 52:
<a name="l01182"></a>01182 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01183"></a>01183 <span class="preprocessor">#line 97 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#af7685ce472d8624dfd53f5676aba3b49">voOROR</a>;}
<a name="l01185"></a>01185         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01186"></a>01186 <span class="keywordflow">case</span> 53:
<a name="l01187"></a>01187 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01188"></a>01188 <span class="preprocessor">#line 98 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#ace2e506449bbead9a2e4369162ecd6ad">voLTE</a>;}
<a name="l01190"></a>01190         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01191"></a>01191 <span class="keywordflow">case</span> 54:
<a name="l01192"></a>01192 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01193"></a>01193 <span class="preprocessor">#line 99 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a329aefbb5d0c2205eb9adffacab9450c">voGTE</a>;}
<a name="l01195"></a>01195         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01196"></a>01196 <span class="keywordflow">case</span> 55:
<a name="l01197"></a>01197 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01198"></a>01198 <span class="preprocessor">#line 100 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a7264e77cfff167195f9f70abb14ad413">voSLEFT</a>;}
<a name="l01200"></a>01200         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01201"></a>01201 <span class="keywordflow">case</span> 56:
<a name="l01202"></a>01202 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01203"></a>01203 <span class="preprocessor">#line 101 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a316cb25801aeaaf953f8a5eb45b878b5">voSRIGHT</a>;}
<a name="l01205"></a>01205         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01206"></a>01206 <span class="keywordflow">case</span> 57:
<a name="l01207"></a>01207 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01208"></a>01208 <span class="preprocessor">#line 102 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#af96c6283dbd7d205f3c89cb26e5a6734">voEQUAL</a>;}
<a name="l01210"></a>01210         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01211"></a>01211 <span class="keywordflow">case</span> 58:
<a name="l01212"></a>01212 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01213"></a>01213 <span class="preprocessor">#line 103 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01214"></a>01214 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a5f19474d001b5a6a7a893db546a8988e">voNOTEQUAL</a>;}
<a name="l01215"></a>01215         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01216"></a>01216 <span class="keywordflow">case</span> 59:
<a name="l01217"></a>01217 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01218"></a>01218 <span class="preprocessor">#line 104 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#aad74886b44a91519f7770a020512f088">voCASEEQUAL</a>;}
<a name="l01220"></a>01220         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01221"></a>01221 <span class="keywordflow">case</span> 60:
<a name="l01222"></a>01222 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01223"></a>01223 <span class="preprocessor">#line 105 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01224"></a>01224 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a45f5923898560ab4db270e38a3f8236c">voCASENOTEQUAL</a>;}
<a name="l01225"></a>01225         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01226"></a>01226 <span class="keywordflow">case</span> 61:
<a name="l01227"></a>01227 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01228"></a>01228 <span class="preprocessor">#line 106 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#ad2dad66f57f041df045fc93f82238faa">voXNOR</a>;}
<a name="l01230"></a>01230         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01231"></a>01231 <span class="keywordflow">case</span> 62:
<a name="l01232"></a>01232 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01233"></a>01233 <span class="preprocessor">#line 107 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01234"></a>01234 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#ad2dad66f57f041df045fc93f82238faa">voXNOR</a>;}
<a name="l01235"></a>01235         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01236"></a>01236 <span class="keywordflow">case</span> 63:
<a name="l01237"></a>01237 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01238"></a>01238 <span class="preprocessor">#line 108 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01239"></a>01239 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#ae1fd8eca21c23c0adc954748da6c52c7">voNAND</a>;}
<a name="l01240"></a>01240         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01241"></a>01241 <span class="keywordflow">case</span> 64:
<a name="l01242"></a>01242 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01243"></a>01243 <span class="preprocessor">#line 109 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#a9b4f28231a08a31cae231650eab9e45d">voNOR</a>;}
<a name="l01245"></a>01245         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01246"></a>01246 <span class="keywordflow">case</span> 65:
<a name="l01247"></a>01247 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01248"></a>01248 <span class="preprocessor">#line 111 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <a class="code" href="verilog__bison_8c.html#a539b86ee4bb46824a194f22eb69903d9">yylval</a>.<a class="code" href="union_y_y_s_t_y_p_e.html#a59b6fdb3b9f06e5872b9ab079667b155">id_name</a> = strdup(yytext); <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#ad31ee16ac6caaaceddda062ed8a7ecc7">vSYMBOL_ID</a>; }
<a name="l01250"></a>01250         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01251"></a>01251 <span class="keywordflow">case</span> 66:
<a name="l01252"></a>01252 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01253"></a>01253 <span class="preprocessor">#line 112 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01254"></a>01254 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <a class="code" href="verilog__bison_8c.html#a539b86ee4bb46824a194f22eb69903d9">yylval</a>.<a class="code" href="union_y_y_s_t_y_p_e.html#a59b6fdb3b9f06e5872b9ab079667b155">id_name</a> = strdup(yytext); <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#ad31ee16ac6caaaceddda062ed8a7ecc7">vSYMBOL_ID</a>; }
<a name="l01255"></a>01255         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01256"></a>01256 <span class="keywordflow">case</span> 67:
<a name="l01257"></a>01257 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01258"></a>01258 <span class="preprocessor">#line 113 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <a class="code" href="verilog__bison_8c.html#a539b86ee4bb46824a194f22eb69903d9">yylval</a>.<a class="code" href="union_y_y_s_t_y_p_e.html#aa4b898179d524df623efcf0b5e3f782f">num_value</a> = strdup(yytext); <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#aacd1272f070d661e55ba25bc19dcd836">vNUMBER_ID</a>; }
<a name="l01260"></a>01260         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01261"></a>01261 <span class="keywordflow">case</span> 68:
<a name="l01262"></a>01262 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01263"></a>01263 <span class="preprocessor">#line 114 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01264"></a>01264 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <a class="code" href="verilog__bison_8c.html#a539b86ee4bb46824a194f22eb69903d9">yylval</a>.<a class="code" href="union_y_y_s_t_y_p_e.html#aa4b898179d524df623efcf0b5e3f782f">num_value</a> = strdup(yytext); <span class="keywordflow">return</span> <a class="code" href="verilog__bison_8c.html#aacd1272f070d661e55ba25bc19dcd836">vNUMBER_ID</a>; }
<a name="l01265"></a>01265         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01266"></a>01266 <span class="comment">/* return operators */</span>
<a name="l01267"></a>01267 <span class="keywordflow">case</span> 69:
<a name="l01268"></a>01268 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01269"></a>01269 <span class="preprocessor">#line 117 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01270"></a>01270 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">return</span> yytext[0]; }
<a name="l01271"></a>01271         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01272"></a>01272 <span class="comment">/* general stuff */</span>
<a name="l01273"></a>01273 <span class="keywordflow">case</span> 70:
<a name="l01274"></a>01274 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01275"></a>01275 <span class="preprocessor">#line 120 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span>{ <span class="comment">/* ignore spaces */</span> <span class="keywordflow">continue</span>; }
<a name="l01277"></a>01277         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01278"></a>01278 <span class="keywordflow">case</span> 71:
<a name="l01279"></a>01279 <span class="comment">/* rule 71 can match eol */</span>
<a name="l01280"></a>01280 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01281"></a>01281 <span class="preprocessor">#line 121 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01282"></a>01282 <span class="preprocessor"></span>{<span class="comment">/* catch lines */</span> yylineno++; <span class="keywordflow">continue</span>; }
<a name="l01283"></a>01283         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01284"></a>01284 <span class="comment">/* Get the comments */</span>
<a name="l01285"></a>01285 <span class="keywordflow">case</span> 72:
<a name="l01286"></a>01286 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01287"></a>01287 <span class="preprocessor">#line 124 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span>{ <span class="comment">/* catch comments */</span> <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <a class="code" href="verilog__flex_8c.html#ab766bbbee08d04b67e3fe599d6900873">BEGIN</a> <a class="code" href="verilog__flex_8c.html#a180f5b3835bdbfc11b353fd2af5c8659">COMMENT</a>; <span class="keywordflow">continue</span>; <span class="comment">/* means to go into a state where we eat everything for comments*/</span> }
<a name="l01289"></a>01289         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01290"></a>01290 <span class="keywordflow">case</span> 73:
<a name="l01291"></a>01291 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01292"></a>01292 <span class="preprocessor">#line 125 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01293"></a>01293 <span class="preprocessor"></span>{ <span class="keywordflow">continue</span>; }
<a name="l01294"></a>01294         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01295"></a>01295 <span class="keywordflow">case</span> 74:
<a name="l01296"></a>01296 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01297"></a>01297 <span class="preprocessor">#line 126 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#ab766bbbee08d04b67e3fe599d6900873">BEGIN</a> 0; <span class="keywordflow">continue</span>; }
<a name="l01299"></a>01299         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01300"></a>01300 <span class="keywordflow">case</span> 75:
<a name="l01301"></a>01301 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01302"></a>01302 <span class="preprocessor">#line 127 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01303"></a>01303 <span class="preprocessor"></span>{ <a class="code" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>; <span class="keywordflow">continue</span>; }  
<a name="l01304"></a>01304         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01305"></a>01305 <span class="keywordflow">case</span> 76:
<a name="l01306"></a>01306 <span class="comment">/* rule 76 can match eol */</span>
<a name="l01307"></a>01307 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01308"></a>01308 <span class="preprocessor">#line 129 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span>{ printf(<span class="stringliteral">&quot;Missing verilog.l rule: Default rule invoked in state %d: %s\n&quot;</span>, <a class="code" href="verilog__flex_8c.html#a8e14785f9eab7a997d659b25af9584c5">YY_START</a>, yytext); }
<a name="l01310"></a>01310         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01311"></a>01311 <span class="keywordflow">case</span> 77:
<a name="l01312"></a>01312 <a class="code" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>
<a name="l01313"></a>01313 <span class="preprocessor">#line 130 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l01314"></a>01314 <span class="preprocessor"></span><a class="code" href="verilog__flex_8c.html#aad1dc60a04a1d8cfc8b3ded13601e361">ECHO</a>;
<a name="l01315"></a>01315         <a class="code" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>
<a name="l01316"></a>01316 <span class="preprocessor">#line 1317 &quot;SRC/verilog_flex.c&quot;</span>
<a name="l01317"></a>01317 <span class="preprocessor"></span><span class="keywordflow">case</span> <a class="code" href="verilog__flex_8c.html#ab3077e60914fc54dcc55ecae1ce9700b">YY_STATE_EOF</a>(<a class="code" href="verilog__flex_8c.html#aa3d063564f6ab16f6d408b8369d0e9ff">INITIAL</a>):
<a name="l01318"></a>01318 <span class="keywordflow">case</span> <a class="code" href="verilog__flex_8c.html#ab3077e60914fc54dcc55ecae1ce9700b">YY_STATE_EOF</a>(<a class="code" href="verilog__flex_8c.html#a180f5b3835bdbfc11b353fd2af5c8659">COMMENT</a>):
<a name="l01319"></a>01319         <a class="code" href="verilog__flex_8c.html#ac3286b18a2e91b4571b97df96a118e84">yyterminate</a>();
<a name="l01320"></a>01320 
<a name="l01321"></a>01321         <span class="keywordflow">case</span> <a class="code" href="verilog__flex_8c.html#ab2708fd42cff29ce6a0a52b91bea40d1">YY_END_OF_BUFFER</a>:
<a name="l01322"></a>01322                 {
<a name="l01323"></a>01323                 <span class="comment">/* Amount of text matched not including the EOB char. */</span>
<a name="l01324"></a>01324                 <span class="keywordtype">int</span> yy_amount_of_matched_text = (int) (yy_cp - (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>)) - 1;
<a name="l01325"></a>01325 
<a name="l01326"></a>01326                 <span class="comment">/* Undo the effects of YY_DO_BEFORE_ACTION. */</span>
<a name="l01327"></a>01327                 *yy_cp = (yy_hold_char);
<a name="l01328"></a>01328                 <a class="code" href="verilog__flex_8c.html#a56858d18c7eda4f53664496ef566f651">YY_RESTORE_YY_MORE_OFFSET</a>
<a name="l01329"></a>01329 
<a name="l01330"></a>01330                 <span class="keywordflow">if</span> ( <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_buffer_status == <a class="code" href="verilog__flex_8c.html#a53579db42834b88199458993912c646d">YY_BUFFER_NEW</a> )
<a name="l01331"></a>01331                         {
<a name="l01332"></a>01332                         <span class="comment">/* We&#39;re scanning a new file or input source.  It&#39;s</span>
<a name="l01333"></a>01333 <span class="comment">                         * possible that this happened because the user</span>
<a name="l01334"></a>01334 <span class="comment">                         * just pointed yyin at a new source and called</span>
<a name="l01335"></a>01335 <span class="comment">                         * yylex().  If so, then we have to assure</span>
<a name="l01336"></a>01336 <span class="comment">                         * consistency between YY_CURRENT_BUFFER and our</span>
<a name="l01337"></a>01337 <span class="comment">                         * globals.  Here is the right place to do so, because</span>
<a name="l01338"></a>01338 <span class="comment">                         * this is the first action (other than possibly a</span>
<a name="l01339"></a>01339 <span class="comment">                         * back-up) that will match for the new input source.</span>
<a name="l01340"></a>01340 <span class="comment">                         */</span>
<a name="l01341"></a>01341                         (yy_n_chars) = <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_n_chars;
<a name="l01342"></a>01342                         <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_input_file = <a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>;
<a name="l01343"></a>01343                         <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_buffer_status = <a class="code" href="verilog__flex_8c.html#a609d19f40900ecc2a5f812d9388c21fb">YY_BUFFER_NORMAL</a>;
<a name="l01344"></a>01344                         }
<a name="l01345"></a>01345 
<a name="l01346"></a>01346                 <span class="comment">/* Note that here we test for yy_c_buf_p &quot;&lt;=&quot; to the position</span>
<a name="l01347"></a>01347 <span class="comment">                 * of the first EOB in the buffer, since yy_c_buf_p will</span>
<a name="l01348"></a>01348 <span class="comment">                 * already have been incremented past the NUL character</span>
<a name="l01349"></a>01349 <span class="comment">                 * (since all states make transitions on EOB to the</span>
<a name="l01350"></a>01350 <span class="comment">                 * end-of-buffer state).  Contrast this with the test</span>
<a name="l01351"></a>01351 <span class="comment">                 * in input().</span>
<a name="l01352"></a>01352 <span class="comment">                 */</span>
<a name="l01353"></a>01353                 <span class="keywordflow">if</span> ( (yy_c_buf_p) &lt;= &amp;<a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf[(yy_n_chars)] )
<a name="l01354"></a>01354                         { <span class="comment">/* This was really a NUL. */</span>
<a name="l01355"></a>01355                         yy_state_type yy_next_state;
<a name="l01356"></a>01356 
<a name="l01357"></a>01357                         (yy_c_buf_p) = (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) + yy_amount_of_matched_text;
<a name="l01358"></a>01358 
<a name="l01359"></a>01359                         yy_current_state = yy_get_previous_state(  );
<a name="l01360"></a>01360 
<a name="l01361"></a>01361                         <span class="comment">/* Okay, we&#39;re now positioned to make the NUL</span>
<a name="l01362"></a>01362 <span class="comment">                         * transition.  We couldn&#39;t have</span>
<a name="l01363"></a>01363 <span class="comment">                         * yy_get_previous_state() go ahead and do it</span>
<a name="l01364"></a>01364 <span class="comment">                         * for us because it doesn&#39;t know how to deal</span>
<a name="l01365"></a>01365 <span class="comment">                         * with the possibility of jamming (and we don&#39;t</span>
<a name="l01366"></a>01366 <span class="comment">                         * want to build jamming into it because then it</span>
<a name="l01367"></a>01367 <span class="comment">                         * will run more slowly).</span>
<a name="l01368"></a>01368 <span class="comment">                         */</span>
<a name="l01369"></a>01369 
<a name="l01370"></a>01370                         yy_next_state = yy_try_NUL_trans( yy_current_state );
<a name="l01371"></a>01371 
<a name="l01372"></a>01372                         yy_bp = (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) + <a class="code" href="verilog__flex_8c.html#a68792d73820bc46a71d3d4e613f0b977">YY_MORE_ADJ</a>;
<a name="l01373"></a>01373 
<a name="l01374"></a>01374                         <span class="keywordflow">if</span> ( yy_next_state )
<a name="l01375"></a>01375                                 {
<a name="l01376"></a>01376                                 <span class="comment">/* Consume the NUL. */</span>
<a name="l01377"></a>01377                                 yy_cp = ++(yy_c_buf_p);
<a name="l01378"></a>01378                                 yy_current_state = yy_next_state;
<a name="l01379"></a>01379                                 <span class="keywordflow">goto</span> yy_match;
<a name="l01380"></a>01380                                 }
<a name="l01381"></a>01381 
<a name="l01382"></a>01382                         <span class="keywordflow">else</span>
<a name="l01383"></a>01383                                 {
<a name="l01384"></a>01384                                 yy_cp = (yy_c_buf_p);
<a name="l01385"></a>01385                                 <span class="keywordflow">goto</span> yy_find_action;
<a name="l01386"></a>01386                                 }
<a name="l01387"></a>01387                         }
<a name="l01388"></a>01388 
<a name="l01389"></a>01389                 <span class="keywordflow">else</span> <span class="keywordflow">switch</span> ( yy_get_next_buffer(  ) )
<a name="l01390"></a>01390                         {
<a name="l01391"></a>01391                         <span class="keywordflow">case</span> <a class="code" href="verilog__flex_8c.html#a7f71d7fa2c403eb4b2f38cb9536f3c63">EOB_ACT_END_OF_FILE</a>:
<a name="l01392"></a>01392                                 {
<a name="l01393"></a>01393                                 (yy_did_buffer_switch_on_eof) = 0;
<a name="l01394"></a>01394 
<a name="l01395"></a>01395                                 <span class="keywordflow">if</span> ( <a class="code" href="verilog__bison_8c.html#ad35c8efbce4ce6e59d2b4be1d6865e31">yywrap</a>( ) )
<a name="l01396"></a>01396                                         {
<a name="l01397"></a>01397                                         <span class="comment">/* Note: because we&#39;ve taken care in</span>
<a name="l01398"></a>01398 <span class="comment">                                         * yy_get_next_buffer() to have set up</span>
<a name="l01399"></a>01399 <span class="comment">                                         * yytext, we can now set up</span>
<a name="l01400"></a>01400 <span class="comment">                                         * yy_c_buf_p so that if some total</span>
<a name="l01401"></a>01401 <span class="comment">                                         * hoser (like flex itself) wants to</span>
<a name="l01402"></a>01402 <span class="comment">                                         * call the scanner after we return the</span>
<a name="l01403"></a>01403 <span class="comment">                                         * YY_NULL, it&#39;ll still work - another</span>
<a name="l01404"></a>01404 <span class="comment">                                         * YY_NULL will get returned.</span>
<a name="l01405"></a>01405 <span class="comment">                                         */</span>
<a name="l01406"></a>01406                                         (yy_c_buf_p) = (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) + <a class="code" href="verilog__flex_8c.html#a68792d73820bc46a71d3d4e613f0b977">YY_MORE_ADJ</a>;
<a name="l01407"></a>01407 
<a name="l01408"></a>01408                                         yy_act = <a class="code" href="verilog__flex_8c.html#ab3077e60914fc54dcc55ecae1ce9700b">YY_STATE_EOF</a>(<a class="code" href="verilog__flex_8c.html#a8e14785f9eab7a997d659b25af9584c5">YY_START</a>);
<a name="l01409"></a>01409                                         <span class="keywordflow">goto</span> do_action;
<a name="l01410"></a>01410                                         }
<a name="l01411"></a>01411 
<a name="l01412"></a>01412                                 <span class="keywordflow">else</span>
<a name="l01413"></a>01413                                         {
<a name="l01414"></a>01414                                         <span class="keywordflow">if</span> ( ! (yy_did_buffer_switch_on_eof) )
<a name="l01415"></a>01415                                                 <a class="code" href="verilog__flex_8c.html#a0406739e64fb5750cf995d2ae68ce69d">YY_NEW_FILE</a>;
<a name="l01416"></a>01416                                         }
<a name="l01417"></a>01417                                 <span class="keywordflow">break</span>;
<a name="l01418"></a>01418                                 }
<a name="l01419"></a>01419 
<a name="l01420"></a>01420                         <span class="keywordflow">case</span> <a class="code" href="verilog__flex_8c.html#adf4b0db227e07782e28ade353a7ba7a1">EOB_ACT_CONTINUE_SCAN</a>:
<a name="l01421"></a>01421                                 (yy_c_buf_p) =
<a name="l01422"></a>01422                                         (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) + yy_amount_of_matched_text;
<a name="l01423"></a>01423 
<a name="l01424"></a>01424                                 yy_current_state = yy_get_previous_state(  );
<a name="l01425"></a>01425 
<a name="l01426"></a>01426                                 yy_cp = (yy_c_buf_p);
<a name="l01427"></a>01427                                 yy_bp = (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) + <a class="code" href="verilog__flex_8c.html#a68792d73820bc46a71d3d4e613f0b977">YY_MORE_ADJ</a>;
<a name="l01428"></a>01428                                 <span class="keywordflow">goto</span> yy_match;
<a name="l01429"></a>01429 
<a name="l01430"></a>01430                         <span class="keywordflow">case</span> <a class="code" href="verilog__flex_8c.html#ad1a0b5ebcabffe388e9e9ebb2619c1fb">EOB_ACT_LAST_MATCH</a>:
<a name="l01431"></a>01431                                 (yy_c_buf_p) =
<a name="l01432"></a>01432                                 &amp;<a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf[(yy_n_chars)];
<a name="l01433"></a>01433 
<a name="l01434"></a>01434                                 yy_current_state = yy_get_previous_state(  );
<a name="l01435"></a>01435 
<a name="l01436"></a>01436                                 yy_cp = (yy_c_buf_p);
<a name="l01437"></a>01437                                 yy_bp = (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) + <a class="code" href="verilog__flex_8c.html#a68792d73820bc46a71d3d4e613f0b977">YY_MORE_ADJ</a>;
<a name="l01438"></a>01438                                 <span class="keywordflow">goto</span> yy_find_action;
<a name="l01439"></a>01439                         }
<a name="l01440"></a>01440                 <span class="keywordflow">break</span>;
<a name="l01441"></a>01441                 }
<a name="l01442"></a>01442 
<a name="l01443"></a>01443         <span class="keywordflow">default</span>:
<a name="l01444"></a>01444                 <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>(
<a name="l01445"></a>01445                         <span class="stringliteral">&quot;fatal flex scanner internal error--no action found&quot;</span> );
<a name="l01446"></a>01446         } <span class="comment">/* end of action switch */</span>
<a name="l01447"></a>01447                 } <span class="comment">/* end of scanning one token */</span>
<a name="l01448"></a>01448 } <span class="comment">/* end of yylex */</span>
<a name="l01449"></a>01449 
<a name="l01450"></a>01450 <span class="comment">/* yy_get_next_buffer - try to read in a new buffer</span>
<a name="l01451"></a>01451 <span class="comment"> *</span>
<a name="l01452"></a>01452 <span class="comment"> * Returns a code representing an action:</span>
<a name="l01453"></a>01453 <span class="comment"> *      EOB_ACT_LAST_MATCH -</span>
<a name="l01454"></a>01454 <span class="comment"> *      EOB_ACT_CONTINUE_SCAN - continue scanning from current position</span>
<a name="l01455"></a>01455 <span class="comment"> *      EOB_ACT_END_OF_FILE - end of file</span>
<a name="l01456"></a>01456 <span class="comment"> */</span>
<a name="l01457"></a>01457 <span class="keyword">static</span> <span class="keywordtype">int</span> yy_get_next_buffer (<span class="keywordtype">void</span>)
<a name="l01458"></a>01458 {
<a name="l01459"></a>01459         <span class="keyword">register</span> <span class="keywordtype">char</span> *dest = <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf;
<a name="l01460"></a>01460         <span class="keyword">register</span> <span class="keywordtype">char</span> *source = (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>);
<a name="l01461"></a>01461         <span class="keyword">register</span> <span class="keywordtype">int</span> number_to_move, i;
<a name="l01462"></a>01462         <span class="keywordtype">int</span> ret_val;
<a name="l01463"></a>01463 
<a name="l01464"></a>01464         <span class="keywordflow">if</span> ( (yy_c_buf_p) &gt; &amp;<a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf[(yy_n_chars) + 1] )
<a name="l01465"></a>01465                 <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>(
<a name="l01466"></a>01466                 <span class="stringliteral">&quot;fatal flex scanner internal error--end of buffer missed&quot;</span> );
<a name="l01467"></a>01467 
<a name="l01468"></a>01468         <span class="keywordflow">if</span> ( <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_fill_buffer == 0 )
<a name="l01469"></a>01469                 { <span class="comment">/* Don&#39;t try to fill the buffer, so this is an EOF. */</span>
<a name="l01470"></a>01470                 <span class="keywordflow">if</span> ( (yy_c_buf_p) - (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) - <a class="code" href="verilog__flex_8c.html#a68792d73820bc46a71d3d4e613f0b977">YY_MORE_ADJ</a> == 1 )
<a name="l01471"></a>01471                         {
<a name="l01472"></a>01472                         <span class="comment">/* We matched a single character, the EOB, so</span>
<a name="l01473"></a>01473 <span class="comment">                         * treat this as a final EOF.</span>
<a name="l01474"></a>01474 <span class="comment">                         */</span>
<a name="l01475"></a>01475                         <span class="keywordflow">return</span> <a class="code" href="verilog__flex_8c.html#a7f71d7fa2c403eb4b2f38cb9536f3c63">EOB_ACT_END_OF_FILE</a>;
<a name="l01476"></a>01476                         }
<a name="l01477"></a>01477 
<a name="l01478"></a>01478                 <span class="keywordflow">else</span>
<a name="l01479"></a>01479                         {
<a name="l01480"></a>01480                         <span class="comment">/* We matched some text prior to the EOB, first</span>
<a name="l01481"></a>01481 <span class="comment">                         * process it.</span>
<a name="l01482"></a>01482 <span class="comment">                         */</span>
<a name="l01483"></a>01483                         <span class="keywordflow">return</span> <a class="code" href="verilog__flex_8c.html#ad1a0b5ebcabffe388e9e9ebb2619c1fb">EOB_ACT_LAST_MATCH</a>;
<a name="l01484"></a>01484                         }
<a name="l01485"></a>01485                 }
<a name="l01486"></a>01486 
<a name="l01487"></a>01487         <span class="comment">/* Try to read more data. */</span>
<a name="l01488"></a>01488 
<a name="l01489"></a>01489         <span class="comment">/* First move last chars to start of buffer. */</span>
<a name="l01490"></a>01490         number_to_move = (int) ((yy_c_buf_p) - (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>)) - 1;
<a name="l01491"></a>01491 
<a name="l01492"></a>01492         <span class="keywordflow">for</span> ( i = 0; i &lt; number_to_move; ++i )
<a name="l01493"></a>01493                 *(dest++) = *(source++);
<a name="l01494"></a>01494 
<a name="l01495"></a>01495         <span class="keywordflow">if</span> ( <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_buffer_status == <a class="code" href="verilog__flex_8c.html#ad689d97c15e807a6116ace7a420cea57">YY_BUFFER_EOF_PENDING</a> )
<a name="l01496"></a>01496                 <span class="comment">/* don&#39;t do the read, it&#39;s not guaranteed to return an EOF,</span>
<a name="l01497"></a>01497 <span class="comment">                 * just force an EOF</span>
<a name="l01498"></a>01498 <span class="comment">                 */</span>
<a name="l01499"></a>01499                 <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_n_chars = (yy_n_chars) = 0;
<a name="l01500"></a>01500 
<a name="l01501"></a>01501         <span class="keywordflow">else</span>
<a name="l01502"></a>01502                 {
<a name="l01503"></a>01503                         <span class="keywordtype">int</span> num_to_read =
<a name="l01504"></a>01504                         <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_buf_size - number_to_move - 1;
<a name="l01505"></a>01505 
<a name="l01506"></a>01506                 <span class="keywordflow">while</span> ( num_to_read &lt;= 0 )
<a name="l01507"></a>01507                         { <span class="comment">/* Not enough room in the buffer - grow it. */</span>
<a name="l01508"></a>01508 
<a name="l01509"></a>01509                         <span class="comment">/* just a shorter name for the current buffer */</span>
<a name="l01510"></a>01510                         YY_BUFFER_STATE b = <a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a>;
<a name="l01511"></a>01511 
<a name="l01512"></a>01512                         <span class="keywordtype">int</span> yy_c_buf_p_offset =
<a name="l01513"></a>01513                                 (int) ((yy_c_buf_p) - b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a>);
<a name="l01514"></a>01514 
<a name="l01515"></a>01515                         <span class="keywordflow">if</span> ( b-&gt;<a class="code" href="structyy__buffer__state.html#a80ce2431c70dc4f89ced487f18449465">yy_is_our_buffer</a> )
<a name="l01516"></a>01516                                 {
<a name="l01517"></a>01517                                 <span class="keywordtype">int</span> new_size = b-&gt;<a class="code" href="structyy__buffer__state.html#a48302f5f3477a9c78bbddf56d356ef54">yy_buf_size</a> * 2;
<a name="l01518"></a>01518 
<a name="l01519"></a>01519                                 <span class="keywordflow">if</span> ( new_size &lt;= 0 )
<a name="l01520"></a>01520                                         b-&gt;<a class="code" href="structyy__buffer__state.html#a48302f5f3477a9c78bbddf56d356ef54">yy_buf_size</a> += b-&gt;<a class="code" href="structyy__buffer__state.html#a48302f5f3477a9c78bbddf56d356ef54">yy_buf_size</a> / 8;
<a name="l01521"></a>01521                                 <span class="keywordflow">else</span>
<a name="l01522"></a>01522                                         b-&gt;<a class="code" href="structyy__buffer__state.html#a48302f5f3477a9c78bbddf56d356ef54">yy_buf_size</a> *= 2;
<a name="l01523"></a>01523 
<a name="l01524"></a>01524                                 b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a> = (<span class="keywordtype">char</span> *)
<a name="l01525"></a>01525                                         <span class="comment">/* Include room in for 2 EOB chars. */</span>
<a name="l01526"></a>01526                                         <a class="code" href="verilog__flex_8c.html#abcb4148bc13fe254059384c2fdf472b7">yyrealloc</a>((<span class="keywordtype">void</span> *) b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a>,b-&gt;<a class="code" href="structyy__buffer__state.html#a48302f5f3477a9c78bbddf56d356ef54">yy_buf_size</a> + 2  );
<a name="l01527"></a>01527                                 }
<a name="l01528"></a>01528                         <span class="keywordflow">else</span>
<a name="l01529"></a>01529                                 <span class="comment">/* Can&#39;t grow it, we don&#39;t own it. */</span>
<a name="l01530"></a>01530                                 b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a> = 0;
<a name="l01531"></a>01531 
<a name="l01532"></a>01532                         <span class="keywordflow">if</span> ( ! b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a> )
<a name="l01533"></a>01533                                 <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>(
<a name="l01534"></a>01534                                 <span class="stringliteral">&quot;fatal error - scanner input buffer overflow&quot;</span> );
<a name="l01535"></a>01535 
<a name="l01536"></a>01536                         (yy_c_buf_p) = &amp;b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a>[yy_c_buf_p_offset];
<a name="l01537"></a>01537 
<a name="l01538"></a>01538                         num_to_read = <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_buf_size -
<a name="l01539"></a>01539                                                 number_to_move - 1;
<a name="l01540"></a>01540 
<a name="l01541"></a>01541                         }
<a name="l01542"></a>01542 
<a name="l01543"></a>01543                 <span class="keywordflow">if</span> ( num_to_read &gt; <a class="code" href="verilog__flex_8c.html#aab1491ceccb1c95c14320b2903773a1c">YY_READ_BUF_SIZE</a> )
<a name="l01544"></a>01544                         num_to_read = <a class="code" href="verilog__flex_8c.html#aab1491ceccb1c95c14320b2903773a1c">YY_READ_BUF_SIZE</a>;
<a name="l01545"></a>01545 
<a name="l01546"></a>01546                 <span class="comment">/* Read in more data. */</span>
<a name="l01547"></a>01547                 <a class="code" href="verilog__flex_8c.html#aacfdca45fa4beb8b06172525a53c424a">YY_INPUT</a>( (&amp;<a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf[number_to_move]),
<a name="l01548"></a>01548                         (yy_n_chars), (<span class="keywordtype">size_t</span>) num_to_read );
<a name="l01549"></a>01549 
<a name="l01550"></a>01550                 <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_n_chars = (yy_n_chars);
<a name="l01551"></a>01551                 }
<a name="l01552"></a>01552 
<a name="l01553"></a>01553         <span class="keywordflow">if</span> ( (yy_n_chars) == 0 )
<a name="l01554"></a>01554                 {
<a name="l01555"></a>01555                 <span class="keywordflow">if</span> ( number_to_move == <a class="code" href="verilog__flex_8c.html#a68792d73820bc46a71d3d4e613f0b977">YY_MORE_ADJ</a> )
<a name="l01556"></a>01556                         {
<a name="l01557"></a>01557                         ret_val = <a class="code" href="verilog__flex_8c.html#a7f71d7fa2c403eb4b2f38cb9536f3c63">EOB_ACT_END_OF_FILE</a>;
<a name="l01558"></a>01558                         <a class="code" href="verilog__flex_8c.html#ab657ddef65d43cc3ab8dfc2cad0ac5b8">yyrestart</a>(<a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>  );
<a name="l01559"></a>01559                         }
<a name="l01560"></a>01560 
<a name="l01561"></a>01561                 <span class="keywordflow">else</span>
<a name="l01562"></a>01562                         {
<a name="l01563"></a>01563                         ret_val = <a class="code" href="verilog__flex_8c.html#ad1a0b5ebcabffe388e9e9ebb2619c1fb">EOB_ACT_LAST_MATCH</a>;
<a name="l01564"></a>01564                         <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_buffer_status =
<a name="l01565"></a>01565                                 <a class="code" href="verilog__flex_8c.html#ad689d97c15e807a6116ace7a420cea57">YY_BUFFER_EOF_PENDING</a>;
<a name="l01566"></a>01566                         }
<a name="l01567"></a>01567                 }
<a name="l01568"></a>01568 
<a name="l01569"></a>01569         <span class="keywordflow">else</span>
<a name="l01570"></a>01570                 ret_val = <a class="code" href="verilog__flex_8c.html#adf4b0db227e07782e28ade353a7ba7a1">EOB_ACT_CONTINUE_SCAN</a>;
<a name="l01571"></a>01571 
<a name="l01572"></a>01572         <span class="keywordflow">if</span> ((<a class="code" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a>) ((yy_n_chars) + number_to_move) &gt; <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_buf_size) {
<a name="l01573"></a>01573                 <span class="comment">/* Extend the array by 50%, plus the number we really need. */</span>
<a name="l01574"></a>01574                 <a class="code" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a> new_size = (yy_n_chars) + number_to_move + ((yy_n_chars) &gt;&gt; 1);
<a name="l01575"></a>01575                 <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf = (<span class="keywordtype">char</span> *) <a class="code" href="verilog__flex_8c.html#abcb4148bc13fe254059384c2fdf472b7">yyrealloc</a>((<span class="keywordtype">void</span> *) <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf,new_size  );
<a name="l01576"></a>01576                 <span class="keywordflow">if</span> ( ! <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf )
<a name="l01577"></a>01577                         <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>( <span class="stringliteral">&quot;out of dynamic memory in yy_get_next_buffer()&quot;</span> );
<a name="l01578"></a>01578         }
<a name="l01579"></a>01579 
<a name="l01580"></a>01580         (yy_n_chars) += number_to_move;
<a name="l01581"></a>01581         <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf[(yy_n_chars)] = <a class="code" href="verilog__flex_8c.html#ab866a64da164ed2d4d444df1ef1fc9b3">YY_END_OF_BUFFER_CHAR</a>;
<a name="l01582"></a>01582         <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf[(yy_n_chars) + 1] = <a class="code" href="verilog__flex_8c.html#ab866a64da164ed2d4d444df1ef1fc9b3">YY_END_OF_BUFFER_CHAR</a>;
<a name="l01583"></a>01583 
<a name="l01584"></a>01584         (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) = &amp;<a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf[0];
<a name="l01585"></a>01585 
<a name="l01586"></a>01586         <span class="keywordflow">return</span> ret_val;
<a name="l01587"></a>01587 }
<a name="l01588"></a>01588 
<a name="l01589"></a>01589 <span class="comment">/* yy_get_previous_state - get the state just before the EOB char was reached */</span>
<a name="l01590"></a>01590 
<a name="l01591"></a>01591     <span class="keyword">static</span> yy_state_type yy_get_previous_state (<span class="keywordtype">void</span>)
<a name="l01592"></a>01592 {
<a name="l01593"></a>01593         <span class="keyword">register</span> yy_state_type yy_current_state;
<a name="l01594"></a>01594         <span class="keyword">register</span> <span class="keywordtype">char</span> *yy_cp;
<a name="l01595"></a>01595     
<a name="l01596"></a>01596         yy_current_state = (yy_start);
<a name="l01597"></a>01597 
<a name="l01598"></a>01598         <span class="keywordflow">for</span> ( yy_cp = (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) + <a class="code" href="verilog__flex_8c.html#a68792d73820bc46a71d3d4e613f0b977">YY_MORE_ADJ</a>; yy_cp &lt; (yy_c_buf_p); ++yy_cp )
<a name="l01599"></a>01599                 {
<a name="l01600"></a>01600                 <span class="keyword">register</span> <a class="code" href="verilog__flex_8c.html#a1f324b3cb0839eeb90145f0274e6946e">YY_CHAR</a> yy_c = (*yy_cp ? yy_ec[<a class="code" href="verilog__flex_8c.html#af1185350b7a92cf8aa5324c68850c8a6">YY_SC_TO_UI</a>(*yy_cp)] : 1);
<a name="l01601"></a>01601                 <span class="keywordflow">if</span> ( yy_accept[yy_current_state] )
<a name="l01602"></a>01602                         {
<a name="l01603"></a>01603                         (yy_last_accepting_state) = yy_current_state;
<a name="l01604"></a>01604                         (yy_last_accepting_cpos) = yy_cp;
<a name="l01605"></a>01605                         }
<a name="l01606"></a>01606                 <span class="keywordflow">while</span> ( yy_chk[yy_base[yy_current_state] + yy_c] != yy_current_state )
<a name="l01607"></a>01607                         {
<a name="l01608"></a>01608                         yy_current_state = (int) yy_def[yy_current_state];
<a name="l01609"></a>01609                         <span class="keywordflow">if</span> ( yy_current_state &gt;= 276 )
<a name="l01610"></a>01610                                 yy_c = yy_meta[(<span class="keywordtype">unsigned</span> int) yy_c];
<a name="l01611"></a>01611                         }
<a name="l01612"></a>01612                 yy_current_state = yy_nxt[yy_base[yy_current_state] + (<span class="keywordtype">unsigned</span> int) yy_c];
<a name="l01613"></a>01613                 }
<a name="l01614"></a>01614 
<a name="l01615"></a>01615         <span class="keywordflow">return</span> yy_current_state;
<a name="l01616"></a>01616 }
<a name="l01617"></a>01617 
<a name="l01618"></a>01618 <span class="comment">/* yy_try_NUL_trans - try to make a transition on the NUL character</span>
<a name="l01619"></a>01619 <span class="comment"> *</span>
<a name="l01620"></a>01620 <span class="comment"> * synopsis</span>
<a name="l01621"></a>01621 <span class="comment"> *      next_state = yy_try_NUL_trans( current_state );</span>
<a name="l01622"></a>01622 <span class="comment"> */</span>
<a name="l01623"></a>01623     <span class="keyword">static</span> yy_state_type yy_try_NUL_trans  (yy_state_type yy_current_state )
<a name="l01624"></a>01624 {
<a name="l01625"></a>01625         <span class="keyword">register</span> <span class="keywordtype">int</span> yy_is_jam;
<a name="l01626"></a>01626         <span class="keyword">register</span> <span class="keywordtype">char</span> *yy_cp = (yy_c_buf_p);
<a name="l01627"></a>01627 
<a name="l01628"></a>01628         <span class="keyword">register</span> <a class="code" href="verilog__flex_8c.html#a1f324b3cb0839eeb90145f0274e6946e">YY_CHAR</a> yy_c = 1;
<a name="l01629"></a>01629         <span class="keywordflow">if</span> ( yy_accept[yy_current_state] )
<a name="l01630"></a>01630                 {
<a name="l01631"></a>01631                 (yy_last_accepting_state) = yy_current_state;
<a name="l01632"></a>01632                 (yy_last_accepting_cpos) = yy_cp;
<a name="l01633"></a>01633                 }
<a name="l01634"></a>01634         <span class="keywordflow">while</span> ( yy_chk[yy_base[yy_current_state] + yy_c] != yy_current_state )
<a name="l01635"></a>01635                 {
<a name="l01636"></a>01636                 yy_current_state = (int) yy_def[yy_current_state];
<a name="l01637"></a>01637                 <span class="keywordflow">if</span> ( yy_current_state &gt;= 276 )
<a name="l01638"></a>01638                         yy_c = yy_meta[(<span class="keywordtype">unsigned</span> int) yy_c];
<a name="l01639"></a>01639                 }
<a name="l01640"></a>01640         yy_current_state = yy_nxt[yy_base[yy_current_state] + (<span class="keywordtype">unsigned</span> int) yy_c];
<a name="l01641"></a>01641         yy_is_jam = (yy_current_state == 275);
<a name="l01642"></a>01642 
<a name="l01643"></a>01643         <span class="keywordflow">return</span> yy_is_jam ? 0 : yy_current_state;
<a name="l01644"></a>01644 }
<a name="l01645"></a>01645 
<a name="l01646"></a>01646     <span class="keyword">static</span> <span class="keywordtype">void</span> yyunput (<span class="keywordtype">int</span> c, <span class="keyword">register</span> <span class="keywordtype">char</span> * yy_bp )
<a name="l01647"></a>01647 {
<a name="l01648"></a>01648         <span class="keyword">register</span> <span class="keywordtype">char</span> *yy_cp;
<a name="l01649"></a>01649     
<a name="l01650"></a>01650     yy_cp = (yy_c_buf_p);
<a name="l01651"></a>01651 
<a name="l01652"></a>01652         <span class="comment">/* undo effects of setting up yytext */</span>
<a name="l01653"></a>01653         *yy_cp = (yy_hold_char);
<a name="l01654"></a>01654 
<a name="l01655"></a>01655         <span class="keywordflow">if</span> ( yy_cp &lt; YY_CURRENT_BUFFER_LVALUE-&gt;yy_ch_buf + 2 )
<a name="l01656"></a>01656                 { <span class="comment">/* need to shift things up to make room */</span>
<a name="l01657"></a>01657                 <span class="comment">/* +2 for EOB chars. */</span>
<a name="l01658"></a>01658                 <span class="keyword">register</span> <span class="keywordtype">int</span> number_to_move = (yy_n_chars) + 2;
<a name="l01659"></a>01659                 <span class="keyword">register</span> <span class="keywordtype">char</span> *dest = &amp;<a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf[
<a name="l01660"></a>01660                                         <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_buf_size + 2];
<a name="l01661"></a>01661                 <span class="keyword">register</span> <span class="keywordtype">char</span> *source =
<a name="l01662"></a>01662                                 &amp;<a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf[number_to_move];
<a name="l01663"></a>01663 
<a name="l01664"></a>01664                 <span class="keywordflow">while</span> ( source &gt; <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf )
<a name="l01665"></a>01665                         *--dest = *--source;
<a name="l01666"></a>01666 
<a name="l01667"></a>01667                 yy_cp += (int) (dest - source);
<a name="l01668"></a>01668                 yy_bp += (int) (dest - source);
<a name="l01669"></a>01669                 <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_n_chars =
<a name="l01670"></a>01670                         (yy_n_chars) = <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_buf_size;
<a name="l01671"></a>01671 
<a name="l01672"></a>01672                 if ( yy_cp &lt; YY_CURRENT_BUFFER_LVALUE-&gt;yy_ch_buf + 2 )
<a name="l01673"></a>01673                         <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>( <span class="stringliteral">&quot;flex scanner push-back overflow&quot;</span> );
<a name="l01674"></a>01674                 }
<a name="l01675"></a>01675 
<a name="l01676"></a>01676         *--yy_cp = (char) c;
<a name="l01677"></a>01677 
<a name="l01678"></a>01678         (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) = yy_bp;
<a name="l01679"></a>01679         (yy_hold_char) = *yy_cp;
<a name="l01680"></a>01680         (yy_c_buf_p) = yy_cp;
<a name="l01681"></a>01681 }
<a name="l01682"></a>01682 
<a name="l01683"></a>01683 <span class="preprocessor">#ifndef YY_NO_INPUT</span>
<a name="l01684"></a>01684 <span class="preprocessor"></span><span class="preprocessor">#ifdef __cplusplus</span>
<a name="l01685"></a>01685 <span class="preprocessor"></span>    <span class="keyword">static</span> <span class="keywordtype">int</span> yyinput (<span class="keywordtype">void</span>)
<a name="l01686"></a>01686 <span class="preprocessor">#else</span>
<a name="l01687"></a>01687 <span class="preprocessor"></span>    <span class="keyword">static</span> <span class="keywordtype">int</span> input  (<span class="keywordtype">void</span>)
<a name="l01688"></a>01688 <span class="preprocessor">#endif</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span>
<a name="l01690"></a>01690 {
<a name="l01691"></a>01691         <span class="keywordtype">int</span> c;
<a name="l01692"></a>01692     
<a name="l01693"></a>01693         *(yy_c_buf_p) = (yy_hold_char);
<a name="l01694"></a>01694 
<a name="l01695"></a>01695         <span class="keywordflow">if</span> ( *(yy_c_buf_p) == <a class="code" href="verilog__flex_8c.html#ab866a64da164ed2d4d444df1ef1fc9b3">YY_END_OF_BUFFER_CHAR</a> )
<a name="l01696"></a>01696                 {
<a name="l01697"></a>01697                 <span class="comment">/* yy_c_buf_p now points to the character we want to return.</span>
<a name="l01698"></a>01698 <span class="comment">                 * If this occurs *before* the EOB characters, then it&#39;s a</span>
<a name="l01699"></a>01699 <span class="comment">                 * valid NUL; if not, then we&#39;ve hit the end of the buffer.</span>
<a name="l01700"></a>01700 <span class="comment">                 */</span>
<a name="l01701"></a>01701                 <span class="keywordflow">if</span> ( (yy_c_buf_p) &lt; &amp;<a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_ch_buf[(yy_n_chars)] )
<a name="l01702"></a>01702                         <span class="comment">/* This was really a NUL. */</span>
<a name="l01703"></a>01703                         *(yy_c_buf_p) = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l01704"></a>01704 
<a name="l01705"></a>01705                 <span class="keywordflow">else</span>
<a name="l01706"></a>01706                         { <span class="comment">/* need more input */</span>
<a name="l01707"></a>01707                         <span class="keywordtype">int</span> offset = (yy_c_buf_p) - (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>);
<a name="l01708"></a>01708                         ++(yy_c_buf_p);
<a name="l01709"></a>01709 
<a name="l01710"></a>01710                         <span class="keywordflow">switch</span> ( yy_get_next_buffer(  ) )
<a name="l01711"></a>01711                                 {
<a name="l01712"></a>01712                                 <span class="keywordflow">case</span> <a class="code" href="verilog__flex_8c.html#ad1a0b5ebcabffe388e9e9ebb2619c1fb">EOB_ACT_LAST_MATCH</a>:
<a name="l01713"></a>01713                                         <span class="comment">/* This happens because yy_g_n_b()</span>
<a name="l01714"></a>01714 <span class="comment">                                         * sees that we&#39;ve accumulated a</span>
<a name="l01715"></a>01715 <span class="comment">                                         * token and flags that we need to</span>
<a name="l01716"></a>01716 <span class="comment">                                         * try matching the token before</span>
<a name="l01717"></a>01717 <span class="comment">                                         * proceeding.  But for input(),</span>
<a name="l01718"></a>01718 <span class="comment">                                         * there&#39;s no matching to consider.</span>
<a name="l01719"></a>01719 <span class="comment">                                         * So convert the EOB_ACT_LAST_MATCH</span>
<a name="l01720"></a>01720 <span class="comment">                                         * to EOB_ACT_END_OF_FILE.</span>
<a name="l01721"></a>01721 <span class="comment">                                         */</span>
<a name="l01722"></a>01722 
<a name="l01723"></a>01723                                         <span class="comment">/* Reset buffer status. */</span>
<a name="l01724"></a>01724                                         <a class="code" href="verilog__flex_8c.html#ab657ddef65d43cc3ab8dfc2cad0ac5b8">yyrestart</a>(<a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a> );
<a name="l01725"></a>01725 
<a name="l01726"></a>01726                                         <span class="comment">/*FALLTHROUGH*/</span>
<a name="l01727"></a>01727 
<a name="l01728"></a>01728                                 <span class="keywordflow">case</span> <a class="code" href="verilog__flex_8c.html#a7f71d7fa2c403eb4b2f38cb9536f3c63">EOB_ACT_END_OF_FILE</a>:
<a name="l01729"></a>01729                                         {
<a name="l01730"></a>01730                                         <span class="keywordflow">if</span> ( <a class="code" href="verilog__bison_8c.html#ad35c8efbce4ce6e59d2b4be1d6865e31">yywrap</a>( ) )
<a name="l01731"></a>01731                                                 <span class="keywordflow">return</span> EOF;
<a name="l01732"></a>01732 
<a name="l01733"></a>01733                                         <span class="keywordflow">if</span> ( ! (yy_did_buffer_switch_on_eof) )
<a name="l01734"></a>01734                                                 <a class="code" href="verilog__flex_8c.html#a0406739e64fb5750cf995d2ae68ce69d">YY_NEW_FILE</a>;
<a name="l01735"></a>01735 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l01736"></a>01736 <span class="preprocessor"></span>                                        <span class="keywordflow">return</span> yyinput();
<a name="l01737"></a>01737 <span class="preprocessor">#else</span>
<a name="l01738"></a>01738 <span class="preprocessor"></span>                                        <span class="keywordflow">return</span> input();
<a name="l01739"></a>01739 <span class="preprocessor">#endif</span>
<a name="l01740"></a>01740 <span class="preprocessor"></span>                                        }
<a name="l01741"></a>01741 
<a name="l01742"></a>01742                                 <span class="keywordflow">case</span> <a class="code" href="verilog__flex_8c.html#adf4b0db227e07782e28ade353a7ba7a1">EOB_ACT_CONTINUE_SCAN</a>:
<a name="l01743"></a>01743                                         (yy_c_buf_p) = (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) + offset;
<a name="l01744"></a>01744                                         <span class="keywordflow">break</span>;
<a name="l01745"></a>01745                                 }
<a name="l01746"></a>01746                         }
<a name="l01747"></a>01747                 }
<a name="l01748"></a>01748 
<a name="l01749"></a>01749         c = *(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *) (yy_c_buf_p);    <span class="comment">/* cast for 8-bit char&#39;s */</span>
<a name="l01750"></a>01750         *(yy_c_buf_p) = <span class="charliteral">&#39;\0&#39;</span>;   <span class="comment">/* preserve yytext */</span>
<a name="l01751"></a>01751         (yy_hold_char) = *++(yy_c_buf_p);
<a name="l01752"></a>01752 
<a name="l01753"></a>01753         <span class="keywordflow">return</span> c;
<a name="l01754"></a>01754 }
<a name="l01755"></a>01755 <span class="preprocessor">#endif  </span><span class="comment">/* ifndef YY_NO_INPUT */</span>
<a name="l01756"></a>01756 
<a name="l01762"></a>01762     <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#ab657ddef65d43cc3ab8dfc2cad0ac5b8">yyrestart</a>  (FILE * input_file )
<a name="l01763"></a>01763 {
<a name="l01764"></a>01764     
<a name="l01765"></a>01765         <span class="keywordflow">if</span> ( ! <a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a> ){
<a name="l01766"></a>01766         yyensure_buffer_stack ();
<a name="l01767"></a>01767                 <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a> =
<a name="l01768"></a>01768             <a class="code" href="verilog__flex_8c.html#a5bc6f1a5f7812508f425b08283f13ae8">yy_create_buffer</a>(<a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>,<a class="code" href="verilog__flex_8c.html#ae7e51116e747d3390e7a6cfc6532834c">YY_BUF_SIZE</a> );
<a name="l01769"></a>01769         }
<a name="l01770"></a>01770 
<a name="l01771"></a>01771         yy_init_buffer(<a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a>,input_file );
<a name="l01772"></a>01772         yy_load_buffer_state( );
<a name="l01773"></a>01773 }
<a name="l01774"></a>01774 
<a name="l01779"></a>01779     <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a3098c48a74ef8fd852f7dd4b3331cbce">yy_switch_to_buffer</a>  (YY_BUFFER_STATE  new_buffer )
<a name="l01780"></a>01780 {
<a name="l01781"></a>01781     
<a name="l01782"></a>01782         <span class="comment">/* TODO. We should be able to replace this entire function body</span>
<a name="l01783"></a>01783 <span class="comment">         * with</span>
<a name="l01784"></a>01784 <span class="comment">         *              yypop_buffer_state();</span>
<a name="l01785"></a>01785 <span class="comment">         *              yypush_buffer_state(new_buffer);</span>
<a name="l01786"></a>01786 <span class="comment">     */</span>
<a name="l01787"></a>01787         yyensure_buffer_stack ();
<a name="l01788"></a>01788         <span class="keywordflow">if</span> ( <a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a> == new_buffer )
<a name="l01789"></a>01789                 <span class="keywordflow">return</span>;
<a name="l01790"></a>01790 
<a name="l01791"></a>01791         <span class="keywordflow">if</span> ( <a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a> )
<a name="l01792"></a>01792                 {
<a name="l01793"></a>01793                 <span class="comment">/* Flush out information for old buffer. */</span>
<a name="l01794"></a>01794                 *(yy_c_buf_p) = (yy_hold_char);
<a name="l01795"></a>01795                 <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_buf_pos = (yy_c_buf_p);
<a name="l01796"></a>01796                 <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_n_chars = (yy_n_chars);
<a name="l01797"></a>01797                 }
<a name="l01798"></a>01798 
<a name="l01799"></a>01799         <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a> = new_buffer;
<a name="l01800"></a>01800         yy_load_buffer_state( );
<a name="l01801"></a>01801 
<a name="l01802"></a>01802         <span class="comment">/* We don&#39;t actually know whether we did this switch during</span>
<a name="l01803"></a>01803 <span class="comment">         * EOF (yywrap()) processing, but the only time this flag</span>
<a name="l01804"></a>01804 <span class="comment">         * is looked at is after yywrap() is called, so it&#39;s safe</span>
<a name="l01805"></a>01805 <span class="comment">         * to go ahead and always set it.</span>
<a name="l01806"></a>01806 <span class="comment">         */</span>
<a name="l01807"></a>01807         (yy_did_buffer_switch_on_eof) = 1;
<a name="l01808"></a>01808 }
<a name="l01809"></a>01809 
<a name="l01810"></a>01810 <span class="keyword">static</span> <span class="keywordtype">void</span> yy_load_buffer_state  (<span class="keywordtype">void</span>)
<a name="l01811"></a>01811 {
<a name="l01812"></a>01812         (yy_n_chars) = <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_n_chars;
<a name="l01813"></a>01813         (<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) = (yy_c_buf_p) = <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_buf_pos;
<a name="l01814"></a>01814         <a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a> = <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_input_file;
<a name="l01815"></a>01815         (yy_hold_char) = *(yy_c_buf_p);
<a name="l01816"></a>01816 }
<a name="l01817"></a>01817 
<a name="l01824"></a>01824     YY_BUFFER_STATE <a class="code" href="verilog__flex_8c.html#a5bc6f1a5f7812508f425b08283f13ae8">yy_create_buffer</a>  (FILE * file, <span class="keywordtype">int</span>  size )
<a name="l01825"></a>01825 {
<a name="l01826"></a>01826         YY_BUFFER_STATE b;
<a name="l01827"></a>01827     
<a name="l01828"></a>01828         b = (YY_BUFFER_STATE) <a class="code" href="verilog__flex_8c.html#a7da304d8ef6c688c0835d35296fe61c2">yyalloc</a>(<span class="keyword">sizeof</span>( <span class="keyword">struct</span> <a class="code" href="structyy__buffer__state.html">yy_buffer_state</a> )  );
<a name="l01829"></a>01829         <span class="keywordflow">if</span> ( ! b )
<a name="l01830"></a>01830                 <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>( <span class="stringliteral">&quot;out of dynamic memory in yy_create_buffer()&quot;</span> );
<a name="l01831"></a>01831 
<a name="l01832"></a>01832         b-&gt;<a class="code" href="structyy__buffer__state.html#a48302f5f3477a9c78bbddf56d356ef54">yy_buf_size</a> = size;
<a name="l01833"></a>01833 
<a name="l01834"></a>01834         <span class="comment">/* yy_ch_buf has to be 2 characters longer than the size given because</span>
<a name="l01835"></a>01835 <span class="comment">         * we need to put in 2 end-of-buffer characters.</span>
<a name="l01836"></a>01836 <span class="comment">         */</span>
<a name="l01837"></a>01837         b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a> = (<span class="keywordtype">char</span> *) <a class="code" href="verilog__flex_8c.html#a7da304d8ef6c688c0835d35296fe61c2">yyalloc</a>(b-&gt;<a class="code" href="structyy__buffer__state.html#a48302f5f3477a9c78bbddf56d356ef54">yy_buf_size</a> + 2  );
<a name="l01838"></a>01838         <span class="keywordflow">if</span> ( ! b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a> )
<a name="l01839"></a>01839                 <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>( <span class="stringliteral">&quot;out of dynamic memory in yy_create_buffer()&quot;</span> );
<a name="l01840"></a>01840 
<a name="l01841"></a>01841         b-&gt;<a class="code" href="structyy__buffer__state.html#a80ce2431c70dc4f89ced487f18449465">yy_is_our_buffer</a> = 1;
<a name="l01842"></a>01842 
<a name="l01843"></a>01843         yy_init_buffer(b,file );
<a name="l01844"></a>01844 
<a name="l01845"></a>01845         <span class="keywordflow">return</span> b;
<a name="l01846"></a>01846 }
<a name="l01847"></a>01847 
<a name="l01852"></a>01852     <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#ae6ac796aa6c45d433a4b89bf45e6e9dc">yy_delete_buffer</a> (YY_BUFFER_STATE  b )
<a name="l01853"></a>01853 {
<a name="l01854"></a>01854     
<a name="l01855"></a>01855         <span class="keywordflow">if</span> ( ! b )
<a name="l01856"></a>01856                 <span class="keywordflow">return</span>;
<a name="l01857"></a>01857 
<a name="l01858"></a>01858         <span class="keywordflow">if</span> ( b == <a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a> ) <span class="comment">/* Not sure if we should pop here. */</span>
<a name="l01859"></a>01859                 <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a> = (YY_BUFFER_STATE) 0;
<a name="l01860"></a>01860 
<a name="l01861"></a>01861         <span class="keywordflow">if</span> ( b-&gt;<a class="code" href="structyy__buffer__state.html#a80ce2431c70dc4f89ced487f18449465">yy_is_our_buffer</a> )
<a name="l01862"></a>01862                 <a class="code" href="verilog__flex_8c.html#a70f82d43d4797bb2a50f7678ddbfbda5">yyfree</a>((<span class="keywordtype">void</span> *) b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a>  );
<a name="l01863"></a>01863 
<a name="l01864"></a>01864         <a class="code" href="verilog__flex_8c.html#a70f82d43d4797bb2a50f7678ddbfbda5">yyfree</a>((<span class="keywordtype">void</span> *) b  );
<a name="l01865"></a>01865 }
<a name="l01866"></a>01866 
<a name="l01867"></a>01867 <span class="preprocessor">#ifndef __cplusplus</span>
<a name="l01868"></a>01868 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="keywordtype">int</span> isatty (<span class="keywordtype">int</span> );
<a name="l01869"></a>01869 <span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span>
<a name="l01870"></a>01870     
<a name="l01871"></a>01871 <span class="comment">/* Initializes or reinitializes a buffer.</span>
<a name="l01872"></a>01872 <span class="comment"> * This function is sometimes called more than once on the same buffer,</span>
<a name="l01873"></a>01873 <span class="comment"> * such as during a yyrestart() or at EOF.</span>
<a name="l01874"></a>01874 <span class="comment"> */</span>
<a name="l01875"></a>01875     <span class="keyword">static</span> <span class="keywordtype">void</span> yy_init_buffer  (YY_BUFFER_STATE  b, FILE * file )
<a name="l01876"></a>01876 
<a name="l01877"></a>01877 {
<a name="l01878"></a>01878         <span class="keywordtype">int</span> oerrno = errno;
<a name="l01879"></a>01879     
<a name="l01880"></a>01880         <a class="code" href="verilog__flex_8c.html#a2f59cc88e85e5455c62e4ef7ce095ea8">yy_flush_buffer</a>(b );
<a name="l01881"></a>01881 
<a name="l01882"></a>01882         b-&gt;<a class="code" href="structyy__buffer__state.html#a4843d1422e3276b636d475a3095bd948">yy_input_file</a> = file;
<a name="l01883"></a>01883         b-&gt;<a class="code" href="structyy__buffer__state.html#a63d2afbb1d79a3fc63df9e12626f827d">yy_fill_buffer</a> = 1;
<a name="l01884"></a>01884 
<a name="l01885"></a>01885     <span class="comment">/* If b is the current buffer, then yy_init_buffer was _probably_</span>
<a name="l01886"></a>01886 <span class="comment">     * called from yyrestart() or through yy_get_next_buffer.</span>
<a name="l01887"></a>01887 <span class="comment">     * In that case, we don&#39;t want to reset the lineno or column.</span>
<a name="l01888"></a>01888 <span class="comment">     */</span>
<a name="l01889"></a>01889     <span class="keywordflow">if</span> (b != <a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a>){
<a name="l01890"></a>01890         b-&gt;<a class="code" href="structyy__buffer__state.html#a818e94bc9c766e683c60df1e9fd01199">yy_bs_lineno</a> = 1;
<a name="l01891"></a>01891         b-&gt;<a class="code" href="structyy__buffer__state.html#a10c4fcd8be759e6bf11e6d3e8cdb0307">yy_bs_column</a> = 0;
<a name="l01892"></a>01892     }
<a name="l01893"></a>01893 
<a name="l01894"></a>01894         b-&gt;<a class="code" href="structyy__buffer__state.html#abf5c70eea75581b58c0ee7bd31b14490">yy_is_interactive</a> = file ? (isatty( fileno(file) ) &gt; 0) : 0;
<a name="l01895"></a>01895     
<a name="l01896"></a>01896         errno = oerrno;
<a name="l01897"></a>01897 }
<a name="l01898"></a>01898 
<a name="l01903"></a><a class="code" href="verilog__flex_8c.html#a2f59cc88e85e5455c62e4ef7ce095ea8">01903</a>     <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a2f59cc88e85e5455c62e4ef7ce095ea8">yy_flush_buffer</a> (YY_BUFFER_STATE  b )
<a name="l01904"></a>01904 {
<a name="l01905"></a>01905         <span class="keywordflow">if</span> ( ! b )
<a name="l01906"></a>01906                 <span class="keywordflow">return</span>;
<a name="l01907"></a>01907 
<a name="l01908"></a>01908         b-&gt;<a class="code" href="structyy__buffer__state.html#a06406208824817acfec2183b79080945">yy_n_chars</a> = 0;
<a name="l01909"></a>01909 
<a name="l01910"></a>01910         <span class="comment">/* We always need two end-of-buffer characters.  The first causes</span>
<a name="l01911"></a>01911 <span class="comment">         * a transition to the end-of-buffer state.  The second causes</span>
<a name="l01912"></a>01912 <span class="comment">         * a jam in that state.</span>
<a name="l01913"></a>01913 <span class="comment">         */</span>
<a name="l01914"></a>01914         b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a>[0] = <a class="code" href="verilog__flex_8c.html#ab866a64da164ed2d4d444df1ef1fc9b3">YY_END_OF_BUFFER_CHAR</a>;
<a name="l01915"></a>01915         b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a>[1] = <a class="code" href="verilog__flex_8c.html#ab866a64da164ed2d4d444df1ef1fc9b3">YY_END_OF_BUFFER_CHAR</a>;
<a name="l01916"></a>01916 
<a name="l01917"></a>01917         b-&gt;<a class="code" href="structyy__buffer__state.html#a58aa927f098b99d99e75da80f9b681ef">yy_buf_pos</a> = &amp;b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a>[0];
<a name="l01918"></a>01918 
<a name="l01919"></a>01919         b-&gt;<a class="code" href="structyy__buffer__state.html#a9d60c60af6e1a6f69de16871fd64f85f">yy_at_bol</a> = 1;
<a name="l01920"></a>01920         b-&gt;<a class="code" href="structyy__buffer__state.html#a70fd925d37a2f0454fbd0def675d106c">yy_buffer_status</a> = <a class="code" href="verilog__flex_8c.html#a53579db42834b88199458993912c646d">YY_BUFFER_NEW</a>;
<a name="l01921"></a>01921 
<a name="l01922"></a>01922         <span class="keywordflow">if</span> ( b == <a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a> )
<a name="l01923"></a>01923                 yy_load_buffer_state( );
<a name="l01924"></a>01924 }
<a name="l01925"></a>01925 
<a name="l01932"></a><a class="code" href="verilog__flex_8c.html#a4bf8969e5234aef8b46cce9a67a62724">01932</a> <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a4bf8969e5234aef8b46cce9a67a62724">yypush_buffer_state</a> (YY_BUFFER_STATE new_buffer )
<a name="l01933"></a>01933 {
<a name="l01934"></a>01934         <span class="keywordflow">if</span> (new_buffer == NULL)
<a name="l01935"></a>01935                 <span class="keywordflow">return</span>;
<a name="l01936"></a>01936 
<a name="l01937"></a>01937         yyensure_buffer_stack();
<a name="l01938"></a>01938 
<a name="l01939"></a>01939         <span class="comment">/* This block is copied from yy_switch_to_buffer. */</span>
<a name="l01940"></a>01940         <span class="keywordflow">if</span> ( <a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a> )
<a name="l01941"></a>01941                 {
<a name="l01942"></a>01942                 <span class="comment">/* Flush out information for old buffer. */</span>
<a name="l01943"></a>01943                 *(yy_c_buf_p) = (yy_hold_char);
<a name="l01944"></a>01944                 <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_buf_pos = (yy_c_buf_p);
<a name="l01945"></a>01945                 <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_n_chars = (yy_n_chars);
<a name="l01946"></a>01946                 }
<a name="l01947"></a>01947 
<a name="l01948"></a>01948         <span class="comment">/* Only push if top exists. Otherwise, replace top. */</span>
<a name="l01949"></a>01949         <span class="keywordflow">if</span> (<a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a>)
<a name="l01950"></a>01950                 (yy_buffer_stack_top)++;
<a name="l01951"></a>01951         <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a> = new_buffer;
<a name="l01952"></a>01952 
<a name="l01953"></a>01953         <span class="comment">/* copied from yy_switch_to_buffer. */</span>
<a name="l01954"></a>01954         yy_load_buffer_state( );
<a name="l01955"></a>01955         (yy_did_buffer_switch_on_eof) = 1;
<a name="l01956"></a>01956 }
<a name="l01957"></a>01957 
<a name="l01962"></a><a class="code" href="verilog__flex_8c.html#a6201ab6be4687a1ebc3120602d05e35a">01962</a> <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a6201ab6be4687a1ebc3120602d05e35a">yypop_buffer_state</a> (<span class="keywordtype">void</span>)
<a name="l01963"></a>01963 {
<a name="l01964"></a>01964         <span class="keywordflow">if</span> (!<a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a>)
<a name="l01965"></a>01965                 <span class="keywordflow">return</span>;
<a name="l01966"></a>01966 
<a name="l01967"></a>01967         <a class="code" href="verilog__flex_8c.html#ae6ac796aa6c45d433a4b89bf45e6e9dc">yy_delete_buffer</a>(<a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a> );
<a name="l01968"></a>01968         <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a> = NULL;
<a name="l01969"></a>01969         <span class="keywordflow">if</span> ((yy_buffer_stack_top) &gt; 0)
<a name="l01970"></a>01970                 --(yy_buffer_stack_top);
<a name="l01971"></a>01971 
<a name="l01972"></a>01972         <span class="keywordflow">if</span> (<a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a>) {
<a name="l01973"></a>01973                 yy_load_buffer_state( );
<a name="l01974"></a>01974                 (yy_did_buffer_switch_on_eof) = 1;
<a name="l01975"></a>01975         }
<a name="l01976"></a>01976 }
<a name="l01977"></a>01977 
<a name="l01978"></a>01978 <span class="comment">/* Allocates the stack if it does not exist.</span>
<a name="l01979"></a>01979 <span class="comment"> *  Guarantees space for at least one push.</span>
<a name="l01980"></a>01980 <span class="comment"> */</span>
<a name="l01981"></a>01981 <span class="keyword">static</span> <span class="keywordtype">void</span> yyensure_buffer_stack (<span class="keywordtype">void</span>)
<a name="l01982"></a>01982 {
<a name="l01983"></a>01983         <span class="keywordtype">int</span> num_to_alloc;
<a name="l01984"></a>01984     
<a name="l01985"></a>01985         <span class="keywordflow">if</span> (!(yy_buffer_stack)) {
<a name="l01986"></a>01986 
<a name="l01987"></a>01987                 <span class="comment">/* First allocation is just for 2 elements, since we don&#39;t know if this</span>
<a name="l01988"></a>01988 <span class="comment">                 * scanner will even need a stack. We use 2 instead of 1 to avoid an</span>
<a name="l01989"></a>01989 <span class="comment">                 * immediate realloc on the next call.</span>
<a name="l01990"></a>01990 <span class="comment">         */</span>
<a name="l01991"></a>01991                 num_to_alloc = 1;
<a name="l01992"></a>01992                 (yy_buffer_stack) = (<span class="keyword">struct</span> <a class="code" href="structyy__buffer__state.html">yy_buffer_state</a>**)<a class="code" href="verilog__flex_8c.html#a7da304d8ef6c688c0835d35296fe61c2">yyalloc</a>
<a name="l01993"></a>01993                                                                 (num_to_alloc * <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structyy__buffer__state.html">yy_buffer_state</a>*)
<a name="l01994"></a>01994                                                                 );
<a name="l01995"></a>01995                 <span class="keywordflow">if</span> ( ! (yy_buffer_stack) )
<a name="l01996"></a>01996                         <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>( <span class="stringliteral">&quot;out of dynamic memory in yyensure_buffer_stack()&quot;</span> );
<a name="l01997"></a>01997                                                                   
<a name="l01998"></a>01998                 memset((yy_buffer_stack), 0, num_to_alloc * <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structyy__buffer__state.html">yy_buffer_state</a>*));
<a name="l01999"></a>01999                                 
<a name="l02000"></a>02000                 (yy_buffer_stack_max) = num_to_alloc;
<a name="l02001"></a>02001                 (yy_buffer_stack_top) = 0;
<a name="l02002"></a>02002                 <span class="keywordflow">return</span>;
<a name="l02003"></a>02003         }
<a name="l02004"></a>02004 
<a name="l02005"></a>02005         <span class="keywordflow">if</span> ((yy_buffer_stack_top) &gt;= ((yy_buffer_stack_max)) - 1){
<a name="l02006"></a>02006 
<a name="l02007"></a>02007                 <span class="comment">/* Increase the buffer to prepare for a possible push. */</span>
<a name="l02008"></a>02008                 <span class="keywordtype">int</span> grow_size = 8 <span class="comment">/* arbitrary grow size */</span>;
<a name="l02009"></a>02009 
<a name="l02010"></a>02010                 num_to_alloc = (yy_buffer_stack_max) + grow_size;
<a name="l02011"></a>02011                 (yy_buffer_stack) = (<span class="keyword">struct</span> <a class="code" href="structyy__buffer__state.html">yy_buffer_state</a>**)<a class="code" href="verilog__flex_8c.html#abcb4148bc13fe254059384c2fdf472b7">yyrealloc</a>
<a name="l02012"></a>02012                                                                 ((yy_buffer_stack),
<a name="l02013"></a>02013                                                                 num_to_alloc * <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structyy__buffer__state.html">yy_buffer_state</a>*)
<a name="l02014"></a>02014                                                                 );
<a name="l02015"></a>02015                 <span class="keywordflow">if</span> ( ! (yy_buffer_stack) )
<a name="l02016"></a>02016                         <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>( <span class="stringliteral">&quot;out of dynamic memory in yyensure_buffer_stack()&quot;</span> );
<a name="l02017"></a>02017 
<a name="l02018"></a>02018                 <span class="comment">/* zero only the new slots.*/</span>
<a name="l02019"></a>02019                 memset((yy_buffer_stack) + (yy_buffer_stack_max), 0, grow_size * <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structyy__buffer__state.html">yy_buffer_state</a>*));
<a name="l02020"></a>02020                 (yy_buffer_stack_max) = num_to_alloc;
<a name="l02021"></a>02021         }
<a name="l02022"></a>02022 }
<a name="l02023"></a>02023 
<a name="l02030"></a><a class="code" href="verilog__flex_8c.html#af81595b30c0da73f9034ffb511db6388">02030</a> YY_BUFFER_STATE <a class="code" href="verilog__flex_8c.html#af81595b30c0da73f9034ffb511db6388">yy_scan_buffer</a>  (<span class="keywordtype">char</span> * base, <a class="code" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a>  size )
<a name="l02031"></a>02031 {
<a name="l02032"></a>02032         YY_BUFFER_STATE b;
<a name="l02033"></a>02033     
<a name="l02034"></a>02034         <span class="keywordflow">if</span> ( size &lt; 2 ||
<a name="l02035"></a>02035              base[size-2] != <a class="code" href="verilog__flex_8c.html#ab866a64da164ed2d4d444df1ef1fc9b3">YY_END_OF_BUFFER_CHAR</a> ||
<a name="l02036"></a>02036              base[size-1] != <a class="code" href="verilog__flex_8c.html#ab866a64da164ed2d4d444df1ef1fc9b3">YY_END_OF_BUFFER_CHAR</a> )
<a name="l02037"></a>02037                 <span class="comment">/* They forgot to leave room for the EOB&#39;s. */</span>
<a name="l02038"></a>02038                 <span class="keywordflow">return</span> 0;
<a name="l02039"></a>02039 
<a name="l02040"></a>02040         b = (YY_BUFFER_STATE) <a class="code" href="verilog__flex_8c.html#a7da304d8ef6c688c0835d35296fe61c2">yyalloc</a>(<span class="keyword">sizeof</span>( <span class="keyword">struct</span> <a class="code" href="structyy__buffer__state.html">yy_buffer_state</a> )  );
<a name="l02041"></a>02041         <span class="keywordflow">if</span> ( ! b )
<a name="l02042"></a>02042                 <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>( <span class="stringliteral">&quot;out of dynamic memory in yy_scan_buffer()&quot;</span> );
<a name="l02043"></a>02043 
<a name="l02044"></a>02044         b-&gt;<a class="code" href="structyy__buffer__state.html#a48302f5f3477a9c78bbddf56d356ef54">yy_buf_size</a> = size - 2;      <span class="comment">/* &quot;- 2&quot; to take care of EOB&#39;s */</span>
<a name="l02045"></a>02045         b-&gt;<a class="code" href="structyy__buffer__state.html#a58aa927f098b99d99e75da80f9b681ef">yy_buf_pos</a> = b-&gt;<a class="code" href="structyy__buffer__state.html#ad7b8df8d8a4688e57b0b8d3ca75adc85">yy_ch_buf</a> = base;
<a name="l02046"></a>02046         b-&gt;<a class="code" href="structyy__buffer__state.html#a80ce2431c70dc4f89ced487f18449465">yy_is_our_buffer</a> = 0;
<a name="l02047"></a>02047         b-&gt;<a class="code" href="structyy__buffer__state.html#a4843d1422e3276b636d475a3095bd948">yy_input_file</a> = 0;
<a name="l02048"></a>02048         b-&gt;<a class="code" href="structyy__buffer__state.html#a06406208824817acfec2183b79080945">yy_n_chars</a> = b-&gt;<a class="code" href="structyy__buffer__state.html#a48302f5f3477a9c78bbddf56d356ef54">yy_buf_size</a>;
<a name="l02049"></a>02049         b-&gt;<a class="code" href="structyy__buffer__state.html#abf5c70eea75581b58c0ee7bd31b14490">yy_is_interactive</a> = 0;
<a name="l02050"></a>02050         b-&gt;<a class="code" href="structyy__buffer__state.html#a9d60c60af6e1a6f69de16871fd64f85f">yy_at_bol</a> = 1;
<a name="l02051"></a>02051         b-&gt;<a class="code" href="structyy__buffer__state.html#a63d2afbb1d79a3fc63df9e12626f827d">yy_fill_buffer</a> = 0;
<a name="l02052"></a>02052         b-&gt;<a class="code" href="structyy__buffer__state.html#a70fd925d37a2f0454fbd0def675d106c">yy_buffer_status</a> = <a class="code" href="verilog__flex_8c.html#a53579db42834b88199458993912c646d">YY_BUFFER_NEW</a>;
<a name="l02053"></a>02053 
<a name="l02054"></a>02054         <a class="code" href="verilog__flex_8c.html#a3098c48a74ef8fd852f7dd4b3331cbce">yy_switch_to_buffer</a>(b  );
<a name="l02055"></a>02055 
<a name="l02056"></a>02056         <span class="keywordflow">return</span> b;
<a name="l02057"></a>02057 }
<a name="l02058"></a>02058 
<a name="l02067"></a><a class="code" href="verilog__flex_8c.html#aff5cfd2eb6bb46cdfa10a03b294d78a4">02067</a> YY_BUFFER_STATE <a class="code" href="verilog__flex_8c.html#aff5cfd2eb6bb46cdfa10a03b294d78a4">yy_scan_string</a> (<a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <span class="keywordtype">char</span> * yystr )
<a name="l02068"></a>02068 {
<a name="l02069"></a>02069     
<a name="l02070"></a>02070         <span class="keywordflow">return</span> <a class="code" href="verilog__flex_8c.html#a740e4f0abc17205bf25d0da1864fe7b0">yy_scan_bytes</a>(yystr,strlen(yystr) );
<a name="l02071"></a>02071 }
<a name="l02072"></a>02072 
<a name="l02080"></a><a class="code" href="verilog__flex_8c.html#a740e4f0abc17205bf25d0da1864fe7b0">02080</a> YY_BUFFER_STATE <a class="code" href="verilog__flex_8c.html#a740e4f0abc17205bf25d0da1864fe7b0">yy_scan_bytes</a>  (<a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <span class="keywordtype">char</span> * yybytes, <span class="keywordtype">int</span>  _yybytes_len )
<a name="l02081"></a>02081 {
<a name="l02082"></a>02082         YY_BUFFER_STATE b;
<a name="l02083"></a>02083         <span class="keywordtype">char</span> *buf;
<a name="l02084"></a>02084         <a class="code" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a> n;
<a name="l02085"></a>02085         <span class="keywordtype">int</span> i;
<a name="l02086"></a>02086     
<a name="l02087"></a>02087         <span class="comment">/* Get memory for full buffer, including space for trailing EOB&#39;s. */</span>
<a name="l02088"></a>02088         n = _yybytes_len + 2;
<a name="l02089"></a>02089         buf = (<span class="keywordtype">char</span> *) <a class="code" href="verilog__flex_8c.html#a7da304d8ef6c688c0835d35296fe61c2">yyalloc</a>(n  );
<a name="l02090"></a>02090         <span class="keywordflow">if</span> ( ! buf )
<a name="l02091"></a>02091                 <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>( <span class="stringliteral">&quot;out of dynamic memory in yy_scan_bytes()&quot;</span> );
<a name="l02092"></a>02092 
<a name="l02093"></a>02093         <span class="keywordflow">for</span> ( i = 0; i &lt; _yybytes_len; ++i )
<a name="l02094"></a>02094                 buf[i] = yybytes[i];
<a name="l02095"></a>02095 
<a name="l02096"></a>02096         buf[_yybytes_len] = buf[_yybytes_len+1] = <a class="code" href="verilog__flex_8c.html#ab866a64da164ed2d4d444df1ef1fc9b3">YY_END_OF_BUFFER_CHAR</a>;
<a name="l02097"></a>02097 
<a name="l02098"></a>02098         b = <a class="code" href="verilog__flex_8c.html#af81595b30c0da73f9034ffb511db6388">yy_scan_buffer</a>(buf,n );
<a name="l02099"></a>02099         <span class="keywordflow">if</span> ( ! b )
<a name="l02100"></a>02100                 <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>( <span class="stringliteral">&quot;bad buffer in yy_scan_bytes()&quot;</span> );
<a name="l02101"></a>02101 
<a name="l02102"></a>02102         <span class="comment">/* It&#39;s okay to grow etc. this buffer, and we should throw it</span>
<a name="l02103"></a>02103 <span class="comment">         * away when we&#39;re done.</span>
<a name="l02104"></a>02104 <span class="comment">         */</span>
<a name="l02105"></a>02105         b-&gt;<a class="code" href="structyy__buffer__state.html#a80ce2431c70dc4f89ced487f18449465">yy_is_our_buffer</a> = 1;
<a name="l02106"></a>02106 
<a name="l02107"></a>02107         <span class="keywordflow">return</span> b;
<a name="l02108"></a>02108 }
<a name="l02109"></a>02109 
<a name="l02110"></a>02110 <span class="preprocessor">#ifndef YY_EXIT_FAILURE</span>
<a name="l02111"></a><a class="code" href="verilog__flex_8c.html#ae93e67b85c44f6bd31ead14a552a35c8">02111</a> <span class="preprocessor"></span><span class="preprocessor">#define YY_EXIT_FAILURE 2</span>
<a name="l02112"></a>02112 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02113"></a>02113 <span class="preprocessor"></span>
<a name="l02114"></a>02114 <span class="keyword">static</span> <span class="keywordtype">void</span> yy_fatal_error (<a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <span class="keywordtype">char</span>* msg )
<a name="l02115"></a>02115 {
<a name="l02116"></a>02116         (void) fprintf( stderr, <span class="stringliteral">&quot;%s\n&quot;</span>, msg );
<a name="l02117"></a>02117         exit( <a class="code" href="verilog__flex_8c.html#ae93e67b85c44f6bd31ead14a552a35c8">YY_EXIT_FAILURE</a> );
<a name="l02118"></a>02118 }
<a name="l02119"></a>02119 
<a name="l02120"></a>02120 <span class="comment">/* Redefine yyless() so it works in section 3 code. */</span>
<a name="l02121"></a>02121 
<a name="l02122"></a>02122 <span class="preprocessor">#undef yyless</span>
<a name="l02123"></a><a class="code" href="verilog__flex_8c.html#ae65cb72d09db0abdc4b8e8c4d533ab14">02123</a> <span class="preprocessor"></span><span class="preprocessor">#define yyless(n) \</span>
<a name="l02124"></a>02124 <span class="preprocessor">        do \</span>
<a name="l02125"></a>02125 <span class="preprocessor">                { \</span>
<a name="l02126"></a>02126 <span class="preprocessor">                </span><span class="comment">/* Undo effects of setting up yytext. */</span> \
<a name="l02127"></a>02127         int yyless_macro_arg = (n); \
<a name="l02128"></a>02128         YY_LESS_LINENO(yyless_macro_arg);\
<a name="l02129"></a>02129                 yytext[yyleng] = (yy_hold_char); \
<a name="l02130"></a>02130                 (yy_c_buf_p) = yytext + yyless_macro_arg; \
<a name="l02131"></a>02131                 (yy_hold_char) = *(yy_c_buf_p); \
<a name="l02132"></a>02132                 *(yy_c_buf_p) = &#39;\0&#39;; \
<a name="l02133"></a>02133                 yyleng = yyless_macro_arg; \
<a name="l02134"></a>02134                 } \
<a name="l02135"></a>02135         while ( 0 )
<a name="l02136"></a>02136 
<a name="l02137"></a>02137 <span class="comment">/* Accessor  methods (get/set functions) to struct members. */</span>
<a name="l02138"></a>02138 
<a name="l02142"></a><a class="code" href="verilog__flex_8c.html#a3ac85cdab63967ff82c7534d35a42fe6">02142</a> <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a3ac85cdab63967ff82c7534d35a42fe6">yyget_lineno</a>  (<span class="keywordtype">void</span>)
<a name="l02143"></a>02143 {
<a name="l02144"></a>02144         
<a name="l02145"></a>02145     <span class="keywordflow">return</span> yylineno;
<a name="l02146"></a>02146 }
<a name="l02147"></a>02147 
<a name="l02151"></a><a class="code" href="verilog__flex_8c.html#a07cc38fe7bf6439f85eace2335cb889f">02151</a> FILE *<a class="code" href="verilog__flex_8c.html#a07cc38fe7bf6439f85eace2335cb889f">yyget_in</a>  (<span class="keywordtype">void</span>)
<a name="l02152"></a>02152 {
<a name="l02153"></a>02153         <span class="keywordflow">return</span> <a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>;
<a name="l02154"></a>02154 }
<a name="l02155"></a>02155 
<a name="l02159"></a><a class="code" href="verilog__flex_8c.html#a551358cae0f2c14b700b72cb3846d2c4">02159</a> FILE *<a class="code" href="verilog__flex_8c.html#a551358cae0f2c14b700b72cb3846d2c4">yyget_out</a>  (<span class="keywordtype">void</span>)
<a name="l02160"></a>02160 {
<a name="l02161"></a>02161         <span class="keywordflow">return</span> <a class="code" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">yyout</a>;
<a name="l02162"></a>02162 }
<a name="l02163"></a>02163 
<a name="l02167"></a><a class="code" href="verilog__flex_8c.html#a81867b0419accbe7b3c2d59ffb203da9">02167</a> <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a81867b0419accbe7b3c2d59ffb203da9">yyget_leng</a>  (<span class="keywordtype">void</span>)
<a name="l02168"></a>02168 {
<a name="l02169"></a>02169         <span class="keywordflow">return</span> <a class="code" href="verilog__flex_8c.html#a1b5865350b5ca5c1d69f429c2a652953">yyleng</a>;
<a name="l02170"></a>02170 }
<a name="l02171"></a>02171 
<a name="l02176"></a><a class="code" href="verilog__flex_8c.html#ad1489f69c327c150a13bcbeeb9799266">02176</a> <span class="keywordtype">char</span> *<a class="code" href="verilog__flex_8c.html#ad1489f69c327c150a13bcbeeb9799266">yyget_text</a>  (<span class="keywordtype">void</span>)
<a name="l02177"></a>02177 {
<a name="l02178"></a>02178         <span class="keywordflow">return</span> yytext;
<a name="l02179"></a>02179 }
<a name="l02180"></a>02180 
<a name="l02185"></a><a class="code" href="verilog__flex_8c.html#a1c7624d0fc3e3afd1b59fc43650845d0">02185</a> <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a1c7624d0fc3e3afd1b59fc43650845d0">yyset_lineno</a> (<span class="keywordtype">int</span>  line_number )
<a name="l02186"></a>02186 {
<a name="l02187"></a>02187     
<a name="l02188"></a>02188     yylineno = line_number;
<a name="l02189"></a>02189 }
<a name="l02190"></a>02190 
<a name="l02197"></a><a class="code" href="verilog__flex_8c.html#ac698f6825e37dd98360acae6539ac464">02197</a> <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#ac698f6825e37dd98360acae6539ac464">yyset_in</a> (FILE *  in_str )
<a name="l02198"></a>02198 {
<a name="l02199"></a>02199         <a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a> = in_str ;
<a name="l02200"></a>02200 }
<a name="l02201"></a>02201 
<a name="l02202"></a><a class="code" href="verilog__flex_8c.html#a8530eddd2ebe60de741148bad39517a5">02202</a> <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a8530eddd2ebe60de741148bad39517a5">yyset_out</a> (FILE *  out_str )
<a name="l02203"></a>02203 {
<a name="l02204"></a>02204         <a class="code" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">yyout</a> = out_str ;
<a name="l02205"></a>02205 }
<a name="l02206"></a>02206 
<a name="l02207"></a><a class="code" href="verilog__flex_8c.html#a4d4e3dd7e6f1d795e01b61794b31ac34">02207</a> <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#a4d4e3dd7e6f1d795e01b61794b31ac34">yyget_debug</a>  (<span class="keywordtype">void</span>)
<a name="l02208"></a>02208 {
<a name="l02209"></a>02209         <span class="keywordflow">return</span> yy_flex_debug;
<a name="l02210"></a>02210 }
<a name="l02211"></a>02211 
<a name="l02212"></a><a class="code" href="verilog__flex_8c.html#ac571eade4cca933e8ccdf6759c527fe7">02212</a> <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#ac571eade4cca933e8ccdf6759c527fe7">yyset_debug</a> (<span class="keywordtype">int</span>  bdebug )
<a name="l02213"></a>02213 {
<a name="l02214"></a>02214         yy_flex_debug = bdebug ;
<a name="l02215"></a>02215 }
<a name="l02216"></a>02216 
<a name="l02217"></a>02217 <span class="keyword">static</span> <span class="keywordtype">int</span> yy_init_globals (<span class="keywordtype">void</span>)
<a name="l02218"></a>02218 {
<a name="l02219"></a>02219         <span class="comment">/* Initialization is the same as for the non-reentrant scanner.</span>
<a name="l02220"></a>02220 <span class="comment">     * This function is called from yylex_destroy(), so don&#39;t allocate here.</span>
<a name="l02221"></a>02221 <span class="comment">     */</span>
<a name="l02222"></a>02222 
<a name="l02223"></a>02223     (yy_buffer_stack) = 0;
<a name="l02224"></a>02224     (yy_buffer_stack_top) = 0;
<a name="l02225"></a>02225     (yy_buffer_stack_max) = 0;
<a name="l02226"></a>02226     (yy_c_buf_p) = (<span class="keywordtype">char</span> *) 0;
<a name="l02227"></a>02227     (yy_init) = 0;
<a name="l02228"></a>02228     (yy_start) = 0;
<a name="l02229"></a>02229 
<a name="l02230"></a>02230 <span class="comment">/* Defined in main.c */</span>
<a name="l02231"></a>02231 <span class="preprocessor">#ifdef YY_STDINIT</span>
<a name="l02232"></a>02232 <span class="preprocessor"></span>    <a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a> = stdin;
<a name="l02233"></a>02233     <a class="code" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">yyout</a> = stdout;
<a name="l02234"></a>02234 <span class="preprocessor">#else</span>
<a name="l02235"></a>02235 <span class="preprocessor"></span>    <a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a> = (FILE *) 0;
<a name="l02236"></a>02236     <a class="code" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">yyout</a> = (FILE *) 0;
<a name="l02237"></a>02237 <span class="preprocessor">#endif</span>
<a name="l02238"></a>02238 <span class="preprocessor"></span>
<a name="l02239"></a>02239     <span class="comment">/* For future reference: Set errno on error, since we are called by</span>
<a name="l02240"></a>02240 <span class="comment">     * yylex_init()</span>
<a name="l02241"></a>02241 <span class="comment">     */</span>
<a name="l02242"></a>02242     <span class="keywordflow">return</span> 0;
<a name="l02243"></a>02243 }
<a name="l02244"></a>02244 
<a name="l02245"></a>02245 <span class="comment">/* yylex_destroy is for both reentrant and non-reentrant scanners. */</span>
<a name="l02246"></a><a class="code" href="verilog__flex_8c.html#ab596ae57cdabfb4b298edf3dde7cdf04">02246</a> <span class="keywordtype">int</span> <a class="code" href="verilog__flex_8c.html#ab596ae57cdabfb4b298edf3dde7cdf04">yylex_destroy</a>  (<span class="keywordtype">void</span>)
<a name="l02247"></a>02247 {
<a name="l02248"></a>02248     
<a name="l02249"></a>02249     <span class="comment">/* Pop the buffer stack, destroying each element. */</span>
<a name="l02250"></a>02250         <span class="keywordflow">while</span>(<a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a>){
<a name="l02251"></a>02251                 <a class="code" href="verilog__flex_8c.html#ae6ac796aa6c45d433a4b89bf45e6e9dc">yy_delete_buffer</a>(<a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a>  );
<a name="l02252"></a>02252                 <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a> = NULL;
<a name="l02253"></a>02253                 <a class="code" href="verilog__flex_8c.html#a6201ab6be4687a1ebc3120602d05e35a">yypop_buffer_state</a>();
<a name="l02254"></a>02254         }
<a name="l02255"></a>02255 
<a name="l02256"></a>02256         <span class="comment">/* Destroy the stack itself. */</span>
<a name="l02257"></a>02257         <a class="code" href="verilog__flex_8c.html#a70f82d43d4797bb2a50f7678ddbfbda5">yyfree</a>((yy_buffer_stack) );
<a name="l02258"></a>02258         (yy_buffer_stack) = NULL;
<a name="l02259"></a>02259 
<a name="l02260"></a>02260     <span class="comment">/* Reset the globals. This is important in a non-reentrant scanner so the next time</span>
<a name="l02261"></a>02261 <span class="comment">     * yylex() is called, initialization will occur. */</span>
<a name="l02262"></a>02262     yy_init_globals( );
<a name="l02263"></a>02263 
<a name="l02264"></a>02264     <span class="keywordflow">return</span> 0;
<a name="l02265"></a>02265 }
<a name="l02266"></a>02266 
<a name="l02267"></a>02267 <span class="comment">/*</span>
<a name="l02268"></a>02268 <span class="comment"> * Internal utility routines.</span>
<a name="l02269"></a>02269 <span class="comment"> */</span>
<a name="l02270"></a>02270 
<a name="l02271"></a>02271 <span class="preprocessor">#ifndef yytext_ptr</span>
<a name="l02272"></a>02272 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span> yy_flex_strncpy (<span class="keywordtype">char</span>* s1, <a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <span class="keywordtype">char</span> * s2, <span class="keywordtype">int</span> n )
<a name="l02273"></a>02273 {
<a name="l02274"></a>02274         <span class="keyword">register</span> <span class="keywordtype">int</span> i;
<a name="l02275"></a>02275         <span class="keywordflow">for</span> ( i = 0; i &lt; n; ++i )
<a name="l02276"></a>02276                 s1[i] = s2[i];
<a name="l02277"></a>02277 }
<a name="l02278"></a>02278 <span class="preprocessor">#endif</span>
<a name="l02279"></a>02279 <span class="preprocessor"></span>
<a name="l02280"></a>02280 <span class="preprocessor">#ifdef YY_NEED_STRLEN</span>
<a name="l02281"></a>02281 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">int</span> yy_flex_strlen (<a class="code" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a> <span class="keywordtype">char</span> * s )
<a name="l02282"></a>02282 {
<a name="l02283"></a>02283         <span class="keyword">register</span> <span class="keywordtype">int</span> n;
<a name="l02284"></a>02284         <span class="keywordflow">for</span> ( n = 0; s[n]; ++n )
<a name="l02285"></a>02285                 ;
<a name="l02286"></a>02286 
<a name="l02287"></a>02287         <span class="keywordflow">return</span> n;
<a name="l02288"></a>02288 }
<a name="l02289"></a>02289 <span class="preprocessor">#endif</span>
<a name="l02290"></a>02290 <span class="preprocessor"></span>
<a name="l02291"></a><a class="code" href="verilog__flex_8c.html#a7da304d8ef6c688c0835d35296fe61c2">02291</a> <span class="keywordtype">void</span> *<a class="code" href="verilog__flex_8c.html#a7da304d8ef6c688c0835d35296fe61c2">yyalloc</a> (<a class="code" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a>  size )
<a name="l02292"></a>02292 {
<a name="l02293"></a>02293         <span class="keywordflow">return</span> (<span class="keywordtype">void</span> *) malloc( size );
<a name="l02294"></a>02294 }
<a name="l02295"></a>02295 
<a name="l02296"></a><a class="code" href="verilog__flex_8c.html#abcb4148bc13fe254059384c2fdf472b7">02296</a> <span class="keywordtype">void</span> *<a class="code" href="verilog__flex_8c.html#abcb4148bc13fe254059384c2fdf472b7">yyrealloc</a>  (<span class="keywordtype">void</span> * ptr, <a class="code" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a>  size )
<a name="l02297"></a>02297 {
<a name="l02298"></a>02298         <span class="comment">/* The cast to (char *) in the following accommodates both</span>
<a name="l02299"></a>02299 <span class="comment">         * implementations that use char* generic pointers, and those</span>
<a name="l02300"></a>02300 <span class="comment">         * that use void* generic pointers.  It works with the latter</span>
<a name="l02301"></a>02301 <span class="comment">         * because both ANSI C and C++ allow castless assignment from</span>
<a name="l02302"></a>02302 <span class="comment">         * any pointer type to void*, and deal with argument conversions</span>
<a name="l02303"></a>02303 <span class="comment">         * as though doing an assignment.</span>
<a name="l02304"></a>02304 <span class="comment">         */</span>
<a name="l02305"></a>02305         <span class="keywordflow">return</span> (<span class="keywordtype">void</span> *) realloc( (<span class="keywordtype">char</span> *) ptr, size );
<a name="l02306"></a>02306 }
<a name="l02307"></a>02307 
<a name="l02308"></a><a class="code" href="verilog__flex_8c.html#a70f82d43d4797bb2a50f7678ddbfbda5">02308</a> <span class="keywordtype">void</span> <a class="code" href="verilog__flex_8c.html#a70f82d43d4797bb2a50f7678ddbfbda5">yyfree</a> (<span class="keywordtype">void</span> * ptr )
<a name="l02309"></a>02309 {
<a name="l02310"></a>02310         free( (<span class="keywordtype">char</span> *) ptr );   <span class="comment">/* see yyrealloc() for (char *) cast */</span>
<a name="l02311"></a>02311 }
<a name="l02312"></a>02312 
<a name="l02313"></a><a class="code" href="verilog__flex_8c.html#a828cc83270f8f5bb1688e14dd4e28128">02313</a> <span class="preprocessor">#define YYTABLES_NAME &quot;yytables&quot;</span>
<a name="l02314"></a>02314 <span class="preprocessor"></span>
<a name="l02315"></a>02315 <span class="preprocessor">#line 130 &quot;SRC/verilog_flex.l&quot;</span>
<a name="l02316"></a>02316 <span class="preprocessor"></span>
<a name="l02317"></a>02317 
<a name="l02318"></a>02318 
</pre></div></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Wed Mar 3 15:37:02 2010 for ODIN_II by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
