# Generated by Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
autoidx 4025
attribute \keep 1
attribute \hdlname "\\hyperram"
attribute \top 1
attribute \src "hyperram.v:2.1-1094.10"
module \hyperram
  parameter \DEFAULT_TCSH 4
  parameter \DEFAULT_TPRE 4
  parameter \DEFAULT_TACC 6
  parameter \DEFAULT_TPOST 4
  parameter \DEFAULT_TIMEOUT 20
  parameter \FIXED_LATENCY 1
  parameter \DOUBLE_LATENCY 1
  parameter \MIN_TACC 2
  parameter \MIN_TIMEOUT 4
  parameter \S_IDLE 0
  parameter \S_PRE 1
  parameter \S_CA 2
  parameter \S_LATENCY 3
  parameter \S_WRITE 4
  parameter \S_READ 5
  parameter \S_POST 6
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1001$276_CHECK[0:0]$743
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1001$276_EN[0:0]$744
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1005$277_CHECK[0:0]$745
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1005$277_EN[0:0]$746
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1007$278_CHECK[0:0]$747
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1007$278_EN[0:0]$748
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1011$279_CHECK[0:0]$749
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1011$279_EN[0:0]$750
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1013$280_CHECK[0:0]$751
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1013$280_EN[0:0]$752
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1015$281_CHECK[0:0]$753
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1015$281_EN[0:0]$754
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1019$282_CHECK[0:0]$755
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1019$282_EN[0:0]$756
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1022$283_CHECK[0:0]$757
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1022$283_EN[0:0]$758
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1025$284_CHECK[0:0]$759
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1025$284_EN[0:0]$760
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1030$285_CHECK[0:0]$761
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1030$285_EN[0:0]$762
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1033$286_CHECK[0:0]$763
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1033$286_EN[0:0]$764
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1036$287_CHECK[0:0]$765
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1036$287_EN[0:0]$766
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1039$288_CHECK[0:0]$767
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1039$288_EN[0:0]$768
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1042$289_CHECK[0:0]$769
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1042$289_EN[0:0]$770
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1047$290_CHECK[0:0]$771
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1051$291_CHECK[0:0]$773
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1051$291_EN[0:0]$774
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1053$292_CHECK[0:0]$775
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1053$292_EN[0:0]$776
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1057$293_CHECK[0:0]$777
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1057$293_EN[0:0]$778
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1065$295_CHECK[0:0]$781
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1065$295_EN[0:0]$782
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1070$296_CHECK[0:0]$783
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1070$296_EN[0:0]$784
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1073$297_CHECK[0:0]$785
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1073$297_EN[0:0]$786
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1074$298_CHECK[0:0]$787
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1074$298_EN[0:0]$788
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1075$299_CHECK[0:0]$789
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1075$299_EN[0:0]$790
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1076$300_CHECK[0:0]$791
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1076$300_EN[0:0]$792
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1084$301_CHECK[0:0]$793
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1084$301_EN[0:0]$794
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1085$302_CHECK[0:0]$795
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1086$303_CHECK[0:0]$797
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1087$304_CHECK[0:0]$799
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:392$201_EN[0:0]$1681
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:393$203_CHECK[0:0]$1683
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:402$205_CHECK[0:0]$601
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:402$205_EN[0:0]$602
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:405$206_CHECK[0:0]$603
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:405$206_EN[0:0]$604
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:854$235_CHECK[0:0]$661
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:860$236_CHECK[0:0]$663
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:861$237_CHECK[0:0]$665
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:867$238_CHECK[0:0]$667
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:867$238_EN[0:0]$668
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:868$239_CHECK[0:0]$669
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:869$240_CHECK[0:0]$671
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:872$241_CHECK[0:0]$673
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:872$241_EN[0:0]$674
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:874$242_CHECK[0:0]$675
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:874$242_EN[0:0]$676
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:877$243_CHECK[0:0]$677
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:877$243_EN[0:0]$678
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:879$244_CHECK[0:0]$679
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:879$244_EN[0:0]$680
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:879$245_CHECK[0:0]$681
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:881$246_CHECK[0:0]$683
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:889$247_CHECK[0:0]$685
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:889$247_EN[0:0]$686
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:891$248_CHECK[0:0]$687
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:891$248_EN[0:0]$688
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:893$249_CHECK[0:0]$689
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:893$249_EN[0:0]$690
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:907$250_CHECK[0:0]$691
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:907$250_EN[0:0]$692
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:923$251_CHECK[0:0]$693
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:923$251_EN[0:0]$694
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:925$252_CHECK[0:0]$695
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:925$252_EN[0:0]$696
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:929$253_CHECK[0:0]$697
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:929$253_EN[0:0]$698
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:931$254_CHECK[0:0]$699
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:931$254_EN[0:0]$700
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:937$255_CHECK[0:0]$701
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:937$255_EN[0:0]$702
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:939$256_CHECK[0:0]$703
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:939$256_EN[0:0]$704
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:944$257_CHECK[0:0]$705
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:944$257_EN[0:0]$706
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:945$258_CHECK[0:0]$707
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:946$259_CHECK[0:0]$709
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:947$260_CHECK[0:0]$711
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:949$261_CHECK[0:0]$713
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:949$261_EN[0:0]$714
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:955$262_CHECK[0:0]$715
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:955$262_EN[0:0]$716
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:959$263_CHECK[0:0]$717
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:959$263_EN[0:0]$718
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:962$264_CHECK[0:0]$719
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:962$264_EN[0:0]$720
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:965$265_CHECK[0:0]$721
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:965$265_EN[0:0]$722
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:968$266_CHECK[0:0]$723
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:968$266_EN[0:0]$724
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:971$267_CHECK[0:0]$725
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:971$267_EN[0:0]$726
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:974$268_CHECK[0:0]$727
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:974$268_EN[0:0]$728
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:977$269_CHECK[0:0]$729
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:977$269_EN[0:0]$730
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:980$270_CHECK[0:0]$731
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:980$270_EN[0:0]$732
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:983$271_CHECK[0:0]$733
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:983$271_EN[0:0]$734
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:986$272_CHECK[0:0]$735
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:986$272_EN[0:0]$736
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:992$273_CHECK[0:0]$737
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:992$273_EN[0:0]$738
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:995$274_CHECK[0:0]$739
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:995$274_EN[0:0]$740
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:998$275_CHECK[0:0]$741
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:998$275_EN[0:0]$742
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$past$hyperram.v:1064$182$0[0:0]$582
  attribute \src "hyperram.v:116.1-263.4"
  wire width 48 $0\CA_r[47:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\bus_clk_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 3 $0\bus_state_r[2:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\busy_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 6 $0\cycle_cnt_r[5:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire width 32 $0\datar_r[31:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 32 $0\dataw_r[31:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\double_latency_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\fixed_latency_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire width 3 $0\read_cnt_r[2:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\read_timeout_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\rwds_2x_latency_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\rwds_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\sel_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tacc_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tcsh_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tpost_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tpre_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 5 $0\trmax_r[4:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\valid_r[0:0]
  wire width 2 $add$hyperram.v:1005$1522_Y
  wire width 2 $add$hyperram.v:1007$1529_Y
  wire width 4 $add$hyperram.v:1065$1632_Y
  wire width 7 $add$hyperram.v:992$1485_Y
  wire $and$hyperram.v:0$1447_Y
  wire $and$hyperram.v:0$801_Y
  wire $auto$clk2fflogic.cc:156:execute$3509
  wire $auto$clk2fflogic.cc:156:execute$3519
  wire width 3 $auto$clk2fflogic.cc:156:execute$3529
  wire $auto$clk2fflogic.cc:156:execute$3539
  wire width 32 $auto$clk2fflogic.cc:156:execute$3549
  wire width 4 $auto$clk2fflogic.cc:156:execute$3559
  wire width 4 $auto$clk2fflogic.cc:156:execute$3569
  wire width 4 $auto$clk2fflogic.cc:156:execute$3579
  wire width 4 $auto$clk2fflogic.cc:156:execute$3589
  wire width 5 $auto$clk2fflogic.cc:156:execute$3599
  wire $auto$clk2fflogic.cc:156:execute$3609
  wire $auto$clk2fflogic.cc:156:execute$3619
  wire width 32 $auto$clk2fflogic.cc:156:execute$3629
  wire width 48 $auto$clk2fflogic.cc:156:execute$3639
  wire width 4 $auto$clk2fflogic.cc:156:execute$3649
  wire $auto$clk2fflogic.cc:156:execute$3659
  wire $auto$clk2fflogic.cc:156:execute$3669
  wire width 3 $auto$clk2fflogic.cc:156:execute$3679
  wire $auto$clk2fflogic.cc:156:execute$3689
  wire width 6 $auto$clk2fflogic.cc:156:execute$3699
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:168:execute$3511
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$3561
  wire $auto$clk2fflogic.cc:192:execute$3515
  wire $auto$clk2fflogic.cc:192:execute$3525
  wire width 3 $auto$clk2fflogic.cc:192:execute$3535
  wire $auto$clk2fflogic.cc:192:execute$3545
  wire width 32 $auto$clk2fflogic.cc:192:execute$3555
  wire width 4 $auto$clk2fflogic.cc:192:execute$3565
  wire width 4 $auto$clk2fflogic.cc:192:execute$3575
  wire width 4 $auto$clk2fflogic.cc:192:execute$3585
  wire width 4 $auto$clk2fflogic.cc:192:execute$3595
  wire width 5 $auto$clk2fflogic.cc:192:execute$3605
  wire $auto$clk2fflogic.cc:192:execute$3615
  wire $auto$clk2fflogic.cc:192:execute$3625
  wire width 32 $auto$clk2fflogic.cc:192:execute$3635
  wire width 48 $auto$clk2fflogic.cc:192:execute$3645
  wire width 4 $auto$clk2fflogic.cc:192:execute$3655
  wire $auto$clk2fflogic.cc:192:execute$3665
  wire $auto$clk2fflogic.cc:192:execute$3675
  wire width 3 $auto$clk2fflogic.cc:192:execute$3685
  wire $auto$clk2fflogic.cc:192:execute$3695
  wire width 6 $auto$clk2fflogic.cc:192:execute$3705
  wire $auto$rtlil.cc:2167:Eqx$3514
  wire $auto$rtlil.cc:2167:Eqx$3564
  wire $auto$rtlil.cc:2817:Anyseq$3710
  wire $auto$rtlil.cc:2817:Anyseq$3712
  wire $auto$rtlil.cc:2817:Anyseq$3714
  wire $auto$rtlil.cc:2817:Anyseq$3716
  wire $auto$rtlil.cc:2817:Anyseq$3718
  wire $auto$rtlil.cc:2817:Anyseq$3720
  wire $auto$rtlil.cc:2817:Anyseq$3722
  wire $auto$rtlil.cc:2817:Anyseq$3724
  wire $auto$rtlil.cc:2817:Anyseq$3726
  wire $auto$rtlil.cc:2817:Anyseq$3728
  wire $auto$rtlil.cc:2817:Anyseq$3730
  wire $auto$rtlil.cc:2817:Anyseq$3732
  wire $auto$rtlil.cc:2817:Anyseq$3734
  wire $auto$rtlil.cc:2817:Anyseq$3736
  wire $auto$rtlil.cc:2817:Anyseq$3738
  wire $auto$rtlil.cc:2817:Anyseq$3740
  wire $auto$rtlil.cc:2817:Anyseq$3742
  wire $auto$rtlil.cc:2817:Anyseq$3744
  wire $auto$rtlil.cc:2817:Anyseq$3746
  wire $auto$rtlil.cc:2817:Anyseq$3748
  wire $auto$rtlil.cc:2817:Anyseq$3750
  wire $auto$rtlil.cc:2817:Anyseq$3752
  wire $auto$rtlil.cc:2817:Anyseq$3754
  wire $auto$rtlil.cc:2817:Anyseq$3756
  wire $auto$rtlil.cc:2817:Anyseq$3758
  wire $auto$rtlil.cc:2817:Anyseq$3760
  wire $auto$rtlil.cc:2817:Anyseq$3762
  wire $auto$rtlil.cc:2817:Anyseq$3764
  wire $auto$rtlil.cc:2817:Anyseq$3766
  wire $auto$rtlil.cc:2817:Anyseq$3768
  wire $auto$rtlil.cc:2817:Anyseq$3770
  wire $auto$rtlil.cc:2817:Anyseq$3772
  wire $auto$rtlil.cc:2817:Anyseq$3774
  wire $auto$rtlil.cc:2817:Anyseq$3776
  wire $auto$rtlil.cc:2817:Anyseq$3778
  wire $auto$rtlil.cc:2817:Anyseq$3780
  wire $auto$rtlil.cc:2817:Anyseq$3782
  wire $auto$rtlil.cc:2817:Anyseq$3784
  wire $auto$rtlil.cc:2817:Anyseq$3786
  wire $auto$rtlil.cc:2817:Anyseq$3788
  wire $auto$rtlil.cc:2817:Anyseq$3790
  wire $auto$rtlil.cc:2817:Anyseq$3792
  wire $auto$rtlil.cc:2817:Anyseq$3794
  wire $auto$rtlil.cc:2817:Anyseq$3796
  wire $auto$rtlil.cc:2817:Anyseq$3798
  wire $auto$rtlil.cc:2817:Anyseq$3800
  wire $auto$rtlil.cc:2817:Anyseq$3802
  wire $auto$rtlil.cc:2817:Anyseq$3804
  wire $auto$rtlil.cc:2817:Anyseq$3806
  wire $auto$rtlil.cc:2817:Anyseq$3808
  wire $auto$rtlil.cc:2817:Anyseq$3810
  wire $auto$rtlil.cc:2817:Anyseq$3812
  wire $auto$rtlil.cc:2817:Anyseq$3814
  wire $auto$rtlil.cc:2817:Anyseq$3816
  wire $auto$rtlil.cc:2817:Anyseq$3818
  wire $auto$rtlil.cc:2817:Anyseq$3820
  wire $auto$rtlil.cc:2817:Anyseq$3822
  wire $auto$rtlil.cc:2817:Anyseq$3824
  wire $auto$rtlil.cc:2817:Anyseq$3826
  wire $auto$rtlil.cc:2817:Anyseq$3828
  wire $auto$rtlil.cc:2817:Anyseq$3830
  wire $auto$rtlil.cc:2817:Anyseq$3832
  wire $auto$rtlil.cc:2817:Anyseq$3834
  wire $auto$rtlil.cc:2817:Anyseq$3836
  wire $auto$rtlil.cc:2817:Anyseq$3838
  wire $auto$rtlil.cc:2817:Anyseq$3840
  wire $auto$rtlil.cc:2817:Anyseq$3842
  wire $auto$rtlil.cc:2817:Anyseq$3844
  wire $auto$rtlil.cc:2817:Anyseq$3846
  wire $auto$rtlil.cc:2817:Anyseq$3848
  wire $auto$rtlil.cc:2817:Anyseq$3850
  wire $auto$rtlil.cc:2817:Anyseq$3852
  wire $auto$rtlil.cc:2817:Anyseq$3854
  wire $auto$rtlil.cc:2817:Anyseq$3856
  wire $auto$rtlil.cc:2817:Anyseq$3858
  wire $auto$rtlil.cc:2817:Anyseq$3860
  wire $auto$rtlil.cc:2817:Anyseq$3862
  wire $auto$rtlil.cc:2817:Anyseq$3864
  wire $auto$rtlil.cc:2817:Anyseq$3866
  wire $auto$rtlil.cc:2817:Anyseq$3868
  wire $auto$rtlil.cc:2817:Anyseq$3870
  wire $auto$rtlil.cc:2817:Anyseq$3872
  wire $auto$rtlil.cc:2817:Anyseq$3874
  wire $auto$rtlil.cc:2817:Anyseq$3876
  wire $auto$rtlil.cc:2817:Anyseq$3878
  wire $auto$rtlil.cc:2817:Anyseq$3880
  wire $auto$rtlil.cc:2817:Anyseq$3882
  wire $auto$rtlil.cc:2817:Anyseq$3884
  wire $auto$rtlil.cc:2817:Anyseq$3886
  wire $auto$rtlil.cc:2817:Anyseq$3888
  wire $auto$rtlil.cc:2817:Anyseq$3890
  wire $auto$rtlil.cc:2817:Anyseq$3892
  wire $auto$rtlil.cc:2817:Anyseq$3894
  wire $auto$rtlil.cc:2817:Anyseq$3896
  wire $auto$rtlil.cc:2817:Anyseq$3898
  wire $auto$rtlil.cc:2817:Anyseq$3900
  wire $auto$rtlil.cc:2817:Anyseq$3902
  wire $auto$rtlil.cc:2817:Anyseq$3904
  wire $auto$rtlil.cc:2817:Anyseq$3906
  wire $auto$rtlil.cc:2817:Anyseq$3908
  wire $auto$rtlil.cc:2817:Anyseq$3910
  wire $auto$rtlil.cc:2817:Anyseq$3912
  wire $auto$rtlil.cc:2817:Anyseq$3914
  wire $auto$rtlil.cc:2817:Anyseq$3916
  wire $auto$rtlil.cc:2817:Anyseq$3918
  wire $auto$rtlil.cc:2817:Anyseq$3920
  wire $auto$rtlil.cc:2817:Anyseq$3922
  wire $auto$rtlil.cc:2817:Anyseq$3924
  wire $auto$rtlil.cc:2817:Anyseq$3926
  wire $auto$rtlil.cc:2817:Anyseq$3928
  wire $auto$rtlil.cc:2817:Anyseq$3930
  wire $auto$rtlil.cc:2817:Anyseq$3932
  wire $auto$rtlil.cc:2817:Anyseq$3934
  wire $auto$rtlil.cc:2817:Anyseq$3936
  wire $auto$rtlil.cc:2817:Anyseq$3938
  wire $auto$rtlil.cc:2817:Anyseq$3940
  wire $auto$rtlil.cc:2817:Anyseq$3942
  wire $auto$rtlil.cc:2817:Anyseq$3944
  wire $auto$rtlil.cc:2817:Anyseq$3946
  wire $auto$rtlil.cc:2817:Anyseq$3948
  wire $auto$rtlil.cc:2817:Anyseq$3950
  wire $auto$rtlil.cc:2817:Anyseq$3952
  wire $auto$rtlil.cc:2817:Anyseq$3954
  wire $auto$rtlil.cc:2817:Anyseq$3956
  wire $auto$rtlil.cc:2817:Anyseq$3958
  wire $auto$rtlil.cc:2817:Anyseq$3960
  wire $auto$rtlil.cc:2817:Anyseq$3962
  wire $auto$rtlil.cc:2817:Anyseq$3964
  wire $auto$rtlil.cc:2817:Anyseq$3966
  wire $auto$rtlil.cc:2817:Anyseq$3968
  wire $auto$rtlil.cc:2817:Anyseq$3970
  wire $auto$rtlil.cc:2817:Anyseq$3972
  wire $auto$rtlil.cc:2817:Anyseq$3974
  wire $auto$rtlil.cc:2817:Anyseq$3976
  wire $auto$rtlil.cc:2817:Anyseq$3978
  wire $auto$rtlil.cc:2817:Anyseq$3980
  wire $auto$rtlil.cc:2817:Anyseq$3982
  wire $auto$rtlil.cc:2817:Anyseq$3984
  wire $auto$rtlil.cc:2817:Anyseq$3986
  wire $auto$rtlil.cc:2817:Anyseq$3988
  wire $auto$rtlil.cc:2817:Anyseq$3990
  wire $auto$rtlil.cc:2817:Anyseq$3992
  wire $auto$rtlil.cc:2817:Anyseq$3994
  wire $auto$rtlil.cc:2817:Anyseq$3996
  wire $auto$rtlil.cc:2817:Anyseq$3998
  wire $auto$rtlil.cc:2817:Anyseq$4000
  wire $auto$rtlil.cc:2817:Anyseq$4002
  wire $auto$rtlil.cc:2817:Anyseq$4004
  wire $auto$rtlil.cc:2817:Anyseq$4006
  wire $auto$rtlil.cc:2817:Anyseq$4008
  wire $auto$rtlil.cc:2817:Anyseq$4010
  attribute \src "hyperram.v:335.66-335.85"
  wire width 32 $auto$wreduce.cc:454:run$3493
  attribute \src "hyperram.v:1005.97-1005.105"
  wire width 32 $auto$wreduce.cc:454:run$3494
  attribute \src "hyperram.v:1005.55-1005.81"
  wire width 32 $auto$wreduce.cc:454:run$3495
  attribute \src "hyperram.v:1005.55-1005.90"
  wire width 32 $auto$wreduce.cc:454:run$3496
  attribute \src "hyperram.v:1007.54-1007.81"
  wire width 32 $auto$wreduce.cc:454:run$3497
  attribute \src "hyperram.v:1007.54-1007.90"
  wire width 32 $auto$wreduce.cc:454:run$3498
  attribute \src "hyperram.v:1011.51-1011.62"
  wire width 32 $auto$wreduce.cc:454:run$3499
  attribute \src "hyperram.v:894.44-894.57"
  wire width 32 $auto$wreduce.cc:454:run$3500
  wire width 3 $auto$wreduce.cc:454:run$3502
  attribute \src "hyperram.v:1005.55-1005.94"
  wire width 32 $auto$wreduce.cc:454:run$3503
  attribute \src "hyperram.v:143.21-143.36"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$3504
  attribute \src "hyperram.v:89.43-89.62"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$3505
  attribute \src "hyperram.v:91.43-91.66"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$3506
  attribute \src "hyperram.v:89.22-89.95"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$3507
  attribute \src "hyperram.v:97.22-97.96"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$3508
  attribute \src "hyperram.v:1000.24-1000.50"
  wire $eq$hyperram.v:1000$1509_Y
  attribute \src "hyperram.v:1000.56-1000.78"
  wire $eq$hyperram.v:1000$1511_Y
  attribute \src "hyperram.v:1001.35-1001.51"
  wire $eq$hyperram.v:1001$1513_Y
  attribute \src "hyperram.v:1003.56-1003.80"
  wire $eq$hyperram.v:1003$1520_Y
  attribute \src "hyperram.v:1005.40-1005.105"
  wire $eq$hyperram.v:1005$1528_Y
  attribute \src "hyperram.v:1007.39-1007.105"
  wire $eq$hyperram.v:1007$1535_Y
  attribute \src "hyperram.v:1010.24-1010.55"
  wire $eq$hyperram.v:1010$1540_Y
  attribute \src "hyperram.v:1010.61-1010.82"
  wire $eq$hyperram.v:1010$1542_Y
  attribute \src "hyperram.v:1011.36-1011.66"
  wire $eq$hyperram.v:1011$1546_Y
  attribute \src "hyperram.v:1013.38-1013.53"
  wire $eq$hyperram.v:1013$1547_Y
  attribute \src "hyperram.v:1015.38-1015.53"
  wire $eq$hyperram.v:1015$1548_Y
  attribute \src "hyperram.v:1019.36-1019.52"
  wire $eq$hyperram.v:1019$1557_Y
  attribute \src "hyperram.v:1021.25-1021.54"
  wire $eq$hyperram.v:1021$1562_Y
  attribute \src "hyperram.v:1021.60-1021.88"
  wire $eq$hyperram.v:1021$1563_Y
  attribute \src "hyperram.v:1021.95-1021.116"
  wire $eq$hyperram.v:1021$1566_Y
  attribute \src "hyperram.v:1022.32-1022.54"
  wire $eq$hyperram.v:1022$1568_Y
  attribute \src "hyperram.v:1024.24-1024.52"
  wire $eq$hyperram.v:1024$1573_Y
  attribute \src "hyperram.v:1024.58-1024.79"
  wire $eq$hyperram.v:1024$1575_Y
  attribute \src "hyperram.v:1025.32-1025.53"
  wire $eq$hyperram.v:1025$1577_Y
  attribute \src "hyperram.v:1032.24-1032.52"
  wire $eq$hyperram.v:1032$1585_Y
  attribute \src "hyperram.v:1050.9-1050.32"
  wire $eq$hyperram.v:1050$1610_Y
  attribute \src "hyperram.v:1056.8-1056.27"
  wire $eq$hyperram.v:1056$1614_Y
  attribute \src "hyperram.v:1065.33-1065.68"
  wire $eq$hyperram.v:1065$1633_Y
  attribute \src "hyperram.v:1073.16-1073.41"
  wire $eq$hyperram.v:1073$1641_Y
  attribute \src "hyperram.v:1074.16-1074.41"
  wire $eq$hyperram.v:1074$1642_Y
  attribute \src "hyperram.v:1075.16-1075.41"
  wire $eq$hyperram.v:1075$1643_Y
  attribute \src "hyperram.v:1076.16-1076.41"
  wire $eq$hyperram.v:1076$1644_Y
  attribute \src "hyperram.v:1084.29-1084.53"
  wire $eq$hyperram.v:1084$1658_Y
  attribute \src "hyperram.v:1085.26-1085.47"
  wire $eq$hyperram.v:1085$1659_Y
  attribute \src "hyperram.v:1086.29-1086.60"
  wire $eq$hyperram.v:1086$1660_Y
  attribute \src "hyperram.v:1087.28-1087.53"
  wire $eq$hyperram.v:1087$1662_Y
  attribute \src "hyperram.v:240.10-240.26"
  wire $eq$hyperram.v:240$351_Y
  attribute \src "hyperram.v:240.32-240.47"
  wire $eq$hyperram.v:240$352_Y
  attribute \src "hyperram.v:297.9-297.25"
  wire $eq$hyperram.v:297$375_Y
  attribute \src "hyperram.v:432.13-432.33"
  wire $eq$hyperram.v:432$833_Y
  attribute \src "hyperram.v:726.13-726.25"
  wire $eq$hyperram.v:726$1196_Y
  attribute \src "hyperram.v:855.11-855.33"
  wire $eq$hyperram.v:855$1351_Y
  attribute \src "hyperram.v:867.24-867.47"
  wire $eq$hyperram.v:867$1361_Y
  attribute \src "hyperram.v:868.24-868.47"
  wire $eq$hyperram.v:868$1362_Y
  attribute \src "hyperram.v:869.25-869.50"
  wire $eq$hyperram.v:869$1363_Y
  attribute \src "hyperram.v:872.27-872.52"
  wire $eq$hyperram.v:872$1365_Y
  attribute \src "hyperram.v:877.26-877.49"
  wire $eq$hyperram.v:877$1368_Y
  attribute \src "hyperram.v:879.26-879.44"
  wire $eq$hyperram.v:879$1369_Y
  attribute \src "hyperram.v:881.12-881.53"
  wire $eq$hyperram.v:881$1370_Y
  attribute \src "hyperram.v:882.12-882.55"
  wire $eq$hyperram.v:882$1371_Y
  attribute \src "hyperram.v:894.12-894.58"
  wire $eq$hyperram.v:894$1381_Y
  attribute \src "hyperram.v:908.12-908.61"
  wire $eq$hyperram.v:908$1385_Y
  attribute \src "hyperram.v:929.30-929.62"
  wire $eq$hyperram.v:929$1396_Y
  attribute \src "hyperram.v:949.30-949.58"
  wire $eq$hyperram.v:949$1406_Y
  attribute \src "hyperram.v:961.7-961.34"
  wire $eq$hyperram.v:961$1415_Y
  attribute \src "hyperram.v:982.24-982.46"
  wire $eq$hyperram.v:982$1460_Y
  attribute \src "hyperram.v:991.24-991.57"
  wire $eq$hyperram.v:991$1481_Y
  attribute \src "hyperram.v:992.27-992.64"
  wire $eq$hyperram.v:992$1486_Y
  attribute \src "hyperram.v:995.31-995.52"
  wire $eq$hyperram.v:995$1495_Y
  attribute \src "hyperram.v:998.30-998.46"
  wire $eq$hyperram.v:998$1504_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1001$276_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1001$276_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1005$277_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1005$277_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1007$278_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1007$278_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1011$279_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1011$279_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1013$280_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1013$280_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1015$281_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1015$281_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1019$282_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1019$282_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1022$283_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1022$283_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1025$284_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1025$284_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1030$285_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1033$286_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1033$286_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1036$287_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1036$287_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$288_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$288_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1042$289_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1042$289_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1047$290_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1051$291_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1051$291_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1053$292_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1053$292_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$293_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$293_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1065$295_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1065$295_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1070$296_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1070$296_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1073$297_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1073$297_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1074$298_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1074$298_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1075$299_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1075$299_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1076$300_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1076$300_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1084$301_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1084$301_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1085$302_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1086$303_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1087$304_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:402$205_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:402$205_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:405$206_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:405$206_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$235_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$235_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:860$236_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:861$237_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:867$238_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:867$238_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:868$239_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:869$240_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:872$241_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:872$241_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:874$242_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:874$242_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:877$243_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:877$243_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$244_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$244_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$245_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:881$246_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$247_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$247_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$248_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$248_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$249_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$249_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:907$250_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:907$250_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:923$251_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:923$251_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:925$252_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:925$252_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$253_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$253_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$254_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$254_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$255_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$255_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:939$256_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:939$256_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$257_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$257_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:945$258_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:946$259_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:947$260_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:949$261_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:949$261_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:955$262_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:955$262_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$263_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$263_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$264_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$264_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$265_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$265_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$266_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$266_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:971$267_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:971$267_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$268_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$268_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:977$269_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:977$269_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:980$270_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:980$270_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:983$271_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:983$271_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:986$272_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:986$272_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:992$273_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:992$273_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:995$274_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:995$274_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:998$275_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:998$275_EN
  attribute \src "hyperram.v:172.17-172.35"
  wire $ge$hyperram.v:172$336_Y
  attribute \src "hyperram.v:174.18-174.40"
  wire $ge$hyperram.v:174$339_Y
  attribute \src "hyperram.v:860.24-860.42"
  wire $ge$hyperram.v:860$1354_Y
  attribute \src "hyperram.v:861.25-861.47"
  wire $ge$hyperram.v:861$1355_Y
  attribute \src "hyperram.v:871.8-871.37"
  wire $ge$hyperram.v:871$1364_Y
  attribute \src "hyperram.v:876.8-876.33"
  wire $ge$hyperram.v:876$1367_Y
  attribute \src "hyperram.v:1000.7-1000.12"
  wire $logic_and$hyperram.v:1000$1508_Y
  attribute \src "hyperram.v:1000.7-1000.51"
  wire $logic_and$hyperram.v:1000$1510_Y
  attribute \src "hyperram.v:1000.7-1000.79"
  wire $logic_and$hyperram.v:1000$1512_Y
  attribute \src "hyperram.v:1003.7-1003.81"
  wire $logic_and$hyperram.v:1003$1521_Y
  attribute \src "hyperram.v:1010.7-1010.56"
  wire $logic_and$hyperram.v:1010$1541_Y
  attribute \src "hyperram.v:1010.7-1010.83"
  wire $logic_and$hyperram.v:1010$1543_Y
  attribute \src "hyperram.v:1018.7-1018.84"
  wire $logic_and$hyperram.v:1018$1556_Y
  attribute \src "hyperram.v:1021.7-1021.90"
  wire $logic_and$hyperram.v:1021$1565_Y
  attribute \src "hyperram.v:1021.7-1021.117"
  wire $logic_and$hyperram.v:1021$1567_Y
  attribute \src "hyperram.v:1024.7-1024.53"
  wire $logic_and$hyperram.v:1024$1574_Y
  attribute \src "hyperram.v:1024.7-1024.80"
  wire $logic_and$hyperram.v:1024$1576_Y
  attribute \src "hyperram.v:1029.6-1029.28"
  wire $logic_and$hyperram.v:1029$1579_Y
  attribute \src "hyperram.v:1032.7-1032.53"
  wire $logic_and$hyperram.v:1032$1586_Y
  attribute \src "hyperram.v:1032.7-1032.96"
  wire $logic_and$hyperram.v:1032$1589_Y
  attribute \src "hyperram.v:1035.7-1035.64"
  wire $logic_and$hyperram.v:1035$1593_Y
  attribute \src "hyperram.v:1038.7-1038.47"
  wire $logic_and$hyperram.v:1038$1596_Y
  attribute \src "hyperram.v:1038.7-1038.81"
  wire $logic_and$hyperram.v:1038$1598_Y
  attribute \src "hyperram.v:1038.7-1038.104"
  wire $logic_and$hyperram.v:1038$1600_Y
  attribute \src "hyperram.v:1038.7-1038.122"
  wire $logic_and$hyperram.v:1038$1601_Y
  attribute \src "hyperram.v:1049.7-1049.64"
  wire $logic_and$hyperram.v:1049$1609_Y
  attribute \src "hyperram.v:1050.8-1050.61"
  wire $logic_and$hyperram.v:1050$1612_Y
  attribute \src "hyperram.v:1056.91-1056.136"
  wire $logic_and$hyperram.v:1056$1620_Y
  attribute \src "hyperram.v:1064.7-1064.65"
  wire $logic_and$hyperram.v:1064$1628_Y
  attribute \src "hyperram.v:1064.7-1064.102"
  wire $logic_and$hyperram.v:1064$1629_Y
  attribute \src "hyperram.v:1064.7-1064.134"
  wire $logic_and$hyperram.v:1064$1631_Y
  attribute \src "hyperram.v:1068.7-1068.62"
  wire $logic_and$hyperram.v:1068$1636_Y
  attribute \src "hyperram.v:1068.7-1068.99"
  wire $logic_and$hyperram.v:1068$1638_Y
  attribute \src "hyperram.v:1082.6-1082.35"
  wire $logic_and$hyperram.v:1082$1646_Y
  attribute \src "hyperram.v:1082.6-1082.45"
  wire $logic_and$hyperram.v:1082$1648_Y
  attribute \src "hyperram.v:1083.7-1083.75"
  wire $logic_and$hyperram.v:1083$1655_Y
  attribute \src "hyperram.v:1083.7-1083.86"
  wire $logic_and$hyperram.v:1083$1657_Y
  attribute \src "hyperram.v:145.9-145.31"
  wire $logic_and$hyperram.v:145$328_Y
  attribute \src "hyperram.v:164.9-164.62"
  wire $logic_and$hyperram.v:164$335_Y
  attribute \src "hyperram.v:245.24-245.63"
  wire $logic_and$hyperram.v:245$356_Y
  attribute \src "hyperram.v:270.21-270.70"
  wire $logic_and$hyperram.v:270$363_Y
  attribute \src "hyperram.v:270.21-270.97"
  wire $logic_and$hyperram.v:270$365_Y
  attribute \src "hyperram.v:270.103-270.146"
  wire $logic_and$hyperram.v:270$368_Y
  attribute \src "hyperram.v:309.10-309.37"
  wire $logic_and$hyperram.v:309$377_Y
  attribute \src "hyperram.v:309.43-309.66"
  wire $logic_and$hyperram.v:309$378_Y
  attribute \src "hyperram.v:335.21-335.62"
  wire $logic_and$hyperram.v:335$390_Y
  attribute \src "hyperram.v:402.10-402.15"
  wire $logic_and$hyperram.v:402$804_Y
  attribute \src "hyperram.v:402.26-402.31"
  wire $logic_and$hyperram.v:402$808_Y
  attribute \src "hyperram.v:403.17-403.22"
  wire $logic_and$hyperram.v:403$813_Y
  attribute \src "hyperram.v:866.7-866.63"
  wire $logic_and$hyperram.v:866$1360_Y
  attribute \src "hyperram.v:954.6-954.34"
  wire $logic_and$hyperram.v:954$1407_Y
  attribute \src "hyperram.v:965.64-965.102"
  wire $logic_and$hyperram.v:965$1422_Y
  attribute \src "hyperram.v:971.115-971.149"
  wire $logic_and$hyperram.v:971$1437_Y
  attribute \src "hyperram.v:979.7-979.48"
  wire $logic_and$hyperram.v:979$1452_Y
  attribute \src "hyperram.v:979.7-979.82"
  wire $logic_and$hyperram.v:979$1454_Y
  attribute \src "hyperram.v:982.7-982.47"
  wire $logic_and$hyperram.v:982$1461_Y
  attribute \src "hyperram.v:982.7-982.81"
  wire $logic_and$hyperram.v:982$1463_Y
  attribute \src "hyperram.v:985.7-985.82"
  wire $logic_and$hyperram.v:985$1472_Y
  attribute \src "hyperram.v:985.7-985.99"
  wire $logic_and$hyperram.v:985$1473_Y
  attribute \src "hyperram.v:991.7-991.58"
  wire $logic_and$hyperram.v:991$1482_Y
  attribute \src "hyperram.v:991.7-991.85"
  wire $logic_and$hyperram.v:991$1484_Y
  attribute \src "hyperram.v:994.7-994.79"
  wire $logic_and$hyperram.v:994$1494_Y
  attribute \src "hyperram.v:997.7-997.52"
  wire $logic_and$hyperram.v:997$1501_Y
  attribute \src "hyperram.v:997.7-997.77"
  wire $logic_and$hyperram.v:997$1503_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1448_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$803_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$806_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$812_Y
  attribute \src "hyperram.v:1029.22-1029.28"
  wire $logic_not$hyperram.v:1029$1578_Y
  attribute \src "hyperram.v:1032.80-1032.95"
  wire $logic_not$hyperram.v:1032$1587_Y
  attribute \src "hyperram.v:1038.7-1038.20"
  wire $logic_not$hyperram.v:1038$1594_Y
  attribute \src "hyperram.v:1038.85-1038.104"
  wire $logic_not$hyperram.v:1038$1599_Y
  attribute \src "hyperram.v:1053.33-1053.48"
  wire $logic_not$hyperram.v:1053$1613_Y
  attribute \src "hyperram.v:1083.79-1083.86"
  wire $logic_not$hyperram.v:1083$1656_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $logic_not$hyperram.v:164$331_Y
  attribute \src "hyperram.v:270.101-270.147"
  wire $logic_not$hyperram.v:270$369_Y
  attribute \src "hyperram.v:309.23-309.37"
  wire $logic_not$hyperram.v:309$376_Y
  attribute \src "hyperram.v:335.50-335.61"
  wire $logic_not$hyperram.v:335$389_Y
  attribute \src "hyperram.v:889.26-889.36"
  wire $logic_not$hyperram.v:889$1377_Y
  attribute \src "hyperram.v:923.28-923.40"
  wire $logic_not$hyperram.v:923$1391_Y
  attribute \src "hyperram.v:931.30-931.40"
  wire $logic_not$hyperram.v:931$1397_Y
  attribute \src "hyperram.v:945.27-945.36"
  wire $logic_not$hyperram.v:945$1402_Y
  attribute \src "hyperram.v:1021.24-1021.89"
  wire $logic_or$hyperram.v:1021$1564_Y
  attribute \src "hyperram.v:1032.58-1032.95"
  wire $logic_or$hyperram.v:1032$1588_Y
  attribute \src "hyperram.v:1056.7-1056.58"
  wire $logic_or$hyperram.v:1056$1616_Y
  attribute \src "hyperram.v:1056.7-1056.86"
  wire $logic_or$hyperram.v:1056$1618_Y
  attribute \src "hyperram.v:1056.7-1056.137"
  wire $logic_or$hyperram.v:1056$1621_Y
  attribute \src "hyperram.v:1064.107-1064.133"
  wire $logic_or$hyperram.v:1064$1630_Y
  attribute \src "hyperram.v:164.27-164.61"
  wire $logic_or$hyperram.v:164$334_Y
  attribute \src "hyperram.v:240.9-240.48"
  wire $logic_or$hyperram.v:240$353_Y
  attribute \src "hyperram.v:309.9-309.67"
  wire $logic_or$hyperram.v:309$379_Y
  attribute \src "hyperram.v:402.10-402.38"
  wire $logic_or$hyperram.v:402$809_Y
  attribute \src "hyperram.v:888.7-888.56"
  wire $logic_or$hyperram.v:888$1376_Y
  attribute \src "hyperram.v:959.32-959.81"
  wire $logic_or$hyperram.v:959$1414_Y
  attribute \src "hyperram.v:962.30-962.77"
  wire $logic_or$hyperram.v:962$1418_Y
  attribute \src "hyperram.v:965.38-965.103"
  wire $logic_or$hyperram.v:965$1423_Y
  attribute \src "hyperram.v:965.38-965.133"
  wire $logic_or$hyperram.v:965$1425_Y
  attribute \src "hyperram.v:968.33-968.84"
  wire $logic_or$hyperram.v:968$1429_Y
  attribute \src "hyperram.v:971.39-971.110"
  wire $logic_or$hyperram.v:971$1435_Y
  attribute \src "hyperram.v:971.39-971.151"
  wire $logic_or$hyperram.v:971$1438_Y
  attribute \src "hyperram.v:974.32-974.82"
  wire $logic_or$hyperram.v:974$1442_Y
  attribute \src "hyperram.v:977.32-977.82"
  wire $logic_or$hyperram.v:977$1446_Y
  attribute \src "hyperram.v:270.131-270.145"
  wire $lt$hyperram.v:270$367_Y
  attribute \src "hyperram.v:1030.20-1030.37"
  wire $ne$hyperram.v:1030$1580_Y
  attribute \src "hyperram.v:1041.7-1041.28"
  wire $ne$hyperram.v:1041$1602_Y
  attribute \src "hyperram.v:1050.38-1050.60"
  wire $ne$hyperram.v:1050$1611_Y
  attribute \src "hyperram.v:1064.8-1064.37"
  wire $ne$hyperram.v:1064$1626_Y
  attribute \src "hyperram.v:1068.67-1068.98"
  wire $ne$hyperram.v:1068$1637_Y
  attribute \src "hyperram.v:1070.30-1070.55"
  wire $ne$hyperram.v:1070$1640_Y
  attribute \src "hyperram.v:245.47-245.62"
  wire $ne$hyperram.v:245$355_Y
  attribute \src "hyperram.v:270.49-270.69"
  wire $ne$hyperram.v:270$362_Y
  attribute \src "hyperram.v:270.75-270.96"
  wire $ne$hyperram.v:270$364_Y
  attribute \src "hyperram.v:333.23-333.45"
  wire $ne$hyperram.v:333$386_Y
  attribute \src "hyperram.v:338.21-338.40"
  wire $ne$hyperram.v:338$395_Y
  attribute \src "hyperram.v:406.16-406.37"
  wire $ne$hyperram.v:406$814_Y
  attribute \src "hyperram.v:979.53-979.81"
  wire $ne$hyperram.v:979$1453_Y
  attribute \src "hyperram.v:980.30-980.63"
  wire $ne$hyperram.v:980$1455_Y
  attribute \src "hyperram.v:1087.39-1087.53"
  wire $not$hyperram.v:1087$1661_Y
  attribute \src "hyperram.v:109.22-109.30"
  wire $not$hyperram.v:109$322_Y
  attribute \src "hyperram.v:155.18-155.25"
  wire $not$hyperram.v:155$329_Y
  attribute \src "hyperram.v:335.66-335.85"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $not$hyperram.v:335$393_Y
  attribute \src "hyperram.v:855.20-855.33"
  wire $not$hyperram.v:855$1350_Y
  attribute \src "hyperram.v:949.42-949.58"
  wire $not$hyperram.v:949$1405_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1032$170$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1032$171$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1064$182$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1064$183$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $past$hyperram.v:1069$187$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 32 $past$hyperram.v:1084$197$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:1085$198$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1086$199$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1087$200$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:867$119$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:868$120$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:869$121$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 5 $past$hyperram.v:871$122$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:876$124$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:881$126$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:882$127$0
  wire $procmux$1886_Y
  wire $procmux$1890_Y
  wire $procmux$2022_Y
  wire $procmux$2026_Y
  wire $procmux$2034_Y
  wire $procmux$2042_Y
  wire $procmux$2047_Y
  wire $procmux$2049_Y
  wire $procmux$2054_Y
  wire $procmux$2056_Y
  wire $procmux$2061_Y
  wire $procmux$2063_Y
  wire $procmux$2068_Y
  wire $procmux$2070_Y
  wire $procmux$2075_Y
  wire $procmux$2077_Y
  wire $procmux$2082_Y
  wire $procmux$2084_Y
  wire $procmux$2089_Y
  wire $procmux$2091_Y
  wire $procmux$2096_Y
  wire $procmux$2098_Y
  wire $procmux$2106_Y
  wire $procmux$2114_Y
  wire $procmux$2119_Y
  wire $procmux$2124_Y
  wire $procmux$2129_Y
  wire $procmux$2134_Y
  wire $procmux$2138_Y
  wire $procmux$2142_Y
  wire $procmux$2146_Y
  wire $procmux$2150_Y
  wire $procmux$2155_Y
  wire $procmux$2160_Y
  wire $procmux$2165_Y
  wire $procmux$2170_Y
  wire $procmux$2175_Y
  wire $procmux$2177_Y
  wire $procmux$2182_Y
  wire $procmux$2184_Y
  wire $procmux$2189_Y
  wire $procmux$2191_Y
  wire $procmux$2196_Y
  wire $procmux$2198_Y
  wire $procmux$2214_Y
  wire $procmux$2218_Y
  wire $procmux$2226_Y
  wire $procmux$2234_Y
  wire $procmux$2242_Y
  wire $procmux$2246_Y
  wire $procmux$2248_Y
  wire $procmux$2252_Y
  wire $procmux$2254_Y
  wire $procmux$2262_Y
  wire $procmux$2266_Y
  wire $procmux$2270_Y
  wire $procmux$2274_Y
  wire $procmux$2278_Y
  wire $procmux$2282_Y
  wire $procmux$2286_Y
  wire $procmux$2290_Y
  wire $procmux$2294_Y
  wire $procmux$2298_Y
  wire $procmux$2302_Y
  wire $procmux$2306_Y
  wire $procmux$2310_Y
  wire $procmux$2314_Y
  wire $procmux$2318_Y
  wire $procmux$2322_Y
  wire $procmux$2326_Y
  wire $procmux$2330_Y
  wire $procmux$2334_Y
  wire $procmux$2338_Y
  wire $procmux$2342_Y
  wire $procmux$2346_Y
  wire $procmux$2350_Y
  wire $procmux$2354_Y
  wire $procmux$2358_Y
  wire $procmux$2362_Y
  wire $procmux$2366_Y
  wire $procmux$2370_Y
  wire $procmux$2375_Y
  wire $procmux$2377_Y
  wire $procmux$2382_Y
  wire $procmux$2384_Y
  wire $procmux$2389_Y
  wire $procmux$2391_Y
  wire $procmux$2396_Y
  wire $procmux$2398_Y
  wire $procmux$2402_Y
  wire $procmux$2406_Y
  wire $procmux$2413_Y
  wire $procmux$2418_Y
  wire $procmux$2420_Y
  wire $procmux$2427_Y
  wire $procmux$2432_Y
  wire $procmux$2434_Y
  wire $procmux$2438_Y
  wire $procmux$2442_Y
  wire $procmux$2446_Y
  wire $procmux$2450_Y
  wire $procmux$2454_Y
  wire $procmux$2458_Y
  wire $procmux$2466_Y
  wire $procmux$2470_Y
  wire $procmux$2474_Y
  wire $procmux$2478_Y
  wire $procmux$2482_Y
  wire $procmux$2486_Y
  wire $procmux$2490_Y
  wire $procmux$2494_Y
  wire $procmux$2503_Y
  wire $procmux$2505_Y
  wire $procmux$2510_Y
  wire $procmux$2512_Y
  wire $procmux$2517_Y
  wire $procmux$2519_Y
  wire $procmux$2524_Y
  wire $procmux$2526_Y
  wire $procmux$2530_Y
  wire $procmux$2534_Y
  wire $procmux$2542_Y
  wire $procmux$2546_Y
  wire $procmux$2550_Y
  wire $procmux$2551_CMP
  wire $procmux$2552_Y
  wire $procmux$2556_Y
  wire $procmux$2558_Y
  wire $procmux$2565_Y
  wire $procmux$2566_CMP
  wire $procmux$2567_Y
  wire $procmux$2574_Y
  wire $procmux$2576_Y
  wire $procmux$2582_Y
  wire $procmux$2584_Y
  wire $procmux$2590_Y
  wire $procmux$2592_Y
  wire $procmux$2597_Y
  wire $procmux$2598_CMP
  wire $procmux$2599_Y
  wire $procmux$2604_Y
  wire $procmux$2606_Y
  wire $procmux$2610_Y
  wire $procmux$2612_Y
  wire $procmux$2616_Y
  wire $procmux$2618_Y
  wire $procmux$2622_Y
  wire $procmux$2626_Y
  wire $procmux$2634_Y
  wire $procmux$2642_Y
  wire $procmux$2650_Y
  wire width 8 $procmux$2656_Y
  wire width 8 $procmux$2664_Y
  wire $procmux$2669_CMP
  wire width 8 $procmux$2673_Y
  wire width 8 $procmux$2675_Y
  wire width 8 $procmux$2677_Y
  wire width 8 $procmux$2683_Y
  wire width 8 $procmux$2685_Y
  wire width 8 $procmux$2687_Y
  wire width 8 $procmux$2695_Y
  wire width 8 $procmux$2697_Y
  wire width 8 $procmux$2699_Y
  wire width 8 $procmux$2708_Y
  wire width 8 $procmux$2710_Y
  wire width 8 $procmux$2712_Y
  wire width 3 $procmux$2721_Y
  wire width 3 $procmux$2723_Y
  wire width 3 $procmux$2725_Y
  wire width 3 $procmux$2728_Y
  wire width 3 $procmux$2730_Y
  wire $procmux$2737_Y
  wire $procmux$2739_Y
  wire $procmux$2745_Y
  wire width 13 $procmux$2756_Y
  wire width 13 $procmux$2758_Y
  wire width 3 $procmux$2769_Y
  wire width 3 $procmux$2771_Y
  wire width 29 $procmux$2782_Y
  wire width 29 $procmux$2784_Y
  wire $procmux$2795_Y
  wire $procmux$2797_Y
  wire $procmux$2808_Y
  wire $procmux$2810_Y
  wire $procmux$2821_Y
  wire $procmux$2823_Y
  wire width 6 $procmux$2829_Y
  wire $procmux$2830_CMP
  wire width 6 $procmux$2831_Y
  wire width 6 $procmux$2833_Y
  wire width 6 $procmux$2836_Y
  wire width 6 $procmux$2840_Y
  wire width 6 $procmux$2844_Y
  wire width 6 $procmux$2847_Y
  wire width 6 $procmux$2851_Y
  wire width 6 $procmux$2854_Y
  wire width 6 $procmux$2857_Y
  wire width 6 $procmux$2861_Y
  wire width 6 $procmux$2866_Y
  wire width 3 $procmux$2873_Y
  wire width 3 $procmux$2875_Y
  wire width 3 $procmux$2878_Y
  wire width 3 $procmux$2882_Y
  wire width 3 $procmux$2889_Y
  wire width 3 $procmux$2893_Y
  wire width 3 $procmux$2896_Y
  wire width 3 $procmux$2899_Y
  wire width 3 $procmux$2903_Y
  wire width 3 $procmux$2906_Y
  wire $procmux$2914_Y
  wire $procmux$2916_Y
  wire $procmux$2918_Y
  wire $procmux$2925_Y
  wire $procmux$2927_Y
  wire $procmux$2929_Y
  wire width 4 $procmux$2941_Y
  wire width 4 $procmux$2943_Y
  wire width 32 $procmux$2957_Y
  wire width 32 $procmux$2959_Y
  wire $procmux$2970_Y
  wire $procmux$2972_Y
  wire $procmux$2983_Y
  wire $procmux$2985_Y
  wire width 5 $procmux$2996_Y
  wire width 5 $procmux$2998_Y
  wire width 4 $procmux$3009_Y
  wire width 4 $procmux$3011_Y
  wire width 4 $procmux$3022_Y
  wire width 4 $procmux$3024_Y
  wire width 4 $procmux$3035_Y
  wire width 4 $procmux$3037_Y
  wire width 4 $procmux$3048_Y
  wire width 4 $procmux$3050_Y
  wire width 6 $procmux$3056_Y
  wire width 6 $procmux$3060_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $reduce_or$hyperram.v:164$330_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$1380_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$1384_Y
  attribute \src "hyperram.v:1005.55-1005.105"
  wire width 32 $sub$hyperram.v:1005$1527_Y
  attribute \src "hyperram.v:1007.54-1007.94"
  wire width 32 $sub$hyperram.v:1007$1532_Y
  attribute \src "hyperram.v:1007.54-1007.105"
  wire width 32 $sub$hyperram.v:1007$1534_Y
  attribute \src "hyperram.v:1011.51-1011.66"
  wire width 32 $sub$hyperram.v:1011$1545_Y
  attribute \src "hyperram.v:221.22-221.41"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:221$348_Y
  attribute \src "hyperram.v:312.21-312.35"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:312$381_Y
  attribute \src "hyperram.v:89.69-89.93"
  wire width 32 $sub$hyperram.v:89$307_Y
  attribute \src "hyperram.v:91.73-91.101"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:91$312_Y
  attribute \src "hyperram.v:172.16-172.56"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:172$338_Y
  attribute \src "hyperram.v:174.17-174.65"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:174$341_Y
  attribute \src "hyperram.v:287.16-287.43"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:287$374_Y
  attribute \src "hyperram.v:91.22-91.103"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:91$313_Y
  attribute \src "hyperram.v:99.22-99.104"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:99$321_Y
  attribute \src "hyperram.v:59.12-59.16"
  wire width 48 \CA_r
  attribute \src "hyperram.v:18.16-18.22"
  wire width 32 input 6 \addr_i
  attribute \src "hyperram.v:266.5-266.14"
  wire \bus_clk_r
  attribute \src "hyperram.v:66.11-66.22"
  wire width 3 \bus_state_r
  attribute \src "hyperram.v:61.5-61.11"
  wire \busy_r
  attribute \src "hyperram.v:268.6-268.16"
  wire \clk_active
  attribute \src "hyperram.v:13.10-13.15"
  wire input 1 \clk_i
  attribute \src "hyperram.v:112.11-112.22"
  wire width 6 \cycle_cnt_r
  attribute \src "hyperram.v:20.15-20.21"
  wire width 32 input 8 \data_i
  attribute \src "hyperram.v:22.16-22.22"
  wire width 32 output 10 \data_o
  attribute \src "hyperram.v:385.39-385.46"
  wire width 8 \datar_0
  attribute \src "hyperram.v:385.30-385.37"
  wire width 8 \datar_1
  attribute \src "hyperram.v:385.21-385.28"
  wire width 8 \datar_2
  attribute \src "hyperram.v:385.12-385.19"
  wire width 8 \datar_3
  attribute \src "hyperram.v:273.12-273.19"
  wire width 32 \datar_r
  attribute \src "hyperram.v:58.12-58.19"
  wire width 32 \dataw_r
  attribute \src "hyperram.v:31.10-31.26"
  wire input 18 \double_latency_i
  attribute \src "hyperram.v:55.5-55.21"
  wire \double_latency_r
  attribute \init 1'0
  attribute \src "hyperram.v:382.5-382.17"
  wire \f_past_valid
  attribute \src "hyperram.v:30.10-30.25"
  wire input 17 \fixed_latency_i
  attribute \src "hyperram.v:54.5-54.20"
  wire \fixed_latency_r
  attribute \src "hyperram.v:35.11-35.19"
  wire output 21 \hb_clk_o
  attribute \src "hyperram.v:36.11-36.20"
  wire output 22 \hb_clkn_o
  attribute \src "hyperram.v:34.11-34.19"
  wire output 20 \hb_csn_o
  attribute \src "hyperram.v:340.13-340.24"
  wire width 8 \hb_data_out
  attribute \src "hyperram.v:42.14-42.21"
  wire width 8 input 28 \hb_dq_i
  attribute \src "hyperram.v:39.15-39.22"
  wire width 8 output 25 \hb_dq_o
  attribute \src "hyperram.v:40.11-40.20"
  wire output 26 \hb_dq_oen
  attribute \src "hyperram.v:33.11-33.20"
  wire output 19 \hb_rstn_o
  attribute \src "hyperram.v:41.10-41.19"
  wire input 27 \hb_rwds_i
  attribute \src "hyperram.v:37.11-37.20"
  wire output 23 \hb_rwds_o
  attribute \src "hyperram.v:38.11-38.22"
  wire output 24 \hb_rwds_oen
  attribute \src "hyperram.v:80.13-80.27"
  wire width 6 \latency_cycles
  attribute \src "hyperram.v:114.11-114.21"
  wire width 3 \read_cnt_r
  attribute \src "hyperram.v:69.6-69.13"
  wire \read_op
  attribute \src "hyperram.v:23.11-23.25"
  wire output 11 \read_timeout_o
  attribute \src "hyperram.v:62.5-62.19"
  wire \read_timeout_r
  attribute \src "hyperram.v:21.11-21.18"
  wire output 9 \ready_o
  attribute \src "hyperram.v:71.6-71.16"
  wire \reg_access
  attribute \src "hyperram.v:17.10-17.20"
  wire input 5 \regspace_i
  attribute \src "hyperram.v:14.10-14.15"
  wire input 2 \rst_i
  attribute \src "hyperram.v:77.5-77.22"
  wire \rwds_2x_latency_r
  attribute \src "hyperram.v:75.5-75.11"
  wire \rwds_r
  attribute \src "hyperram.v:19.14-19.19"
  wire width 4 input 7 \sel_i
  attribute \src "hyperram.v:60.11-60.16"
  wire width 4 \sel_r
  attribute \src "hyperram.v:29.14-29.20"
  wire width 4 input 16 \tacc_i
  attribute \src "hyperram.v:51.11-51.17"
  wire width 4 \tacc_r
  attribute \src "hyperram.v:25.14-25.20"
  wire width 4 input 12 \tcsh_i
  attribute \src "hyperram.v:49.11-49.17"
  wire width 4 \tcsh_r
  attribute \src "hyperram.v:27.14-27.21"
  wire width 4 input 14 \tpost_i
  attribute \src "hyperram.v:52.11-52.18"
  wire width 4 \tpost_r
  attribute \src "hyperram.v:26.14-26.20"
  wire width 4 input 13 \tpre_i
  attribute \src "hyperram.v:50.11-50.17"
  wire width 4 \tpre_r
  attribute \src "hyperram.v:28.14-28.21"
  wire width 5 input 15 \trmax_i
  attribute \src "hyperram.v:53.11-53.18"
  wire width 5 \trmax_r
  attribute \src "hyperram.v:15.10-15.17"
  wire input 3 \valid_i
  attribute \src "hyperram.v:106.5-106.12"
  wire \valid_r
  attribute \src "hyperram.v:108.6-108.17"
  wire \valid_start
  attribute \src "hyperram.v:16.10-16.16"
  wire input 4 \wren_i
  attribute \src "hyperram.v:1005.60-1005.80"
  cell $add $add$hyperram.v:1005$1522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \double_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1005$1522_Y
  end
  attribute \src "hyperram.v:1007.59-1007.80"
  cell $add $add$hyperram.v:1007$1529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \rwds_2x_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1007$1529_Y
  end
  attribute \src "hyperram.v:1065.33-1065.47"
  cell $add $add$hyperram.v:1065$1632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1065$1632_Y
  end
  attribute \src "hyperram.v:992.49-992.64"
  cell $add $add$hyperram.v:992$1485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $add$hyperram.v:992$1485_Y
  end
  attribute \src "hyperram.v:109.22-109.40"
  cell $and $and$hyperram.v:109$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$hyperram.v:109$322_Y
    connect \B \valid_i
    connect \Y \valid_start
  end
  attribute \src "hyperram.v:1073.7-1073.43"
  cell $assert $assert$hyperram.v:1073$1674
    connect \A $formal$hyperram.v:1073$297_CHECK
    connect \EN $formal$hyperram.v:1073$297_EN
  end
  attribute \src "hyperram.v:1074.7-1074.43"
  cell $assert $assert$hyperram.v:1074$1675
    connect \A $formal$hyperram.v:1074$298_CHECK
    connect \EN $formal$hyperram.v:1074$298_EN
  end
  attribute \src "hyperram.v:1075.7-1075.43"
  cell $assert $assert$hyperram.v:1075$1676
    connect \A $formal$hyperram.v:1075$299_CHECK
    connect \EN $formal$hyperram.v:1075$299_EN
  end
  attribute \src "hyperram.v:1076.7-1076.43"
  cell $assert $assert$hyperram.v:1076$1677
    connect \A $formal$hyperram.v:1076$300_CHECK
    connect \EN $formal$hyperram.v:1076$300_EN
  end
  attribute \src "hyperram.v:854.35-855.35"
  cell $assert $assert$hyperram.v:854$1669
    connect \A $formal$hyperram.v:854$235_CHECK
    connect \EN $formal$hyperram.v:854$235_EN
  end
  attribute \src "hyperram.v:879.47-881.55"
  cell $assert $assert$hyperram.v:879$1670
    connect \A $formal$hyperram.v:879$245_CHECK
    connect \EN $formal$hyperram.v:867$238_EN
  end
  attribute \src "hyperram.v:881.56-882.57"
  cell $assert $assert$hyperram.v:881$1671
    connect \A $formal$hyperram.v:881$246_CHECK
    connect \EN $formal$hyperram.v:867$238_EN
  end
  attribute \src "hyperram.v:893.33-894.60"
  cell $assert $assert$hyperram.v:893$1672
    connect \A $formal$hyperram.v:893$249_CHECK
    connect \EN $formal$hyperram.v:893$249_EN
  end
  attribute \src "hyperram.v:907.36-908.63"
  cell $assert $assert$hyperram.v:907$1673
    connect \A $formal$hyperram.v:907$250_CHECK
    connect \EN $formal$hyperram.v:907$250_EN
  end
  attribute \src "hyperram.v:392.8-392.22"
  cell $assume $assume$hyperram.v:392$1665
    connect \A \rst_i
    connect \EN $0$formal$hyperram.v:392$201_EN[0:0]$1681
  end
  attribute \src "hyperram.v:393.8-393.23"
  cell $assume $assume$hyperram.v:393$1666
    connect \A $0$formal$hyperram.v:393$203_CHECK[0:0]$1683
    connect \EN $0$formal$hyperram.v:392$201_EN[0:0]$1681
  end
  attribute \src "hyperram.v:402.39-403.30"
  cell $assume $assume$hyperram.v:402$1667
    connect \A $formal$hyperram.v:402$205_CHECK
    connect \EN $formal$hyperram.v:402$205_EN
  end
  attribute \src "hyperram.v:405.28-406.38"
  cell $assume $assume$hyperram.v:405$1668
    connect \A $formal$hyperram.v:405$206_CHECK
    connect \EN $formal$hyperram.v:405$206_EN
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3510
    parameter \WIDTH 1
    connect \D \rwds_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3509
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3520
    parameter \WIDTH 1
    connect \D \rwds_2x_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3519
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3530
    parameter \WIDTH 3
    connect \D \read_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3529
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3540
    parameter \WIDTH 1
    connect \D \bus_clk_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3539
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3550
    parameter \WIDTH 32
    connect \D \datar_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3549
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3560
    parameter \WIDTH 4
    connect \D \tcsh_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3559
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3570
    parameter \WIDTH 4
    connect \D \tpre_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3569
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3580
    parameter \WIDTH 4
    connect \D \tacc_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3579
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3590
    parameter \WIDTH 4
    connect \D \tpost_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3589
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3600
    parameter \WIDTH 5
    connect \D \trmax_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3599
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3610
    parameter \WIDTH 1
    connect \D \fixed_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3609
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3620
    parameter \WIDTH 1
    connect \D \double_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3619
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3630
    parameter \WIDTH 32
    connect \D \dataw_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3629
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3640
    parameter \WIDTH 48
    connect \D \CA_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3639
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3650
    parameter \WIDTH 4
    connect \D \sel_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3649
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3660
    parameter \WIDTH 1
    connect \D \busy_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3659
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3670
    parameter \WIDTH 1
    connect \D \read_timeout_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3669
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3680
    parameter \WIDTH 3
    connect \D \bus_state_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3679
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3690
    parameter \WIDTH 1
    connect \D \valid_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3689
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3700
    parameter \WIDTH 6
    connect \D \cycle_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3699
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$3512
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$3511
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$3562
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$3561
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$3513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$3511 }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2167:Eqx$3514
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$3563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$3561 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$3564
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3516
    parameter \WIDTH 1
    connect \D $0\rwds_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3515
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3526
    parameter \WIDTH 1
    connect \D $0\rwds_2x_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3525
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3536
    parameter \WIDTH 3
    connect \D $0\read_cnt_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3535
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3546
    parameter \WIDTH 1
    connect \D $0\bus_clk_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3545
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3556
    parameter \WIDTH 32
    connect \D $0\datar_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3555
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3566
    parameter \WIDTH 4
    connect \D $0\tcsh_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3565
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3576
    parameter \WIDTH 4
    connect \D $0\tpre_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3575
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3586
    parameter \WIDTH 4
    connect \D $0\tacc_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3585
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3596
    parameter \WIDTH 4
    connect \D $0\tpost_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3595
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3606
    parameter \WIDTH 5
    connect \D $0\trmax_r[4:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3605
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3616
    parameter \WIDTH 1
    connect \D $0\fixed_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3615
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3626
    parameter \WIDTH 1
    connect \D $0\double_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3625
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3636
    parameter \WIDTH 32
    connect \D $0\dataw_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3635
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3646
    parameter \WIDTH 48
    connect \D $0\CA_r[47:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3645
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3656
    parameter \WIDTH 4
    connect \D $0\sel_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3655
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3666
    parameter \WIDTH 1
    connect \D $0\busy_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3665
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3676
    parameter \WIDTH 1
    connect \D $0\read_timeout_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3675
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3686
    parameter \WIDTH 3
    connect \D $0\bus_state_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3685
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3696
    parameter \WIDTH 1
    connect \D $0\valid_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3695
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3706
    parameter \WIDTH 6
    connect \D $0\cycle_cnt_r[5:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3705
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3517
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3509
    connect \B $auto$clk2fflogic.cc:192:execute$3515
    connect \S $auto$rtlil.cc:2167:Eqx$3514
    connect \Y \rwds_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3527
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3519
    connect \B $auto$clk2fflogic.cc:192:execute$3525
    connect \S $auto$rtlil.cc:2167:Eqx$3514
    connect \Y \rwds_2x_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3537
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$3529
    connect \B $auto$clk2fflogic.cc:192:execute$3535
    connect \S $auto$rtlil.cc:2167:Eqx$3514
    connect \Y \read_cnt_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3547
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3539
    connect \B $auto$clk2fflogic.cc:192:execute$3545
    connect \S $auto$rtlil.cc:2167:Eqx$3514
    connect \Y \bus_clk_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3557
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$3549
    connect \B $auto$clk2fflogic.cc:192:execute$3555
    connect \S $auto$rtlil.cc:2167:Eqx$3514
    connect \Y \datar_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3567
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$3559
    connect \B $auto$clk2fflogic.cc:192:execute$3565
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \tcsh_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3577
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$3569
    connect \B $auto$clk2fflogic.cc:192:execute$3575
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \tpre_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3587
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$3579
    connect \B $auto$clk2fflogic.cc:192:execute$3585
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \tacc_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3597
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$3589
    connect \B $auto$clk2fflogic.cc:192:execute$3595
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \tpost_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3607
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$3599
    connect \B $auto$clk2fflogic.cc:192:execute$3605
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \trmax_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3617
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3609
    connect \B $auto$clk2fflogic.cc:192:execute$3615
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \fixed_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3627
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3619
    connect \B $auto$clk2fflogic.cc:192:execute$3625
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \double_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3637
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$3629
    connect \B $auto$clk2fflogic.cc:192:execute$3635
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \dataw_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3647
    parameter \WIDTH 48
    connect \A $auto$clk2fflogic.cc:156:execute$3639
    connect \B $auto$clk2fflogic.cc:192:execute$3645
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \CA_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3657
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$3649
    connect \B $auto$clk2fflogic.cc:192:execute$3655
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \sel_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3667
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3659
    connect \B $auto$clk2fflogic.cc:192:execute$3665
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \busy_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3677
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3669
    connect \B $auto$clk2fflogic.cc:192:execute$3675
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \read_timeout_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3687
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$3679
    connect \B $auto$clk2fflogic.cc:192:execute$3685
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \bus_state_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3697
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3689
    connect \B $auto$clk2fflogic.cc:192:execute$3695
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \valid_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3707
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$3699
    connect \B $auto$clk2fflogic.cc:192:execute$3705
    connect \S $auto$rtlil.cc:2167:Eqx$3564
    connect \Y \cycle_cnt_r
  end
  cell $anyseq $auto$setundef.cc:501:execute$3709
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3710
  end
  cell $anyseq $auto$setundef.cc:501:execute$3711
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3712
  end
  cell $anyseq $auto$setundef.cc:501:execute$3713
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3714
  end
  cell $anyseq $auto$setundef.cc:501:execute$3715
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3716
  end
  cell $anyseq $auto$setundef.cc:501:execute$3717
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3718
  end
  cell $anyseq $auto$setundef.cc:501:execute$3719
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3720
  end
  cell $anyseq $auto$setundef.cc:501:execute$3721
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3722
  end
  cell $anyseq $auto$setundef.cc:501:execute$3723
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3724
  end
  cell $anyseq $auto$setundef.cc:501:execute$3725
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3726
  end
  cell $anyseq $auto$setundef.cc:501:execute$3727
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3728
  end
  cell $anyseq $auto$setundef.cc:501:execute$3729
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3730
  end
  cell $anyseq $auto$setundef.cc:501:execute$3731
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3732
  end
  cell $anyseq $auto$setundef.cc:501:execute$3733
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3734
  end
  cell $anyseq $auto$setundef.cc:501:execute$3735
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3736
  end
  cell $anyseq $auto$setundef.cc:501:execute$3737
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3738
  end
  cell $anyseq $auto$setundef.cc:501:execute$3739
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3740
  end
  cell $anyseq $auto$setundef.cc:501:execute$3741
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3742
  end
  cell $anyseq $auto$setundef.cc:501:execute$3743
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3744
  end
  cell $anyseq $auto$setundef.cc:501:execute$3745
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3746
  end
  cell $anyseq $auto$setundef.cc:501:execute$3747
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3748
  end
  cell $anyseq $auto$setundef.cc:501:execute$3749
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3750
  end
  cell $anyseq $auto$setundef.cc:501:execute$3751
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3752
  end
  cell $anyseq $auto$setundef.cc:501:execute$3753
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3754
  end
  cell $anyseq $auto$setundef.cc:501:execute$3755
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3756
  end
  cell $anyseq $auto$setundef.cc:501:execute$3757
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3758
  end
  cell $anyseq $auto$setundef.cc:501:execute$3759
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3760
  end
  cell $anyseq $auto$setundef.cc:501:execute$3761
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3762
  end
  cell $anyseq $auto$setundef.cc:501:execute$3763
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3764
  end
  cell $anyseq $auto$setundef.cc:501:execute$3765
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3766
  end
  cell $anyseq $auto$setundef.cc:501:execute$3767
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3768
  end
  cell $anyseq $auto$setundef.cc:501:execute$3769
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3770
  end
  cell $anyseq $auto$setundef.cc:501:execute$3771
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3772
  end
  cell $anyseq $auto$setundef.cc:501:execute$3773
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3774
  end
  cell $anyseq $auto$setundef.cc:501:execute$3775
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3776
  end
  cell $anyseq $auto$setundef.cc:501:execute$3777
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3778
  end
  cell $anyseq $auto$setundef.cc:501:execute$3779
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3780
  end
  cell $anyseq $auto$setundef.cc:501:execute$3781
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3782
  end
  cell $anyseq $auto$setundef.cc:501:execute$3783
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3784
  end
  cell $anyseq $auto$setundef.cc:501:execute$3785
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3786
  end
  cell $anyseq $auto$setundef.cc:501:execute$3787
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3788
  end
  cell $anyseq $auto$setundef.cc:501:execute$3789
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3790
  end
  cell $anyseq $auto$setundef.cc:501:execute$3791
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3792
  end
  cell $anyseq $auto$setundef.cc:501:execute$3793
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3794
  end
  cell $anyseq $auto$setundef.cc:501:execute$3795
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3796
  end
  cell $anyseq $auto$setundef.cc:501:execute$3797
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3798
  end
  cell $anyseq $auto$setundef.cc:501:execute$3799
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3800
  end
  cell $anyseq $auto$setundef.cc:501:execute$3801
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3802
  end
  cell $anyseq $auto$setundef.cc:501:execute$3803
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3804
  end
  cell $anyseq $auto$setundef.cc:501:execute$3805
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3806
  end
  cell $anyseq $auto$setundef.cc:501:execute$3807
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3808
  end
  cell $anyseq $auto$setundef.cc:501:execute$3809
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3810
  end
  cell $anyseq $auto$setundef.cc:501:execute$3811
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3812
  end
  cell $anyseq $auto$setundef.cc:501:execute$3813
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3814
  end
  cell $anyseq $auto$setundef.cc:501:execute$3815
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3816
  end
  cell $anyseq $auto$setundef.cc:501:execute$3817
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3818
  end
  cell $anyseq $auto$setundef.cc:501:execute$3819
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3820
  end
  cell $anyseq $auto$setundef.cc:501:execute$3821
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3822
  end
  cell $anyseq $auto$setundef.cc:501:execute$3823
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3824
  end
  cell $anyseq $auto$setundef.cc:501:execute$3825
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3826
  end
  cell $anyseq $auto$setundef.cc:501:execute$3827
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3828
  end
  cell $anyseq $auto$setundef.cc:501:execute$3829
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3830
  end
  cell $anyseq $auto$setundef.cc:501:execute$3831
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3832
  end
  cell $anyseq $auto$setundef.cc:501:execute$3833
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3834
  end
  cell $anyseq $auto$setundef.cc:501:execute$3835
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3836
  end
  cell $anyseq $auto$setundef.cc:501:execute$3837
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3838
  end
  cell $anyseq $auto$setundef.cc:501:execute$3839
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3840
  end
  cell $anyseq $auto$setundef.cc:501:execute$3841
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3842
  end
  cell $anyseq $auto$setundef.cc:501:execute$3843
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3844
  end
  cell $anyseq $auto$setundef.cc:501:execute$3845
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3846
  end
  cell $anyseq $auto$setundef.cc:501:execute$3847
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3848
  end
  cell $anyseq $auto$setundef.cc:501:execute$3849
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3850
  end
  cell $anyseq $auto$setundef.cc:501:execute$3851
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3852
  end
  cell $anyseq $auto$setundef.cc:501:execute$3853
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3854
  end
  cell $anyseq $auto$setundef.cc:501:execute$3855
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3856
  end
  cell $anyseq $auto$setundef.cc:501:execute$3857
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3858
  end
  cell $anyseq $auto$setundef.cc:501:execute$3859
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3860
  end
  cell $anyseq $auto$setundef.cc:501:execute$3861
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3862
  end
  cell $anyseq $auto$setundef.cc:501:execute$3863
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3864
  end
  cell $anyseq $auto$setundef.cc:501:execute$3865
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3866
  end
  cell $anyseq $auto$setundef.cc:501:execute$3867
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3868
  end
  cell $anyseq $auto$setundef.cc:501:execute$3869
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3870
  end
  cell $anyseq $auto$setundef.cc:501:execute$3871
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3872
  end
  cell $anyseq $auto$setundef.cc:501:execute$3873
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3874
  end
  cell $anyseq $auto$setundef.cc:501:execute$3875
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3876
  end
  cell $anyseq $auto$setundef.cc:501:execute$3877
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3878
  end
  cell $anyseq $auto$setundef.cc:501:execute$3879
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3880
  end
  cell $anyseq $auto$setundef.cc:501:execute$3881
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3882
  end
  cell $anyseq $auto$setundef.cc:501:execute$3883
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3884
  end
  cell $anyseq $auto$setundef.cc:501:execute$3885
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3886
  end
  cell $anyseq $auto$setundef.cc:501:execute$3887
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3888
  end
  cell $anyseq $auto$setundef.cc:501:execute$3889
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3890
  end
  cell $anyseq $auto$setundef.cc:501:execute$3891
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3892
  end
  cell $anyseq $auto$setundef.cc:501:execute$3893
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3894
  end
  cell $anyseq $auto$setundef.cc:501:execute$3895
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3896
  end
  cell $anyseq $auto$setundef.cc:501:execute$3897
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3898
  end
  cell $anyseq $auto$setundef.cc:501:execute$3899
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3900
  end
  cell $anyseq $auto$setundef.cc:501:execute$3901
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3902
  end
  cell $anyseq $auto$setundef.cc:501:execute$3903
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3904
  end
  cell $anyseq $auto$setundef.cc:501:execute$3905
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3906
  end
  cell $anyseq $auto$setundef.cc:501:execute$3907
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3908
  end
  cell $anyseq $auto$setundef.cc:501:execute$3909
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3910
  end
  cell $anyseq $auto$setundef.cc:501:execute$3911
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3912
  end
  cell $anyseq $auto$setundef.cc:501:execute$3913
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3914
  end
  cell $anyseq $auto$setundef.cc:501:execute$3915
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3916
  end
  cell $anyseq $auto$setundef.cc:501:execute$3917
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3918
  end
  cell $anyseq $auto$setundef.cc:501:execute$3919
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3920
  end
  cell $anyseq $auto$setundef.cc:501:execute$3921
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3922
  end
  cell $anyseq $auto$setundef.cc:501:execute$3923
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3924
  end
  cell $anyseq $auto$setundef.cc:501:execute$3925
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3926
  end
  cell $anyseq $auto$setundef.cc:501:execute$3927
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3928
  end
  cell $anyseq $auto$setundef.cc:501:execute$3929
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3930
  end
  cell $anyseq $auto$setundef.cc:501:execute$3931
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3932
  end
  cell $anyseq $auto$setundef.cc:501:execute$3933
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3934
  end
  cell $anyseq $auto$setundef.cc:501:execute$3935
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3936
  end
  cell $anyseq $auto$setundef.cc:501:execute$3937
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3938
  end
  cell $anyseq $auto$setundef.cc:501:execute$3939
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3940
  end
  cell $anyseq $auto$setundef.cc:501:execute$3941
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3942
  end
  cell $anyseq $auto$setundef.cc:501:execute$3943
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3944
  end
  cell $anyseq $auto$setundef.cc:501:execute$3945
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3946
  end
  cell $anyseq $auto$setundef.cc:501:execute$3947
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3948
  end
  cell $anyseq $auto$setundef.cc:501:execute$3949
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3950
  end
  cell $anyseq $auto$setundef.cc:501:execute$3951
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3952
  end
  cell $anyseq $auto$setundef.cc:501:execute$3953
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3954
  end
  cell $anyseq $auto$setundef.cc:501:execute$3955
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3956
  end
  cell $anyseq $auto$setundef.cc:501:execute$3957
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3958
  end
  cell $anyseq $auto$setundef.cc:501:execute$3959
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3960
  end
  cell $anyseq $auto$setundef.cc:501:execute$3961
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3962
  end
  cell $anyseq $auto$setundef.cc:501:execute$3963
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3964
  end
  cell $anyseq $auto$setundef.cc:501:execute$3965
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3966
  end
  cell $anyseq $auto$setundef.cc:501:execute$3967
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3968
  end
  cell $anyseq $auto$setundef.cc:501:execute$3969
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3970
  end
  cell $anyseq $auto$setundef.cc:501:execute$3971
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3972
  end
  cell $anyseq $auto$setundef.cc:501:execute$3973
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3974
  end
  cell $anyseq $auto$setundef.cc:501:execute$3975
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3976
  end
  cell $anyseq $auto$setundef.cc:501:execute$3977
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3978
  end
  cell $anyseq $auto$setundef.cc:501:execute$3979
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3980
  end
  cell $anyseq $auto$setundef.cc:501:execute$3981
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3982
  end
  cell $anyseq $auto$setundef.cc:501:execute$3983
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3984
  end
  cell $anyseq $auto$setundef.cc:501:execute$3985
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3986
  end
  cell $anyseq $auto$setundef.cc:501:execute$3987
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3988
  end
  cell $anyseq $auto$setundef.cc:501:execute$3989
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3990
  end
  cell $anyseq $auto$setundef.cc:501:execute$3991
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3992
  end
  cell $anyseq $auto$setundef.cc:501:execute$3993
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3994
  end
  cell $anyseq $auto$setundef.cc:501:execute$3995
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3996
  end
  cell $anyseq $auto$setundef.cc:501:execute$3997
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3998
  end
  cell $anyseq $auto$setundef.cc:501:execute$3999
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4000
  end
  cell $anyseq $auto$setundef.cc:501:execute$4001
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4002
  end
  cell $anyseq $auto$setundef.cc:501:execute$4003
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4004
  end
  cell $anyseq $auto$setundef.cc:501:execute$4005
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4006
  end
  cell $anyseq $auto$setundef.cc:501:execute$4007
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4008
  end
  cell $anyseq $auto$setundef.cc:501:execute$4009
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4010
  end
  attribute \src "hyperram.v:1000.24-1000.50"
  cell $eq $eq$hyperram.v:1000$1509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3679
    connect \B 2'10
    connect \Y $eq$hyperram.v:1000$1509_Y
  end
  attribute \src "hyperram.v:1000.56-1000.78"
  cell $eq $eq$hyperram.v:1000$1511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1000$1511_Y
  end
  attribute \src "hyperram.v:1001.35-1001.51"
  cell $eq $eq$hyperram.v:1001$1513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $eq$hyperram.v:1001$1513_Y
  end
  attribute \src "hyperram.v:1003.56-1003.80"
  cell $eq $eq$hyperram.v:1003$1520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1003$1520_Y
  end
  attribute \src "hyperram.v:1005.40-1005.105"
  cell $eq $eq$hyperram.v:1005$1528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:1005$1527_Y
    connect \Y $eq$hyperram.v:1005$1528_Y
  end
  attribute \src "hyperram.v:1007.39-1007.105"
  cell $eq $eq$hyperram.v:1007$1535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:1007$1534_Y
    connect \Y $eq$hyperram.v:1007$1535_Y
  end
  attribute \src "hyperram.v:1010.24-1010.55"
  cell $eq $eq$hyperram.v:1010$1540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3679
    connect \B 2'11
    connect \Y $eq$hyperram.v:1010$1540_Y
  end
  attribute \src "hyperram.v:1010.61-1010.82"
  cell $eq $eq$hyperram.v:1010$1542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:1010$1542_Y
  end
  attribute \src "hyperram.v:1011.36-1011.66"
  cell $eq $eq$hyperram.v:1011$1546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B { $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [6:0] }
    connect \Y $eq$hyperram.v:1011$1546_Y
  end
  attribute \src "hyperram.v:1013.38-1013.53"
  cell $eq $eq$hyperram.v:1013$1547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1013$1547_Y
  end
  attribute \src "hyperram.v:1015.38-1015.53"
  cell $eq $eq$hyperram.v:1015$1548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1015$1548_Y
  end
  attribute \src "hyperram.v:1019.36-1019.52"
  cell $eq $eq$hyperram.v:1019$1557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1019$1557_Y
  end
  attribute \src "hyperram.v:1021.25-1021.54"
  cell $eq $eq$hyperram.v:1021$1562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3679
    connect \B 3'100
    connect \Y $eq$hyperram.v:1021$1562_Y
  end
  attribute \src "hyperram.v:1021.60-1021.88"
  cell $eq $eq$hyperram.v:1021$1563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3679
    connect \B 3'101
    connect \Y $eq$hyperram.v:1021$1563_Y
  end
  attribute \src "hyperram.v:1021.95-1021.116"
  cell $eq $eq$hyperram.v:1021$1566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $eq$hyperram.v:1021$1566_Y
  end
  attribute \src "hyperram.v:1022.32-1022.54"
  cell $eq $eq$hyperram.v:1022$1568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpost_r
    connect \Y $eq$hyperram.v:1022$1568_Y
  end
  attribute \src "hyperram.v:1024.24-1024.52"
  cell $eq $eq$hyperram.v:1024$1573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3679
    connect \B 3'110
    connect \Y $eq$hyperram.v:1024$1573_Y
  end
  attribute \src "hyperram.v:1024.58-1024.79"
  cell $logic_not $eq$hyperram.v:1024$1575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $eq$hyperram.v:1024$1575_Y
  end
  attribute \src "hyperram.v:1025.32-1025.53"
  cell $eq $eq$hyperram.v:1025$1577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tcsh_r
    connect \Y $eq$hyperram.v:1025$1577_Y
  end
  attribute \src "hyperram.v:1032.24-1032.52"
  cell $logic_not $eq$hyperram.v:1032$1585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3679
    connect \Y $eq$hyperram.v:1032$1585_Y
  end
  attribute \src "hyperram.v:1050.9-1050.32"
  cell $logic_not $eq$hyperram.v:1050$1610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3699
    connect \Y $eq$hyperram.v:1050$1610_Y
  end
  attribute \src "hyperram.v:1056.8-1056.27"
  cell $eq $eq$hyperram.v:1056$1614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1056$1614_Y
  end
  attribute \src "hyperram.v:1065.33-1065.68"
  cell $eq $eq$hyperram.v:1065$1633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$hyperram.v:1065$1632_Y
    connect \B $auto$clk2fflogic.cc:156:execute$3529
    connect \Y $eq$hyperram.v:1065$1633_Y
  end
  attribute \src "hyperram.v:1073.16-1073.41"
  cell $eq $eq$hyperram.v:1073$1641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [31:24]
    connect \B $past$hyperram.v:1069$187$0
    connect \Y $eq$hyperram.v:1073$1641_Y
  end
  attribute \src "hyperram.v:1074.16-1074.41"
  cell $eq $eq$hyperram.v:1074$1642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [23:16]
    connect \B $past$hyperram.v:1069$187$0
    connect \Y $eq$hyperram.v:1074$1642_Y
  end
  attribute \src "hyperram.v:1075.16-1075.41"
  cell $eq $eq$hyperram.v:1075$1643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [15:8]
    connect \B $past$hyperram.v:1069$187$0
    connect \Y $eq$hyperram.v:1075$1643_Y
  end
  attribute \src "hyperram.v:1076.16-1076.41"
  cell $eq $eq$hyperram.v:1076$1644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [7:0]
    connect \B $past$hyperram.v:1069$187$0
    connect \Y $eq$hyperram.v:1076$1644_Y
  end
  attribute \src "hyperram.v:1084.29-1084.53"
  cell $eq $eq$hyperram.v:1084$1658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \dataw_r
    connect \B $past$hyperram.v:1084$197$0
    connect \Y $eq$hyperram.v:1084$1658_Y
  end
  attribute \src "hyperram.v:1085.26-1085.47"
  cell $eq $eq$hyperram.v:1085$1659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B $past$hyperram.v:1085$198$0
    connect \Y $eq$hyperram.v:1085$1659_Y
  end
  attribute \src "hyperram.v:1086.29-1086.60"
  cell $eq $eq$hyperram.v:1086$1660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \B $past$hyperram.v:1086$199$0
    connect \Y $eq$hyperram.v:1086$1660_Y
  end
  attribute \src "hyperram.v:1087.28-1087.53"
  cell $eq $eq$hyperram.v:1087$1662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:1087$1661_Y
    connect \Y $eq$hyperram.v:1087$1662_Y
  end
  attribute \src "hyperram.v:240.10-240.26"
  cell $logic_not $eq$hyperram.v:240$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $eq$hyperram.v:240$351_Y
  end
  attribute \src "hyperram.v:240.32-240.47"
  cell $logic_not $eq$hyperram.v:240$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $eq$hyperram.v:240$352_Y
  end
  attribute \src "hyperram.v:297.9-297.25"
  cell $eq $eq$hyperram.v:297$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:297$375_Y
  end
  attribute \src "hyperram.v:432.13-432.33"
  cell $eq $eq$hyperram.v:432$833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $eq$hyperram.v:432$833_Y
  end
  attribute \src "hyperram.v:726.13-726.25"
  cell $eq $eq$hyperram.v:726$1196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:726$1196_Y
  end
  attribute \src "hyperram.v:855.11-855.33"
  cell $eq $eq$hyperram.v:855$1351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $not$hyperram.v:855$1350_Y
    connect \Y $eq$hyperram.v:855$1351_Y
  end
  attribute \src "hyperram.v:867.24-867.47"
  cell $eq $eq$hyperram.v:867$1361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tcsh_r
    connect \B $past$hyperram.v:867$119$0
    connect \Y $eq$hyperram.v:867$1361_Y
  end
  attribute \src "hyperram.v:868.24-868.47"
  cell $eq $eq$hyperram.v:868$1362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpre_r
    connect \B $past$hyperram.v:868$120$0
    connect \Y $eq$hyperram.v:868$1362_Y
  end
  attribute \src "hyperram.v:869.25-869.50"
  cell $eq $eq$hyperram.v:869$1363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpost_r
    connect \B $past$hyperram.v:869$121$0
    connect \Y $eq$hyperram.v:869$1363_Y
  end
  attribute \src "hyperram.v:872.27-872.52"
  cell $eq $eq$hyperram.v:872$1365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B $past$hyperram.v:871$122$0
    connect \Y $eq$hyperram.v:872$1365_Y
  end
  attribute \src "hyperram.v:877.26-877.49"
  cell $eq $eq$hyperram.v:877$1368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B $past$hyperram.v:876$124$0
    connect \Y $eq$hyperram.v:877$1368_Y
  end
  attribute \src "hyperram.v:879.26-879.44"
  cell $eq $eq$hyperram.v:879$1369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:879$1369_Y
  end
  attribute \src "hyperram.v:881.12-881.53"
  cell $eq $eq$hyperram.v:881$1370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fixed_latency_r
    connect \B $past$hyperram.v:881$126$0
    connect \Y $eq$hyperram.v:881$1370_Y
  end
  attribute \src "hyperram.v:882.12-882.55"
  cell $eq $eq$hyperram.v:882$1371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \double_latency_r
    connect \B $past$hyperram.v:882$127$0
    connect \Y $eq$hyperram.v:882$1371_Y
  end
  attribute \src "hyperram.v:894.12-894.58"
  cell $eq $eq$hyperram.v:894$1381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B $shiftx$hyperram.v:0$1380_Y
    connect \Y $eq$hyperram.v:894$1381_Y
  end
  attribute \src "hyperram.v:908.12-908.61"
  cell $eq $eq$hyperram.v:908$1385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B $shiftx$hyperram.v:0$1384_Y
    connect \Y $eq$hyperram.v:908$1385_Y
  end
  attribute \src "hyperram.v:929.30-929.62"
  cell $eq $eq$hyperram.v:929$1396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \B $not$hyperram.v:335$393_Y [0]
    connect \Y $eq$hyperram.v:929$1396_Y
  end
  attribute \src "hyperram.v:949.30-949.58"
  cell $eq $eq$hyperram.v:949$1406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \B $not$hyperram.v:949$1405_Y
    connect \Y $eq$hyperram.v:949$1406_Y
  end
  attribute \src "hyperram.v:961.7-961.34"
  cell $eq $eq$hyperram.v:961$1415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3679
    connect \B 1'1
    connect \Y $eq$hyperram.v:961$1415_Y
  end
  attribute \src "hyperram.v:982.24-982.46"
  cell $logic_not $eq$hyperram.v:982$1460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3529
    connect \Y $eq$hyperram.v:982$1460_Y
  end
  attribute \src "hyperram.v:991.24-991.57"
  cell $eq $eq$hyperram.v:991$1481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3679
    connect \B \bus_state_r
    connect \Y $eq$hyperram.v:991$1481_Y
  end
  attribute \src "hyperram.v:992.27-992.64"
  cell $eq $eq$hyperram.v:992$1486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3699
    connect \B $add$hyperram.v:992$1485_Y
    connect \Y $eq$hyperram.v:992$1486_Y
  end
  attribute \src "hyperram.v:995.31-995.52"
  cell $eq $eq$hyperram.v:995$1495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpre_r
    connect \Y $eq$hyperram.v:995$1495_Y
  end
  attribute \src "hyperram.v:998.30-998.46"
  cell $eq $eq$hyperram.v:998$1504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:998$1504_Y
  end
  attribute \src "hyperram.v:172.17-172.35"
  cell $ge $ge$hyperram.v:172$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_i
    connect \B 2'10
    connect \Y $ge$hyperram.v:172$336_Y
  end
  attribute \src "hyperram.v:174.18-174.40"
  cell $ge $ge$hyperram.v:174$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_i
    connect \B 3'100
    connect \Y $ge$hyperram.v:174$339_Y
  end
  attribute \src "hyperram.v:860.24-860.42"
  cell $ge $ge$hyperram.v:860$1354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $ge$hyperram.v:860$1354_Y
  end
  attribute \src "hyperram.v:861.25-861.47"
  cell $ge $ge$hyperram.v:861$1355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $ge$hyperram.v:861$1355_Y
  end
  attribute \src "hyperram.v:871.8-871.37"
  cell $ge $ge$hyperram.v:871$1364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:871$122$0
    connect \B 3'100
    connect \Y $ge$hyperram.v:871$1364_Y
  end
  attribute \src "hyperram.v:876.8-876.33"
  cell $ge $ge$hyperram.v:876$1367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:876$124$0
    connect \B 2'10
    connect \Y $ge$hyperram.v:876$1367_Y
  end
  attribute \module_not_derived 1
  attribute \src "hyperram.v:0.0-0.0"
  cell $initstate $initstate$202
    connect \Y $0$formal$hyperram.v:392$201_EN[0:0]$1681
  end
  attribute \src "hyperram.v:1000.7-1000.51"
  cell $logic_and $logic_and$hyperram.v:1000$1510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1508_Y
    connect \B $eq$hyperram.v:1000$1509_Y
    connect \Y $logic_and$hyperram.v:1000$1510_Y
  end
  attribute \src "hyperram.v:1000.7-1000.79"
  cell $logic_and $logic_and$hyperram.v:1000$1512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1510_Y
    connect \B $eq$hyperram.v:1000$1511_Y
    connect \Y $logic_and$hyperram.v:1000$1512_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81"
  cell $logic_and $logic_and$hyperram.v:1003$1521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1510_Y
    connect \B $eq$hyperram.v:1003$1520_Y
    connect \Y $logic_and$hyperram.v:1003$1521_Y
  end
  attribute \src "hyperram.v:1010.7-1010.56"
  cell $logic_and $logic_and$hyperram.v:1010$1541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1508_Y
    connect \B $eq$hyperram.v:1010$1540_Y
    connect \Y $logic_and$hyperram.v:1010$1541_Y
  end
  attribute \src "hyperram.v:1010.7-1010.83"
  cell $logic_and $logic_and$hyperram.v:1010$1543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1010$1541_Y
    connect \B $eq$hyperram.v:1010$1542_Y
    connect \Y $logic_and$hyperram.v:1010$1543_Y
  end
  attribute \src "hyperram.v:1018.7-1018.84"
  cell $logic_and $logic_and$hyperram.v:1018$1556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1010$1541_Y
    connect \B $eq$hyperram.v:1000$1511_Y
    connect \Y $logic_and$hyperram.v:1018$1556_Y
  end
  attribute \src "hyperram.v:1021.7-1021.90"
  cell $logic_and $logic_and$hyperram.v:1021$1565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1508_Y
    connect \B $logic_or$hyperram.v:1021$1564_Y
    connect \Y $logic_and$hyperram.v:1021$1565_Y
  end
  attribute \src "hyperram.v:1021.7-1021.117"
  cell $logic_and $logic_and$hyperram.v:1021$1567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1021$1565_Y
    connect \B $eq$hyperram.v:1021$1566_Y
    connect \Y $logic_and$hyperram.v:1021$1567_Y
  end
  attribute \src "hyperram.v:1024.7-1024.53"
  cell $logic_and $logic_and$hyperram.v:1024$1574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1508_Y
    connect \B $eq$hyperram.v:1024$1573_Y
    connect \Y $logic_and$hyperram.v:1024$1574_Y
  end
  attribute \src "hyperram.v:1024.7-1024.80"
  cell $logic_and $logic_and$hyperram.v:1024$1576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1024$1574_Y
    connect \B $eq$hyperram.v:1024$1575_Y
    connect \Y $logic_and$hyperram.v:1024$1576_Y
  end
  attribute \src "hyperram.v:1032.7-1032.96"
  cell $logic_and $logic_and$hyperram.v:1032$1589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$1586_Y
    connect \B $logic_or$hyperram.v:1032$1588_Y
    connect \Y $logic_and$hyperram.v:1032$1589_Y
  end
  attribute \src "hyperram.v:1035.7-1035.64"
  cell $logic_and $logic_and$hyperram.v:1035$1593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1024$1575_Y
    connect \B $eq$hyperram.v:1024$1573_Y
    connect \Y $logic_and$hyperram.v:1035$1593_Y
  end
  attribute \src "hyperram.v:1038.7-1038.47"
  cell $logic_and $logic_and$hyperram.v:1038$1596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:1038$1594_Y
    connect \B $eq$hyperram.v:1024$1575_Y
    connect \Y $logic_and$hyperram.v:1038$1596_Y
  end
  attribute \src "hyperram.v:1038.7-1038.81"
  cell $logic_and $logic_and$hyperram.v:1038$1598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1596_Y
    connect \B $eq$hyperram.v:1032$1585_Y
    connect \Y $logic_and$hyperram.v:1038$1598_Y
  end
  attribute \src "hyperram.v:1038.7-1038.104"
  cell $logic_and $logic_and$hyperram.v:1038$1600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1598_Y
    connect \B $logic_not$hyperram.v:1038$1599_Y
    connect \Y $logic_and$hyperram.v:1038$1600_Y
  end
  attribute \src "hyperram.v:1038.7-1038.122"
  cell $logic_and $logic_and$hyperram.v:1038$1601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1600_Y
    connect \B $past$hyperram.v:1032$171$0
    connect \Y $logic_and$hyperram.v:1038$1601_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64"
  cell $logic_and $logic_and$hyperram.v:1049$1609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1021$1563_Y
    connect \B $eq$hyperram.v:1021$1566_Y
    connect \Y $logic_and$hyperram.v:1049$1609_Y
  end
  attribute \src "hyperram.v:1050.8-1050.61"
  cell $logic_and $logic_and$hyperram.v:1050$1612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1050$1610_Y
    connect \B $ne$hyperram.v:1050$1611_Y
    connect \Y $logic_and$hyperram.v:1050$1612_Y
  end
  attribute \src "hyperram.v:1056.91-1056.136"
  cell $logic_and $logic_and$hyperram.v:1056$1620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1542_Y
    connect \B $auto$clk2fflogic.cc:156:execute$3699
    connect \Y $logic_and$hyperram.v:1056$1620_Y
  end
  attribute \src "hyperram.v:1064.7-1064.65"
  cell $logic_and $logic_and$hyperram.v:1064$1628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:1064$1626_Y
    connect \B $eq$hyperram.v:1010$1542_Y
    connect \Y $logic_and$hyperram.v:1064$1628_Y
  end
  attribute \src "hyperram.v:1064.7-1064.102"
  cell $logic_and $logic_and$hyperram.v:1064$1629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1064$1628_Y
    connect \B $past$hyperram.v:1064$182$0
    connect \Y $logic_and$hyperram.v:1064$1629_Y
  end
  attribute \src "hyperram.v:1064.7-1064.134"
  cell $logic_and $logic_and$hyperram.v:1064$1631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1064$1629_Y
    connect \B $logic_or$hyperram.v:1064$1630_Y
    connect \Y $logic_and$hyperram.v:1064$1631_Y
  end
  attribute \src "hyperram.v:1068.7-1068.62"
  cell $logic_and $logic_and$hyperram.v:1068$1636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1542_Y
    connect \B $logic_or$hyperram.v:1064$1630_Y
    connect \Y $logic_and$hyperram.v:1068$1636_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99"
  cell $logic_and $logic_and$hyperram.v:1068$1638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1068$1636_Y
    connect \B $ne$hyperram.v:1068$1637_Y
    connect \Y $logic_and$hyperram.v:1068$1638_Y
  end
  attribute \src "hyperram.v:1082.6-1082.35"
  cell $logic_and $logic_and$hyperram.v:1082$1646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1038$1594_Y
    connect \Y $logic_and$hyperram.v:1082$1646_Y
  end
  attribute \src "hyperram.v:1082.6-1082.45"
  cell $logic_and $logic_and$hyperram.v:1082$1648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1082$1646_Y
    connect \B $logic_not$hyperram.v:1029$1578_Y
    connect \Y $logic_and$hyperram.v:1082$1648_Y
  end
  attribute \src "hyperram.v:1083.7-1083.75"
  cell $logic_and $logic_and$hyperram.v:1083$1655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$1586_Y
    connect \B $past$hyperram.v:1032$170$0
    connect \Y $logic_and$hyperram.v:1083$1655_Y
  end
  attribute \src "hyperram.v:1083.7-1083.86"
  cell $logic_and $logic_and$hyperram.v:1083$1657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1083$1655_Y
    connect \B $logic_not$hyperram.v:1083$1656_Y
    connect \Y $logic_and$hyperram.v:1083$1657_Y
  end
  attribute \src "hyperram.v:145.9-145.31"
  cell $logic_and $logic_and$hyperram.v:145$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_start
    connect \B $logic_not$hyperram.v:1083$1656_Y
    connect \Y $logic_and$hyperram.v:145$328_Y
  end
  attribute \src "hyperram.v:164.9-164.62"
  cell $logic_and $logic_and$hyperram.v:164$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:164$331_Y
    connect \B $logic_or$hyperram.v:164$334_Y
    connect \Y $logic_and$hyperram.v:164$335_Y
  end
  attribute \src "hyperram.v:245.24-245.63"
  cell $logic_and $logic_and$hyperram.v:245$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:240$351_Y
    connect \B $ne$hyperram.v:245$355_Y
    connect \Y $logic_and$hyperram.v:245$356_Y
  end
  attribute \src "hyperram.v:270.21-270.70"
  cell $logic_and $logic_and$hyperram.v:270$363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:1041$1602_Y
    connect \B $ne$hyperram.v:270$362_Y
    connect \Y $logic_and$hyperram.v:270$363_Y
  end
  attribute \src "hyperram.v:270.21-270.97"
  cell $logic_and $logic_and$hyperram.v:270$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$363_Y
    connect \B $ne$hyperram.v:270$364_Y
    connect \Y $logic_and$hyperram.v:270$365_Y
  end
  attribute \src "hyperram.v:270.103-270.146"
  cell $logic_and $logic_and$hyperram.v:270$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1542_Y
    connect \B $lt$hyperram.v:270$367_Y
    connect \Y $logic_and$hyperram.v:270$368_Y
  end
  attribute \src "hyperram.v:270.21-270.147"
  cell $logic_and $logic_and$hyperram.v:270$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$365_Y
    connect \B $logic_not$hyperram.v:270$369_Y
    connect \Y \clk_active
  end
  attribute \src "hyperram.v:309.10-309.37"
  cell $logic_and $logic_and$hyperram.v:309$377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_i
    connect \B $logic_not$hyperram.v:309$376_Y
    connect \Y $logic_and$hyperram.v:309$377_Y
  end
  attribute \src "hyperram.v:309.43-309.66"
  cell $logic_and $logic_and$hyperram.v:309$378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rwds_r
    connect \B \read_cnt_r [0]
    connect \Y $logic_and$hyperram.v:309$378_Y
  end
  attribute \src "hyperram.v:338.20-338.69"
  cell $logic_and $logic_and$hyperram.v:338$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:338$395_Y
    connect \B $ne$hyperram.v:333$386_Y
    connect \Y \hb_dq_oen
  end
  attribute \src "hyperram.v:402.10-402.15"
  cell $logic_and $logic_and$hyperram.v:402$804
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$801_Y }
    connect \B $logic_not$hyperram.v:0$803_Y
    connect \Y $logic_and$hyperram.v:402$804_Y
  end
  attribute \src "hyperram.v:402.26-402.31"
  cell $logic_and $logic_and$hyperram.v:402$808
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$806_Y
    connect \B { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_and$hyperram.v:402$808_Y
  end
  attribute \src "hyperram.v:403.17-403.22"
  cell $logic_and $logic_and$hyperram.v:403$813
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1447_Y }
    connect \B $logic_not$hyperram.v:0$812_Y
    connect \Y $logic_and$hyperram.v:403$813_Y
  end
  attribute \src "hyperram.v:854.6-854.28"
  cell $logic_and $logic_and$hyperram.v:854$1349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1029$1578_Y
    connect \Y $logic_and$hyperram.v:1029$1579_Y
  end
  attribute \src "hyperram.v:866.7-866.63"
  cell $logic_and $logic_and$hyperram.v:866$1360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1032$1585_Y
    connect \B $eq$hyperram.v:432$833_Y
    connect \Y $logic_and$hyperram.v:866$1360_Y
  end
  attribute \src "hyperram.v:922.7-922.46"
  cell $logic_and $logic_and$hyperram.v:922$1390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$1511_Y
    connect \B $logic_not$hyperram.v:335$389_Y
    connect \Y $logic_and$hyperram.v:335$390_Y
  end
  attribute \src "hyperram.v:954.6-954.34"
  cell $logic_and $logic_and$hyperram.v:954$1407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $and$hyperram.v:0$801_Y
    connect \Y $logic_and$hyperram.v:954$1407_Y
  end
  attribute \src "hyperram.v:965.64-965.102"
  cell $logic_and $logic_and$hyperram.v:965$1422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$1511_Y
    connect \B \CA_r [46]
    connect \Y $logic_and$hyperram.v:965$1422_Y
  end
  attribute \src "hyperram.v:971.115-971.149"
  cell $logic_and $logic_and$hyperram.v:971$1437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1542_Y
    connect \B \CA_r [47]
    connect \Y $logic_and$hyperram.v:971$1437_Y
  end
  attribute \src "hyperram.v:979.7-979.48"
  cell $logic_and $logic_and$hyperram.v:979$1452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1508_Y
    connect \B $eq$hyperram.v:1050$1610_Y
    connect \Y $logic_and$hyperram.v:979$1452_Y
  end
  attribute \src "hyperram.v:979.7-979.82"
  cell $logic_and $logic_and$hyperram.v:979$1454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:979$1452_Y
    connect \B $ne$hyperram.v:979$1453_Y
    connect \Y $logic_and$hyperram.v:979$1454_Y
  end
  attribute \src "hyperram.v:982.7-982.47"
  cell $logic_and $logic_and$hyperram.v:982$1461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1508_Y
    connect \B $eq$hyperram.v:982$1460_Y
    connect \Y $logic_and$hyperram.v:982$1461_Y
  end
  attribute \src "hyperram.v:982.7-982.81"
  cell $logic_and $logic_and$hyperram.v:982$1463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:982$1461_Y
    connect \B $eq$hyperram.v:1021$1563_Y
    connect \Y $logic_and$hyperram.v:982$1463_Y
  end
  attribute \src "hyperram.v:985.7-985.12"
  cell $logic_and $logic_and$hyperram.v:985$1468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$1448_Y
    connect \B { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_and$hyperram.v:1000$1508_Y
  end
  attribute \src "hyperram.v:985.7-985.53"
  cell $logic_and $logic_and$hyperram.v:985$1470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1508_Y
    connect \B $eq$hyperram.v:1032$1585_Y
    connect \Y $logic_and$hyperram.v:1032$1586_Y
  end
  attribute \src "hyperram.v:985.7-985.82"
  cell $logic_and $logic_and$hyperram.v:985$1472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$1586_Y
    connect \B $eq$hyperram.v:1050$1610_Y
    connect \Y $logic_and$hyperram.v:985$1472_Y
  end
  attribute \src "hyperram.v:985.7-985.99"
  cell $logic_and $logic_and$hyperram.v:985$1473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:985$1472_Y
    connect \B $auto$clk2fflogic.cc:156:execute$3659
    connect \Y $logic_and$hyperram.v:985$1473_Y
  end
  attribute \src "hyperram.v:991.7-991.58"
  cell $logic_and $logic_and$hyperram.v:991$1482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1508_Y
    connect \B $eq$hyperram.v:991$1481_Y
    connect \Y $logic_and$hyperram.v:991$1482_Y
  end
  attribute \src "hyperram.v:991.7-991.85"
  cell $logic_and $logic_and$hyperram.v:991$1484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:991$1482_Y
    connect \B $ne$hyperram.v:1041$1602_Y
    connect \Y $logic_and$hyperram.v:991$1484_Y
  end
  attribute \src "hyperram.v:994.7-994.79"
  cell $logic_and $logic_and$hyperram.v:994$1494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$1586_Y
    connect \B $eq$hyperram.v:432$833_Y
    connect \Y $logic_and$hyperram.v:994$1494_Y
  end
  attribute \src "hyperram.v:997.7-997.52"
  cell $logic_and $logic_and$hyperram.v:997$1501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1508_Y
    connect \B $eq$hyperram.v:961$1415_Y
    connect \Y $logic_and$hyperram.v:997$1501_Y
  end
  attribute \src "hyperram.v:997.7-997.77"
  cell $logic_and $logic_and$hyperram.v:997$1503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:997$1501_Y
    connect \B $eq$hyperram.v:1056$1614_Y
    connect \Y $logic_and$hyperram.v:997$1503_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1447_Y }
    connect \Y $logic_not$hyperram.v:0$1448_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_not$hyperram.v:0$803_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$806
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$801_Y }
    connect \Y $logic_not$hyperram.v:0$806_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_not$hyperram.v:0$812_Y
  end
  attribute \src "hyperram.v:1005.97-1005.105"
  cell $logic_not $logic_not$hyperram.v:1005$1526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$3494 [0]
  end
  attribute \src "hyperram.v:1029.22-1029.28"
  cell $logic_not $logic_not$hyperram.v:1029$1578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y $logic_not$hyperram.v:1029$1578_Y
  end
  attribute \src "hyperram.v:1032.80-1032.95"
  cell $logic_not $logic_not$hyperram.v:1032$1587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1032$171$0
    connect \Y $logic_not$hyperram.v:1032$1587_Y
  end
  attribute \src "hyperram.v:1038.7-1038.20"
  cell $logic_not $logic_not$hyperram.v:1038$1594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$801_Y
    connect \Y $logic_not$hyperram.v:1038$1594_Y
  end
  attribute \src "hyperram.v:1038.85-1038.104"
  cell $logic_not $logic_not$hyperram.v:1038$1599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1032$170$0
    connect \Y $logic_not$hyperram.v:1038$1599_Y
  end
  attribute \src "hyperram.v:1053.33-1053.48"
  cell $logic_not $logic_not$hyperram.v:1053$1613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_timeout_r
    connect \Y $logic_not$hyperram.v:1053$1613_Y
  end
  attribute \src "hyperram.v:1083.79-1083.86"
  cell $logic_not $logic_not$hyperram.v:1083$1656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y $logic_not$hyperram.v:1083$1656_Y
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $logic_not $logic_not$hyperram.v:164$331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$hyperram.v:164$330_Y
    connect \Y $logic_not$hyperram.v:164$331_Y
  end
  attribute \src "hyperram.v:270.101-270.147"
  cell $logic_not $logic_not$hyperram.v:270$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$368_Y
    connect \Y $logic_not$hyperram.v:270$369_Y
  end
  attribute \src "hyperram.v:309.23-309.37"
  cell $logic_not $logic_not$hyperram.v:309$376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r [0]
    connect \Y $logic_not$hyperram.v:309$376_Y
  end
  attribute \src "hyperram.v:335.50-335.61"
  cell $logic_not $logic_not$hyperram.v:335$389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \Y $logic_not$hyperram.v:335$389_Y
  end
  attribute \src "hyperram.v:393.16-393.22"
  cell $logic_not $logic_not$hyperram.v:393$1685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \Y $0$formal$hyperram.v:393$203_CHECK[0:0]$1683
  end
  attribute \src "hyperram.v:889.26-889.36"
  cell $logic_not $logic_not$hyperram.v:889$1377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_dq_oen
    connect \Y $logic_not$hyperram.v:889$1377_Y
  end
  attribute \src "hyperram.v:923.28-923.40"
  cell $logic_not $logic_not$hyperram.v:923$1391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_oen
    connect \Y $logic_not$hyperram.v:923$1391_Y
  end
  attribute \src "hyperram.v:931.30-931.40"
  cell $logic_not $logic_not$hyperram.v:931$1397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \Y $logic_not$hyperram.v:931$1397_Y
  end
  attribute \src "hyperram.v:945.27-945.36"
  cell $logic_not $logic_not$hyperram.v:945$1402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y $logic_not$hyperram.v:945$1402_Y
  end
  attribute \src "hyperram.v:1021.24-1021.89"
  cell $logic_or $logic_or$hyperram.v:1021$1564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1021$1562_Y
    connect \B $eq$hyperram.v:1021$1563_Y
    connect \Y $logic_or$hyperram.v:1021$1564_Y
  end
  attribute \src "hyperram.v:1032.58-1032.95"
  cell $logic_or $logic_or$hyperram.v:1032$1588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1032$170$0
    connect \B $logic_not$hyperram.v:1032$1587_Y
    connect \Y $logic_or$hyperram.v:1032$1588_Y
  end
  attribute \src "hyperram.v:1056.7-1056.58"
  cell $logic_or $logic_or$hyperram.v:1056$1616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$1614_Y
    connect \B $eq$hyperram.v:1003$1520_Y
    connect \Y $logic_or$hyperram.v:1056$1616_Y
  end
  attribute \src "hyperram.v:1056.7-1056.86"
  cell $logic_or $logic_or$hyperram.v:1056$1618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:1056$1616_Y
    connect \B $eq$hyperram.v:1000$1511_Y
    connect \Y $logic_or$hyperram.v:1056$1618_Y
  end
  attribute \src "hyperram.v:1056.7-1056.137"
  cell $logic_or $logic_or$hyperram.v:1056$1621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:1056$1618_Y
    connect \B $logic_and$hyperram.v:1056$1620_Y
    connect \Y $logic_or$hyperram.v:1056$1621_Y
  end
  attribute \src "hyperram.v:1064.107-1064.133"
  cell $logic_or $logic_or$hyperram.v:1064$1630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1064$183$0
    connect \B \rwds_r
    connect \Y $logic_or$hyperram.v:1064$1630_Y
  end
  attribute \src "hyperram.v:164.27-164.61"
  cell $logic_or $logic_or$hyperram.v:164$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \B $logic_and$hyperram.v:145$328_Y
    connect \Y $logic_or$hyperram.v:164$334_Y
  end
  attribute \src "hyperram.v:240.9-240.48"
  cell $logic_or $logic_or$hyperram.v:240$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:240$351_Y
    connect \B $eq$hyperram.v:240$352_Y
    connect \Y $logic_or$hyperram.v:240$353_Y
  end
  attribute \src "hyperram.v:309.9-309.67"
  cell $logic_or $logic_or$hyperram.v:309$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:309$377_Y
    connect \B $logic_and$hyperram.v:309$378_Y
    connect \Y $logic_or$hyperram.v:309$379_Y
  end
  attribute \src "hyperram.v:328.19-328.51"
  cell $logic_or $logic_or$hyperram.v:328$384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1024$1575_Y
    connect \B \rst_i
    connect \Y \hb_csn_o
  end
  attribute \src "hyperram.v:333.22-333.60"
  cell $logic_or $logic_or$hyperram.v:333$387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:333$386_Y
    connect \B \CA_r [46]
    connect \Y \hb_rwds_oen
  end
  attribute \src "hyperram.v:402.10-402.38"
  cell $logic_or $logic_or$hyperram.v:402$809
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:402$804_Y
    connect \B $logic_and$hyperram.v:402$808_Y
    connect \Y $logic_or$hyperram.v:402$809_Y
  end
  attribute \src "hyperram.v:888.7-888.56"
  cell $logic_or $logic_or$hyperram.v:888$1376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$1614_Y
    connect \B $eq$hyperram.v:1000$1511_Y
    connect \Y $logic_or$hyperram.v:888$1376_Y
  end
  attribute \src "hyperram.v:959.32-959.81"
  cell $logic_or $logic_or$hyperram.v:959$1414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1024$1575_Y
    connect \B $eq$hyperram.v:432$833_Y
    connect \Y $logic_or$hyperram.v:959$1414_Y
  end
  attribute \src "hyperram.v:962.30-962.77"
  cell $logic_or $logic_or$hyperram.v:962$1418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:432$833_Y
    connect \B $eq$hyperram.v:1056$1614_Y
    connect \Y $logic_or$hyperram.v:962$1418_Y
  end
  attribute \src "hyperram.v:965.38-965.103"
  cell $logic_or $logic_or$hyperram.v:965$1423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$1614_Y
    connect \B $logic_and$hyperram.v:965$1422_Y
    connect \Y $logic_or$hyperram.v:965$1423_Y
  end
  attribute \src "hyperram.v:965.38-965.133"
  cell $logic_or $logic_or$hyperram.v:965$1425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:965$1423_Y
    connect \B $eq$hyperram.v:1003$1520_Y
    connect \Y $logic_or$hyperram.v:965$1425_Y
  end
  attribute \src "hyperram.v:968.33-968.84"
  cell $logic_or $logic_or$hyperram.v:968$1429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$1511_Y
    connect \B $eq$hyperram.v:1021$1566_Y
    connect \Y $logic_or$hyperram.v:968$1429_Y
  end
  attribute \src "hyperram.v:971.39-971.110"
  cell $logic_or $logic_or$hyperram.v:971$1435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1003$1520_Y
    connect \B $logic_and$hyperram.v:335$390_Y
    connect \Y $logic_or$hyperram.v:971$1435_Y
  end
  attribute \src "hyperram.v:971.39-971.151"
  cell $logic_or $logic_or$hyperram.v:971$1438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:971$1435_Y
    connect \B $logic_and$hyperram.v:971$1437_Y
    connect \Y $logic_or$hyperram.v:971$1438_Y
  end
  attribute \src "hyperram.v:974.32-974.82"
  cell $logic_or $logic_or$hyperram.v:974$1442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1542_Y
    connect \B $eq$hyperram.v:1021$1566_Y
    connect \Y $logic_or$hyperram.v:974$1442_Y
  end
  attribute \src "hyperram.v:977.32-977.82"
  cell $logic_or $logic_or$hyperram.v:977$1446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1021$1566_Y
    connect \B $eq$hyperram.v:1024$1575_Y
    connect \Y $logic_or$hyperram.v:977$1446_Y
  end
  attribute \src "hyperram.v:270.131-270.145"
  cell $lt $lt$hyperram.v:270$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $lt$hyperram.v:270$367_Y
  end
  attribute \src "hyperram.v:1005.55-1005.81"
  cell $mul $mul$hyperram.v:1005$1523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:1005$1522_Y
    connect \Y $auto$wreduce.cc:454:run$3495 [3:0]
  end
  attribute \src "hyperram.v:1005.55-1005.90"
  cell $mul $mul$hyperram.v:1005$1524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$3495 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$3496 [7:0]
  end
  attribute \src "hyperram.v:1007.54-1007.81"
  cell $mul $mul$hyperram.v:1007$1530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:1007$1529_Y
    connect \Y $auto$wreduce.cc:454:run$3497 [3:0]
  end
  attribute \src "hyperram.v:1007.54-1007.90"
  cell $mul $mul$hyperram.v:1007$1531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$3497 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$3498 [7:0]
  end
  attribute \src "hyperram.v:1011.51-1011.62"
  cell $mul $mul$hyperram.v:1011$1544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 7
    connect \A 2'10
    connect \B \trmax_r
    connect \Y $auto$wreduce.cc:454:run$3499 [6:0]
  end
  attribute \src "hyperram.v:894.44-894.57"
  cell $mul $mul$hyperram.v:894$1379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A 4'1000
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$3500 [9:0]
  end
  attribute \src "hyperram.v:1030.20-1030.37"
  cell $ne $ne$hyperram.v:1030$1580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \B \busy_r
    connect \Y $ne$hyperram.v:1030$1580_Y
  end
  attribute \src "hyperram.v:1041.7-1041.28"
  cell $reduce_bool $ne$hyperram.v:1041$1602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $ne$hyperram.v:1041$1602_Y
  end
  attribute \src "hyperram.v:1050.38-1050.60"
  cell $reduce_bool $ne$hyperram.v:1050$1611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3529
    connect \Y $ne$hyperram.v:1050$1611_Y
  end
  attribute \src "hyperram.v:1064.8-1064.37"
  cell $ne $ne$hyperram.v:1064$1626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \B $auto$clk2fflogic.cc:156:execute$3539
    connect \Y $ne$hyperram.v:1064$1626_Y
  end
  attribute \src "hyperram.v:1064.76-1064.100"
  cell $ne $ne$hyperram.v:1064$1664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'11
    connect \Y $0$past$hyperram.v:1064$182$0[0:0]$582
  end
  attribute \src "hyperram.v:1068.67-1068.98"
  cell $ne $ne$hyperram.v:1068$1637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B $auto$clk2fflogic.cc:156:execute$3529
    connect \Y $ne$hyperram.v:1068$1637_Y
  end
  attribute \src "hyperram.v:1070.30-1070.55"
  cell $ne $ne$hyperram.v:1070$1640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3549
    connect \B \datar_r
    connect \Y $ne$hyperram.v:1070$1640_Y
  end
  attribute \src "hyperram.v:245.47-245.62"
  cell $reduce_bool $ne$hyperram.v:245$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $ne$hyperram.v:245$355_Y
  end
  attribute \src "hyperram.v:270.49-270.69"
  cell $ne $ne$hyperram.v:270$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $ne$hyperram.v:270$362_Y
  end
  attribute \src "hyperram.v:270.75-270.96"
  cell $ne $ne$hyperram.v:270$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $ne$hyperram.v:270$364_Y
  end
  attribute \src "hyperram.v:333.23-333.45"
  cell $ne $ne$hyperram.v:333$386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'100
    connect \Y $ne$hyperram.v:333$386_Y
  end
  attribute \src "hyperram.v:338.21-338.40"
  cell $ne $ne$hyperram.v:338$395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'10
    connect \Y $ne$hyperram.v:338$395_Y
  end
  attribute \src "hyperram.v:406.16-406.37"
  cell $ne $ne$hyperram.v:406$814
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $and$hyperram.v:0$1447_Y
    connect \Y $ne$hyperram.v:406$814_Y
  end
  attribute \src "hyperram.v:979.53-979.81"
  cell $reduce_bool $ne$hyperram.v:979$1453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3679
    connect \Y $ne$hyperram.v:979$1453_Y
  end
  attribute \src "hyperram.v:980.30-980.63"
  cell $ne $ne$hyperram.v:980$1455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B $auto$clk2fflogic.cc:156:execute$3679
    connect \Y $ne$hyperram.v:980$1455_Y
  end
  attribute \src "hyperram.v:1087.39-1087.53"
  cell $not $not$hyperram.v:1087$1661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1087$200$0
    connect \Y $not$hyperram.v:1087$1661_Y
  end
  attribute \src "hyperram.v:109.22-109.30"
  cell $not $not$hyperram.v:109$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_r
    connect \Y $not$hyperram.v:109$322_Y
  end
  attribute \src "hyperram.v:155.18-155.25"
  cell $not $not$hyperram.v:155$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_i
    connect \Y $not$hyperram.v:155$329_Y
  end
  attribute \src "hyperram.v:287.29-287.39"
  cell $not $not$hyperram.v:287$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y \hb_clkn_o
  end
  attribute \src "hyperram.v:327.20-327.26"
  cell $not $not$hyperram.v:327$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y \hb_rstn_o
  end
  attribute \src "hyperram.v:335.66-335.85"
  cell $not $not$hyperram.v:335$393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3493 [0]
    connect \Y $not$hyperram.v:335$393_Y [0]
  end
  attribute \src "hyperram.v:371.18-371.25"
  cell $not $not$hyperram.v:371$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y \ready_o
  end
  attribute \src "hyperram.v:855.20-855.33"
  cell $not $not$hyperram.v:855$1350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$1447_Y
    connect \Y $not$hyperram.v:855$1350_Y
  end
  attribute \src "hyperram.v:949.42-949.58"
  cell $not $not$hyperram.v:949$1405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3539
    connect \Y $not$hyperram.v:949$1405_Y
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3064
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3065
    parameter \WIDTH 1
    connect \D \rst_i
    connect \Q $and$hyperram.v:0$801_Y
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3067
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $and$hyperram.v:0$1447_Y
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3072
    parameter \WIDTH 1
    connect \D \ready_o
    connect \Q $past$hyperram.v:1032$171$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3183
    parameter \WIDTH 4
    connect \D \tcsh_i
    connect \Q $past$hyperram.v:867$119$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3184
    parameter \WIDTH 4
    connect \D \tpre_i
    connect \Q $past$hyperram.v:868$120$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3185
    parameter \WIDTH 4
    connect \D \tpost_i
    connect \Q $past$hyperram.v:869$121$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3186
    parameter \WIDTH 5
    connect \D \trmax_i
    connect \Q $past$hyperram.v:871$122$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3188
    parameter \WIDTH 4
    connect \D \tacc_i
    connect \Q $past$hyperram.v:876$124$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3190
    parameter \WIDTH 1
    connect \D \fixed_latency_i
    connect \Q $past$hyperram.v:881$126$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3191
    parameter \WIDTH 1
    connect \D \double_latency_i
    connect \Q $past$hyperram.v:882$127$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3234
    parameter \WIDTH 1
    connect \D \valid_start
    connect \Q $past$hyperram.v:1032$170$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3246
    parameter \WIDTH 1
    connect \D $0$past$hyperram.v:1064$182$0[0:0]$582
    connect \Q $past$hyperram.v:1064$182$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3247
    parameter \WIDTH 1
    connect \D \hb_rwds_i
    connect \Q $past$hyperram.v:1064$183$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3251
    parameter \WIDTH 8
    connect \D \hb_dq_i
    connect \Q $past$hyperram.v:1069$187$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3261
    parameter \WIDTH 32
    connect \D \data_i
    connect \Q $past$hyperram.v:1084$197$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3262
    parameter \WIDTH 4
    connect \D \sel_i
    connect \Q $past$hyperram.v:1085$198$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3263
    parameter \WIDTH 1
    connect \D \regspace_i
    connect \Q $past$hyperram.v:1086$199$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3264
    parameter \WIDTH 1
    connect \D \wren_i
    connect \Q $past$hyperram.v:1087$200$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3265
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:402$205_CHECK[0:0]$601
    connect \Q $formal$hyperram.v:402$205_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3266
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:402$205_EN[0:0]$602
    connect \Q $formal$hyperram.v:402$205_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3267
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:405$206_CHECK[0:0]$603
    connect \Q $formal$hyperram.v:405$206_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3268
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:405$206_EN[0:0]$604
    connect \Q $formal$hyperram.v:405$206_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3325
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:854$235_CHECK[0:0]$661
    connect \Q $formal$hyperram.v:854$235_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3326
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1030$285_EN[0:0]$762
    connect \Q $formal$hyperram.v:854$235_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3327
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:860$236_CHECK[0:0]$663
    connect \Q $formal$hyperram.v:860$236_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3329
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:861$237_CHECK[0:0]$665
    connect \Q $formal$hyperram.v:861$237_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3331
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:867$238_CHECK[0:0]$667
    connect \Q $formal$hyperram.v:867$238_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3332
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:867$238_EN[0:0]$668
    connect \Q $formal$hyperram.v:867$238_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3333
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:868$239_CHECK[0:0]$669
    connect \Q $formal$hyperram.v:868$239_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3335
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:869$240_CHECK[0:0]$671
    connect \Q $formal$hyperram.v:869$240_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3337
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:872$241_CHECK[0:0]$673
    connect \Q $formal$hyperram.v:872$241_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3338
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:872$241_EN[0:0]$674
    connect \Q $formal$hyperram.v:872$241_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3339
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:874$242_CHECK[0:0]$675
    connect \Q $formal$hyperram.v:874$242_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3340
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:874$242_EN[0:0]$676
    connect \Q $formal$hyperram.v:874$242_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3341
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:877$243_CHECK[0:0]$677
    connect \Q $formal$hyperram.v:877$243_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3342
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:877$243_EN[0:0]$678
    connect \Q $formal$hyperram.v:877$243_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3343
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$244_CHECK[0:0]$679
    connect \Q $formal$hyperram.v:879$244_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3344
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$244_EN[0:0]$680
    connect \Q $formal$hyperram.v:879$244_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3345
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$245_CHECK[0:0]$681
    connect \Q $formal$hyperram.v:879$245_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3347
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:881$246_CHECK[0:0]$683
    connect \Q $formal$hyperram.v:881$246_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3349
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$247_CHECK[0:0]$685
    connect \Q $formal$hyperram.v:889$247_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3350
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$247_EN[0:0]$686
    connect \Q $formal$hyperram.v:889$247_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3351
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$248_CHECK[0:0]$687
    connect \Q $formal$hyperram.v:891$248_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3352
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$248_EN[0:0]$688
    connect \Q $formal$hyperram.v:891$248_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3353
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$249_CHECK[0:0]$689
    connect \Q $formal$hyperram.v:893$249_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3354
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$249_EN[0:0]$690
    connect \Q $formal$hyperram.v:893$249_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3355
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:907$250_CHECK[0:0]$691
    connect \Q $formal$hyperram.v:907$250_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3356
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:907$250_EN[0:0]$692
    connect \Q $formal$hyperram.v:907$250_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3357
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:923$251_CHECK[0:0]$693
    connect \Q $formal$hyperram.v:923$251_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3358
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:923$251_EN[0:0]$694
    connect \Q $formal$hyperram.v:923$251_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3359
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:925$252_CHECK[0:0]$695
    connect \Q $formal$hyperram.v:925$252_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3360
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:925$252_EN[0:0]$696
    connect \Q $formal$hyperram.v:925$252_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3361
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$253_CHECK[0:0]$697
    connect \Q $formal$hyperram.v:929$253_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3362
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$253_EN[0:0]$698
    connect \Q $formal$hyperram.v:929$253_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3363
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$254_CHECK[0:0]$699
    connect \Q $formal$hyperram.v:931$254_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3364
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$254_EN[0:0]$700
    connect \Q $formal$hyperram.v:931$254_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3365
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$255_CHECK[0:0]$701
    connect \Q $formal$hyperram.v:937$255_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3366
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$255_EN[0:0]$702
    connect \Q $formal$hyperram.v:937$255_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3367
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:939$256_CHECK[0:0]$703
    connect \Q $formal$hyperram.v:939$256_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3368
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:939$256_EN[0:0]$704
    connect \Q $formal$hyperram.v:939$256_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3369
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$257_CHECK[0:0]$705
    connect \Q $formal$hyperram.v:944$257_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3370
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$257_EN[0:0]$706
    connect \Q $formal$hyperram.v:944$257_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3371
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:945$258_CHECK[0:0]$707
    connect \Q $formal$hyperram.v:945$258_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3373
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:946$259_CHECK[0:0]$709
    connect \Q $formal$hyperram.v:946$259_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3375
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:947$260_CHECK[0:0]$711
    connect \Q $formal$hyperram.v:947$260_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3377
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:949$261_CHECK[0:0]$713
    connect \Q $formal$hyperram.v:949$261_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3378
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:949$261_EN[0:0]$714
    connect \Q $formal$hyperram.v:949$261_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3379
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:955$262_CHECK[0:0]$715
    connect \Q $formal$hyperram.v:955$262_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3380
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:955$262_EN[0:0]$716
    connect \Q $formal$hyperram.v:955$262_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3381
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$263_CHECK[0:0]$717
    connect \Q $formal$hyperram.v:959$263_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3382
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$263_EN[0:0]$718
    connect \Q $formal$hyperram.v:959$263_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3383
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$264_CHECK[0:0]$719
    connect \Q $formal$hyperram.v:962$264_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3384
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$264_EN[0:0]$720
    connect \Q $formal$hyperram.v:962$264_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3385
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$265_CHECK[0:0]$721
    connect \Q $formal$hyperram.v:965$265_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3386
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$265_EN[0:0]$722
    connect \Q $formal$hyperram.v:965$265_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3387
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$266_CHECK[0:0]$723
    connect \Q $formal$hyperram.v:968$266_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3388
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$266_EN[0:0]$724
    connect \Q $formal$hyperram.v:968$266_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3389
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:971$267_CHECK[0:0]$725
    connect \Q $formal$hyperram.v:971$267_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3390
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:971$267_EN[0:0]$726
    connect \Q $formal$hyperram.v:971$267_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3391
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$268_CHECK[0:0]$727
    connect \Q $formal$hyperram.v:974$268_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3392
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$268_EN[0:0]$728
    connect \Q $formal$hyperram.v:974$268_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3393
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:977$269_CHECK[0:0]$729
    connect \Q $formal$hyperram.v:977$269_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3394
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:977$269_EN[0:0]$730
    connect \Q $formal$hyperram.v:977$269_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3395
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:980$270_CHECK[0:0]$731
    connect \Q $formal$hyperram.v:980$270_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3396
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:980$270_EN[0:0]$732
    connect \Q $formal$hyperram.v:980$270_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3397
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:983$271_CHECK[0:0]$733
    connect \Q $formal$hyperram.v:983$271_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3398
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:983$271_EN[0:0]$734
    connect \Q $formal$hyperram.v:983$271_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3399
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:986$272_CHECK[0:0]$735
    connect \Q $formal$hyperram.v:986$272_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3400
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:986$272_EN[0:0]$736
    connect \Q $formal$hyperram.v:986$272_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3401
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:992$273_CHECK[0:0]$737
    connect \Q $formal$hyperram.v:992$273_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3402
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:992$273_EN[0:0]$738
    connect \Q $formal$hyperram.v:992$273_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3403
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:995$274_CHECK[0:0]$739
    connect \Q $formal$hyperram.v:995$274_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3404
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:995$274_EN[0:0]$740
    connect \Q $formal$hyperram.v:995$274_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3405
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:998$275_CHECK[0:0]$741
    connect \Q $formal$hyperram.v:998$275_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3406
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:998$275_EN[0:0]$742
    connect \Q $formal$hyperram.v:998$275_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3407
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1001$276_CHECK[0:0]$743
    connect \Q $formal$hyperram.v:1001$276_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3408
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1001$276_EN[0:0]$744
    connect \Q $formal$hyperram.v:1001$276_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3409
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1005$277_CHECK[0:0]$745
    connect \Q $formal$hyperram.v:1005$277_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3410
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1005$277_EN[0:0]$746
    connect \Q $formal$hyperram.v:1005$277_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3411
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1007$278_CHECK[0:0]$747
    connect \Q $formal$hyperram.v:1007$278_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3412
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1007$278_EN[0:0]$748
    connect \Q $formal$hyperram.v:1007$278_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3413
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1011$279_CHECK[0:0]$749
    connect \Q $formal$hyperram.v:1011$279_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3414
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1011$279_EN[0:0]$750
    connect \Q $formal$hyperram.v:1011$279_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3415
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1013$280_CHECK[0:0]$751
    connect \Q $formal$hyperram.v:1013$280_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3416
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1013$280_EN[0:0]$752
    connect \Q $formal$hyperram.v:1013$280_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3417
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1015$281_CHECK[0:0]$753
    connect \Q $formal$hyperram.v:1015$281_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3418
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1015$281_EN[0:0]$754
    connect \Q $formal$hyperram.v:1015$281_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3419
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1019$282_CHECK[0:0]$755
    connect \Q $formal$hyperram.v:1019$282_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3420
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1019$282_EN[0:0]$756
    connect \Q $formal$hyperram.v:1019$282_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3421
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1022$283_CHECK[0:0]$757
    connect \Q $formal$hyperram.v:1022$283_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3422
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1022$283_EN[0:0]$758
    connect \Q $formal$hyperram.v:1022$283_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3423
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1025$284_CHECK[0:0]$759
    connect \Q $formal$hyperram.v:1025$284_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3424
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1025$284_EN[0:0]$760
    connect \Q $formal$hyperram.v:1025$284_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3425
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1030$285_CHECK[0:0]$761
    connect \Q $formal$hyperram.v:1030$285_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3427
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1033$286_CHECK[0:0]$763
    connect \Q $formal$hyperram.v:1033$286_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3428
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1033$286_EN[0:0]$764
    connect \Q $formal$hyperram.v:1033$286_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3429
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1036$287_CHECK[0:0]$765
    connect \Q $formal$hyperram.v:1036$287_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3430
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1036$287_EN[0:0]$766
    connect \Q $formal$hyperram.v:1036$287_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3431
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$288_CHECK[0:0]$767
    connect \Q $formal$hyperram.v:1039$288_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3432
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$288_EN[0:0]$768
    connect \Q $formal$hyperram.v:1039$288_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3433
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1042$289_CHECK[0:0]$769
    connect \Q $formal$hyperram.v:1042$289_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3434
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1042$289_EN[0:0]$770
    connect \Q $formal$hyperram.v:1042$289_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3435
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1047$290_CHECK[0:0]$771
    connect \Q $formal$hyperram.v:1047$290_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3437
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1051$291_CHECK[0:0]$773
    connect \Q $formal$hyperram.v:1051$291_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3438
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1051$291_EN[0:0]$774
    connect \Q $formal$hyperram.v:1051$291_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3439
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1053$292_CHECK[0:0]$775
    connect \Q $formal$hyperram.v:1053$292_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3440
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1053$292_EN[0:0]$776
    connect \Q $formal$hyperram.v:1053$292_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3441
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$293_CHECK[0:0]$777
    connect \Q $formal$hyperram.v:1057$293_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3442
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$293_EN[0:0]$778
    connect \Q $formal$hyperram.v:1057$293_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3445
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1065$295_CHECK[0:0]$781
    connect \Q $formal$hyperram.v:1065$295_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3446
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1065$295_EN[0:0]$782
    connect \Q $formal$hyperram.v:1065$295_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3447
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1070$296_CHECK[0:0]$783
    connect \Q $formal$hyperram.v:1070$296_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3448
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1070$296_EN[0:0]$784
    connect \Q $formal$hyperram.v:1070$296_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3449
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1073$297_CHECK[0:0]$785
    connect \Q $formal$hyperram.v:1073$297_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3450
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1073$297_EN[0:0]$786
    connect \Q $formal$hyperram.v:1073$297_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3451
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1074$298_CHECK[0:0]$787
    connect \Q $formal$hyperram.v:1074$298_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3452
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1074$298_EN[0:0]$788
    connect \Q $formal$hyperram.v:1074$298_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3453
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1075$299_CHECK[0:0]$789
    connect \Q $formal$hyperram.v:1075$299_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3454
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1075$299_EN[0:0]$790
    connect \Q $formal$hyperram.v:1075$299_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3455
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1076$300_CHECK[0:0]$791
    connect \Q $formal$hyperram.v:1076$300_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3456
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1076$300_EN[0:0]$792
    connect \Q $formal$hyperram.v:1076$300_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3457
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1084$301_CHECK[0:0]$793
    connect \Q $formal$hyperram.v:1084$301_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3458
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1084$301_EN[0:0]$794
    connect \Q $formal$hyperram.v:1084$301_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3459
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1085$302_CHECK[0:0]$795
    connect \Q $formal$hyperram.v:1085$302_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3461
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1086$303_CHECK[0:0]$797
    connect \Q $formal$hyperram.v:1086$303_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3463
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1087$304_CHECK[0:0]$799
    connect \Q $formal$hyperram.v:1087$304_CHECK
  end
  attribute \src "hyperram.v:402.10-402.38|hyperram.v:402.6-403.31"
  cell $mux $procmux$1886
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:402$809_Y
    connect \Y $procmux$1886_Y
  end
  attribute \src "hyperram.v:401.9-401.21|hyperram.v:401.5-403.31"
  cell $mux $procmux$1888
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1886_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:402$205_EN[0:0]$602
  end
  attribute \src "hyperram.v:402.10-402.38|hyperram.v:402.6-403.31"
  cell $mux $procmux$1890
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3710
    connect \B $logic_and$hyperram.v:403$813_Y
    connect \S $logic_or$hyperram.v:402$809_Y
    connect \Y $procmux$1890_Y
  end
  attribute \src "hyperram.v:401.9-401.21|hyperram.v:401.5-403.31"
  cell $mux $procmux$1892
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3712
    connect \B $procmux$1890_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:402$205_CHECK[0:0]$601
  end
  attribute \src "hyperram.v:405.9-405.21|hyperram.v:405.5-407.8"
  cell $mux $procmux$1894
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:405$206_EN[0:0]$604
  end
  attribute \src "hyperram.v:405.9-405.21|hyperram.v:405.5-407.8"
  cell $mux $procmux$1896
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3714
    connect \B $ne$hyperram.v:406$814_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:405$206_CHECK[0:0]$603
  end
  attribute \src "hyperram.v:854.6-854.28|hyperram.v:854.2-856.5"
  cell $mux $procmux$2010
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1030$285_EN[0:0]$762
  end
  attribute \src "hyperram.v:854.6-854.28|hyperram.v:854.2-856.5"
  cell $mux $procmux$2012
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3716
    connect \B $eq$hyperram.v:855$1351_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:854$235_CHECK[0:0]$661
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-862.5"
  cell $mux $procmux$2016
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3718
    connect \B $ge$hyperram.v:860$1354_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:860$236_CHECK[0:0]$663
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-862.5"
  cell $mux $procmux$2020
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3720
    connect \B $ge$hyperram.v:861$1355_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:861$237_CHECK[0:0]$665
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2022
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2022_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2024
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2022_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:867$238_EN[0:0]$668
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2026
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3722
    connect \B $eq$hyperram.v:867$1361_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2026_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2028
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3724
    connect \B $procmux$2026_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:867$238_CHECK[0:0]$667
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2034
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3726
    connect \B $eq$hyperram.v:868$1362_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2034_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2036
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3728
    connect \B $procmux$2034_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:868$239_CHECK[0:0]$669
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2042
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3730
    connect \B $eq$hyperram.v:869$1363_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2042_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2044
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3732
    connect \B $procmux$2042_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:869$240_CHECK[0:0]$671
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2047
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:871$1364_Y
    connect \Y $procmux$2047_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2049
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2047_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2049_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2051
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2049_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:872$241_EN[0:0]$674
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2054
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3734
    connect \B $eq$hyperram.v:872$1365_Y
    connect \S $ge$hyperram.v:871$1364_Y
    connect \Y $procmux$2054_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2056
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3736
    connect \B $procmux$2054_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2056_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2058
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3738
    connect \B $procmux$2056_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:872$241_CHECK[0:0]$673
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2061
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:871$1364_Y
    connect \Y $procmux$2061_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2063
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2061_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2063_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2065
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2063_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:874$242_EN[0:0]$676
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2068
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:726$1196_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3740
    connect \S $ge$hyperram.v:871$1364_Y
    connect \Y $procmux$2068_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2070
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3742
    connect \B $procmux$2068_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2070_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2072
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3744
    connect \B $procmux$2070_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:874$242_CHECK[0:0]$675
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2075
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:876$1367_Y
    connect \Y $procmux$2075_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2077
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2075_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2077_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2079
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2077_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:877$243_EN[0:0]$678
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2082
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3746
    connect \B $eq$hyperram.v:877$1368_Y
    connect \S $ge$hyperram.v:876$1367_Y
    connect \Y $procmux$2082_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2084
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3748
    connect \B $procmux$2082_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2084_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2086
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3750
    connect \B $procmux$2084_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:877$243_CHECK[0:0]$677
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2089
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:876$1367_Y
    connect \Y $procmux$2089_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2091
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2089_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2091_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2093
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2091_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:879$244_EN[0:0]$680
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2096
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:879$1369_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3752
    connect \S $ge$hyperram.v:876$1367_Y
    connect \Y $procmux$2096_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2098
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3754
    connect \B $procmux$2096_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2098_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2100
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3756
    connect \B $procmux$2098_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:879$244_CHECK[0:0]$679
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2106
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3758
    connect \B $eq$hyperram.v:881$1370_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2106_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2108
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3760
    connect \B $procmux$2106_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:879$245_CHECK[0:0]$681
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2114
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3762
    connect \B $eq$hyperram.v:882$1371_Y
    connect \S $logic_and$hyperram.v:866$1360_Y
    connect \Y $procmux$2114_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2116
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3764
    connect \B $procmux$2114_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:881$246_CHECK[0:0]$683
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$2119
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:888$1376_Y
    connect \Y $procmux$2119_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2121
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2119_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:889$247_EN[0:0]$686
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$2124
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3766
    connect \B $logic_not$hyperram.v:889$1377_Y
    connect \S $logic_or$hyperram.v:888$1376_Y
    connect \Y $procmux$2124_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2126
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3768
    connect \B $procmux$2124_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:889$247_CHECK[0:0]$685
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$2129
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$hyperram.v:888$1376_Y
    connect \Y $procmux$2129_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2131
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2129_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:891$248_EN[0:0]$688
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$2134
    parameter \WIDTH 1
    connect \A \hb_dq_oen
    connect \B $auto$rtlil.cc:2817:Anyseq$3770
    connect \S $logic_or$hyperram.v:888$1376_Y
    connect \Y $procmux$2134_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2136
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3772
    connect \B $procmux$2134_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:891$248_CHECK[0:0]$687
  end
  attribute \src "hyperram.v:893.7-893.26|hyperram.v:893.3-905.6"
  cell $mux $procmux$2138
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1056$1614_Y
    connect \Y $procmux$2138_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2140
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2138_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:893$249_EN[0:0]$690
  end
  attribute \src "hyperram.v:893.7-893.26|hyperram.v:893.3-905.6"
  cell $mux $procmux$2142
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3774
    connect \B $eq$hyperram.v:894$1381_Y
    connect \S $eq$hyperram.v:1056$1614_Y
    connect \Y $procmux$2142_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2144
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3776
    connect \B $procmux$2142_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:893$249_CHECK[0:0]$689
  end
  attribute \src "hyperram.v:907.7-907.29|hyperram.v:907.3-917.6"
  cell $mux $procmux$2146
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1000$1511_Y
    connect \Y $procmux$2146_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2148
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2146_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:907$250_EN[0:0]$692
  end
  attribute \src "hyperram.v:907.7-907.29|hyperram.v:907.3-917.6"
  cell $mux $procmux$2150
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3778
    connect \B $eq$hyperram.v:908$1385_Y
    connect \S $eq$hyperram.v:1000$1511_Y
    connect \Y $procmux$2150_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2152
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3780
    connect \B $procmux$2150_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:907$250_CHECK[0:0]$691
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$2155
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:335$390_Y
    connect \Y $procmux$2155_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2157
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2155_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:923$251_EN[0:0]$694
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$2160
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3782
    connect \B $logic_not$hyperram.v:923$1391_Y
    connect \S $logic_and$hyperram.v:335$390_Y
    connect \Y $procmux$2160_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2162
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3784
    connect \B $procmux$2160_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:923$251_CHECK[0:0]$693
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$2165
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$hyperram.v:335$390_Y
    connect \Y $procmux$2165_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2167
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2165_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:925$252_EN[0:0]$696
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$2170
    parameter \WIDTH 1
    connect \A \hb_rwds_oen
    connect \B $auto$rtlil.cc:2817:Anyseq$3786
    connect \S $logic_and$hyperram.v:335$390_Y
    connect \Y $procmux$2170_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2172
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3788
    connect \B $procmux$2170_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:925$252_CHECK[0:0]$695
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2175
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \CA_r [46]
    connect \Y $procmux$2175_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2177
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2175_Y
    connect \S $eq$hyperram.v:1000$1511_Y
    connect \Y $procmux$2177_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2179
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2177_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:929$253_EN[0:0]$698
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2182
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:929$1396_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3790
    connect \S \CA_r [46]
    connect \Y $procmux$2182_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2184
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3792
    connect \B $procmux$2182_Y
    connect \S $eq$hyperram.v:1000$1511_Y
    connect \Y $procmux$2184_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2186
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3794
    connect \B $procmux$2184_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:929$253_CHECK[0:0]$697
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2189
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [46]
    connect \Y $procmux$2189_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2191
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2189_Y
    connect \S $eq$hyperram.v:1000$1511_Y
    connect \Y $procmux$2191_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2193
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2191_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:931$254_EN[0:0]$700
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2196
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3796
    connect \B $logic_not$hyperram.v:931$1397_Y
    connect \S \CA_r [46]
    connect \Y $procmux$2196_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2198
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3798
    connect \B $procmux$2196_Y
    connect \S $eq$hyperram.v:1000$1511_Y
    connect \Y $procmux$2198_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2200
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3800
    connect \B $procmux$2198_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:931$254_CHECK[0:0]$699
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2203
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:937$255_EN[0:0]$702
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2206
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3802
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:937$255_CHECK[0:0]$701
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2209
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:939$256_EN[0:0]$704
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2212
    parameter \WIDTH 1
    connect \A \hb_rstn_o
    connect \B $auto$rtlil.cc:2817:Anyseq$3804
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:939$256_CHECK[0:0]$703
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2214
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2214_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2216
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2214_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:944$257_EN[0:0]$706
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2218
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3806
    connect \B \hb_csn_o
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2218_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2220
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3808
    connect \B $procmux$2218_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:944$257_CHECK[0:0]$705
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2226
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3810
    connect \B $logic_not$hyperram.v:945$1402_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2226_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2228
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3812
    connect \B $procmux$2226_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:945$258_CHECK[0:0]$707
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2234
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3814
    connect \B \hb_clkn_o
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2234_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2236
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3816
    connect \B $procmux$2234_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:946$259_CHECK[0:0]$709
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2242
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3818
    connect \B 1'1
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2242_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2244
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3820
    connect \B $procmux$2242_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:947$260_CHECK[0:0]$711
  end
  attribute \src "hyperram.v:948.8-948.18|hyperram.v:948.4-949.61"
  cell $mux $procmux$2246
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \clk_active
    connect \Y $procmux$2246_Y
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2248
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2246_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2248_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2250
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2248_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:949$261_EN[0:0]$714
  end
  attribute \src "hyperram.v:948.8-948.18|hyperram.v:948.4-949.61"
  cell $mux $procmux$2252
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3822
    connect \B $eq$hyperram.v:949$1406_Y
    connect \S \clk_active
    connect \Y $procmux$2252_Y
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2254
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3824
    connect \B $procmux$2252_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2254_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2256
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3826
    connect \B $procmux$2254_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:949$261_CHECK[0:0]$713
  end
  attribute \src "hyperram.v:954.6-954.34|hyperram.v:954.2-956.5"
  cell $mux $procmux$2258
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:954$1407_Y
    connect \Y $0$formal$hyperram.v:955$262_EN[0:0]$716
  end
  attribute \src "hyperram.v:954.6-954.34|hyperram.v:954.2-956.5"
  cell $mux $procmux$2260
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3828
    connect \B $eq$hyperram.v:1024$1575_Y
    connect \S $logic_and$hyperram.v:954$1407_Y
    connect \Y $0$formal$hyperram.v:955$262_CHECK[0:0]$715
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.84"
  cell $mux $procmux$2262
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1032$1585_Y
    connect \Y $procmux$2262_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2264
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2262_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:959$263_EN[0:0]$718
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.84"
  cell $mux $procmux$2266
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3830
    connect \B $logic_or$hyperram.v:959$1414_Y
    connect \S $eq$hyperram.v:1032$1585_Y
    connect \Y $procmux$2266_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2268
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3832
    connect \B $procmux$2266_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:959$263_CHECK[0:0]$717
  end
  attribute \src "hyperram.v:961.7-961.34|hyperram.v:961.3-962.80"
  cell $mux $procmux$2270
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:961$1415_Y
    connect \Y $procmux$2270_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2272
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2270_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:962$264_EN[0:0]$720
  end
  attribute \src "hyperram.v:961.7-961.34|hyperram.v:961.3-962.80"
  cell $mux $procmux$2274
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3834
    connect \B $logic_or$hyperram.v:962$1418_Y
    connect \S $eq$hyperram.v:961$1415_Y
    connect \Y $procmux$2274_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2276
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3836
    connect \B $procmux$2274_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:962$264_CHECK[0:0]$719
  end
  attribute \src "hyperram.v:964.7-964.33|hyperram.v:964.3-965.136"
  cell $mux $procmux$2278
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1000$1509_Y
    connect \Y $procmux$2278_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2280
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2278_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:965$265_EN[0:0]$722
  end
  attribute \src "hyperram.v:964.7-964.33|hyperram.v:964.3-965.136"
  cell $mux $procmux$2282
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3838
    connect \B $logic_or$hyperram.v:965$1425_Y
    connect \S $eq$hyperram.v:1000$1509_Y
    connect \Y $procmux$2282_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2284
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3840
    connect \B $procmux$2282_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:965$265_CHECK[0:0]$721
  end
  attribute \src "hyperram.v:967.7-967.36|hyperram.v:967.3-968.87"
  cell $mux $procmux$2286
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1021$1562_Y
    connect \Y $procmux$2286_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2288
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2286_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:968$266_EN[0:0]$724
  end
  attribute \src "hyperram.v:967.7-967.36|hyperram.v:967.3-968.87"
  cell $mux $procmux$2290
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3842
    connect \B $logic_or$hyperram.v:968$1429_Y
    connect \S $eq$hyperram.v:1021$1562_Y
    connect \Y $procmux$2290_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2292
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3844
    connect \B $procmux$2290_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:968$266_CHECK[0:0]$723
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-971.154"
  cell $mux $procmux$2294
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1010$1540_Y
    connect \Y $procmux$2294_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2296
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2294_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:971$267_EN[0:0]$726
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-971.154"
  cell $mux $procmux$2298
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3846
    connect \B $logic_or$hyperram.v:971$1438_Y
    connect \S $eq$hyperram.v:1010$1540_Y
    connect \Y $procmux$2298_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2300
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3848
    connect \B $procmux$2298_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:971$267_CHECK[0:0]$725
  end
  attribute \src "hyperram.v:973.7-973.35|hyperram.v:973.3-974.85"
  cell $mux $procmux$2302
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1021$1563_Y
    connect \Y $procmux$2302_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2304
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2302_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:974$268_EN[0:0]$728
  end
  attribute \src "hyperram.v:973.7-973.35|hyperram.v:973.3-974.85"
  cell $mux $procmux$2306
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3850
    connect \B $logic_or$hyperram.v:974$1442_Y
    connect \S $eq$hyperram.v:1021$1563_Y
    connect \Y $procmux$2306_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2308
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3852
    connect \B $procmux$2306_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:974$268_CHECK[0:0]$727
  end
  attribute \src "hyperram.v:976.7-976.35|hyperram.v:976.3-977.85"
  cell $mux $procmux$2310
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1024$1573_Y
    connect \Y $procmux$2310_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2312
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2310_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:977$269_EN[0:0]$730
  end
  attribute \src "hyperram.v:976.7-976.35|hyperram.v:976.3-977.85"
  cell $mux $procmux$2314
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3854
    connect \B $logic_or$hyperram.v:977$1446_Y
    connect \S $eq$hyperram.v:1024$1573_Y
    connect \Y $procmux$2314_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2316
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3856
    connect \B $procmux$2314_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:977$269_CHECK[0:0]$729
  end
  attribute \src "hyperram.v:979.7-979.82|hyperram.v:979.3-980.66"
  cell $mux $procmux$2318
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:979$1454_Y
    connect \Y $procmux$2318_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2320
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2318_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:980$270_EN[0:0]$732
  end
  attribute \src "hyperram.v:979.7-979.82|hyperram.v:979.3-980.66"
  cell $mux $procmux$2322
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3858
    connect \B $ne$hyperram.v:980$1455_Y
    connect \S $logic_and$hyperram.v:979$1454_Y
    connect \Y $procmux$2322_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2324
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3860
    connect \B $procmux$2322_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:980$270_CHECK[0:0]$731
  end
  attribute \src "hyperram.v:982.7-982.81|hyperram.v:982.3-983.51"
  cell $mux $procmux$2326
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:982$1463_Y
    connect \Y $procmux$2326_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2328
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2326_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:983$271_EN[0:0]$734
  end
  attribute \src "hyperram.v:982.7-982.81|hyperram.v:982.3-983.51"
  cell $mux $procmux$2330
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3862
    connect \B $eq$hyperram.v:1021$1566_Y
    connect \S $logic_and$hyperram.v:982$1463_Y
    connect \Y $procmux$2330_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2332
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3864
    connect \B $procmux$2330_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:983$271_CHECK[0:0]$733
  end
  attribute \src "hyperram.v:985.7-985.99|hyperram.v:985.3-986.52"
  cell $mux $procmux$2334
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:985$1473_Y
    connect \Y $procmux$2334_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2336
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2334_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:986$272_EN[0:0]$736
  end
  attribute \src "hyperram.v:985.7-985.99|hyperram.v:985.3-986.52"
  cell $mux $procmux$2338
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3866
    connect \B $eq$hyperram.v:432$833_Y
    connect \S $logic_and$hyperram.v:985$1473_Y
    connect \Y $procmux$2338_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2340
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3868
    connect \B $procmux$2338_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:986$272_CHECK[0:0]$735
  end
  attribute \src "hyperram.v:991.7-991.85|hyperram.v:991.3-992.67"
  cell $mux $procmux$2342
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:991$1484_Y
    connect \Y $procmux$2342_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2344
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2342_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:992$273_EN[0:0]$738
  end
  attribute \src "hyperram.v:991.7-991.85|hyperram.v:991.3-992.67"
  cell $mux $procmux$2346
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3870
    connect \B $eq$hyperram.v:992$1486_Y
    connect \S $logic_and$hyperram.v:991$1484_Y
    connect \Y $procmux$2346_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2348
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3872
    connect \B $procmux$2346_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:992$273_CHECK[0:0]$737
  end
  attribute \src "hyperram.v:994.7-994.79|hyperram.v:994.3-995.55"
  cell $mux $procmux$2350
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:994$1494_Y
    connect \Y $procmux$2350_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2352
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2350_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:995$274_EN[0:0]$740
  end
  attribute \src "hyperram.v:994.7-994.79|hyperram.v:994.3-995.55"
  cell $mux $procmux$2354
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3874
    connect \B $eq$hyperram.v:995$1495_Y
    connect \S $logic_and$hyperram.v:994$1494_Y
    connect \Y $procmux$2354_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2356
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3876
    connect \B $procmux$2354_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:995$274_CHECK[0:0]$739
  end
  attribute \src "hyperram.v:997.7-997.77|hyperram.v:997.3-998.49"
  cell $mux $procmux$2358
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:997$1503_Y
    connect \Y $procmux$2358_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2360
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2358_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:998$275_EN[0:0]$742
  end
  attribute \src "hyperram.v:997.7-997.77|hyperram.v:997.3-998.49"
  cell $mux $procmux$2362
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3878
    connect \B $eq$hyperram.v:998$1504_Y
    connect \S $logic_and$hyperram.v:997$1503_Y
    connect \Y $procmux$2362_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2364
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3880
    connect \B $procmux$2362_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:998$275_CHECK[0:0]$741
  end
  attribute \src "hyperram.v:1000.7-1000.79|hyperram.v:1000.3-1001.54"
  cell $mux $procmux$2366
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1000$1512_Y
    connect \Y $procmux$2366_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2368
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2366_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1001$276_EN[0:0]$744
  end
  attribute \src "hyperram.v:1000.7-1000.79|hyperram.v:1000.3-1001.54"
  cell $mux $procmux$2370
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3882
    connect \B $eq$hyperram.v:1001$1513_Y
    connect \S $logic_and$hyperram.v:1000$1512_Y
    connect \Y $procmux$2370_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2372
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3884
    connect \B $procmux$2370_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1001$276_CHECK[0:0]$743
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$2375
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \fixed_latency_r
    connect \Y $procmux$2375_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$2377
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2375_Y
    connect \S $logic_and$hyperram.v:1003$1521_Y
    connect \Y $procmux$2377_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2379
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2377_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1005$277_EN[0:0]$746
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$2382
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3886
    connect \B $eq$hyperram.v:1005$1528_Y
    connect \S \fixed_latency_r
    connect \Y $procmux$2382_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$2384
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3888
    connect \B $procmux$2382_Y
    connect \S $logic_and$hyperram.v:1003$1521_Y
    connect \Y $procmux$2384_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2386
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3890
    connect \B $procmux$2384_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1005$277_CHECK[0:0]$745
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$2389
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \fixed_latency_r
    connect \Y $procmux$2389_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$2391
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2389_Y
    connect \S $logic_and$hyperram.v:1003$1521_Y
    connect \Y $procmux$2391_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2393
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2391_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1007$278_EN[0:0]$748
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$2396
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:1007$1535_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3892
    connect \S \fixed_latency_r
    connect \Y $procmux$2396_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$2398
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3894
    connect \B $procmux$2396_Y
    connect \S $logic_and$hyperram.v:1003$1521_Y
    connect \Y $procmux$2398_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2400
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3896
    connect \B $procmux$2398_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1007$278_CHECK[0:0]$747
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2402
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1010$1543_Y
    connect \Y $procmux$2402_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2404
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2402_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1011$279_EN[0:0]$750
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2406
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3898
    connect \B $eq$hyperram.v:1011$1546_Y
    connect \S $logic_and$hyperram.v:1010$1543_Y
    connect \Y $procmux$2406_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2408
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3900
    connect \B $procmux$2406_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1011$279_CHECK[0:0]$749
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2413
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2189_Y
    connect \S $logic_and$hyperram.v:1010$1543_Y
    connect \Y $procmux$2413_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2415
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2413_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1013$280_EN[0:0]$752
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1012.8-1012.18|hyperram.v:1012.4-1015.55"
  cell $mux $procmux$2418
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3902
    connect \B $eq$hyperram.v:1013$1547_Y
    connect \S \CA_r [46]
    connect \Y $procmux$2418_Y
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2420
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3904
    connect \B $procmux$2418_Y
    connect \S $logic_and$hyperram.v:1010$1543_Y
    connect \Y $procmux$2420_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2422
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3906
    connect \B $procmux$2420_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1013$280_CHECK[0:0]$751
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2427
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2175_Y
    connect \S $logic_and$hyperram.v:1010$1543_Y
    connect \Y $procmux$2427_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2429
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2427_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1015$281_EN[0:0]$754
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1012.8-1012.18|hyperram.v:1012.4-1015.55"
  cell $mux $procmux$2432
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:1015$1548_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3908
    connect \S \CA_r [46]
    connect \Y $procmux$2432_Y
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2434
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3910
    connect \B $procmux$2432_Y
    connect \S $logic_and$hyperram.v:1010$1543_Y
    connect \Y $procmux$2434_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2436
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3912
    connect \B $procmux$2434_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1015$281_CHECK[0:0]$753
  end
  attribute \src "hyperram.v:1018.7-1018.84|hyperram.v:1018.3-1019.55"
  cell $mux $procmux$2438
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1018$1556_Y
    connect \Y $procmux$2438_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2440
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2438_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1019$282_EN[0:0]$756
  end
  attribute \src "hyperram.v:1018.7-1018.84|hyperram.v:1018.3-1019.55"
  cell $mux $procmux$2442
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3914
    connect \B $eq$hyperram.v:1019$1557_Y
    connect \S $logic_and$hyperram.v:1018$1556_Y
    connect \Y $procmux$2442_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2444
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3916
    connect \B $procmux$2442_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1019$282_CHECK[0:0]$755
  end
  attribute \src "hyperram.v:1021.7-1021.117|hyperram.v:1021.3-1022.57"
  cell $mux $procmux$2446
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1021$1567_Y
    connect \Y $procmux$2446_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2448
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2446_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1022$283_EN[0:0]$758
  end
  attribute \src "hyperram.v:1021.7-1021.117|hyperram.v:1021.3-1022.57"
  cell $mux $procmux$2450
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3918
    connect \B $eq$hyperram.v:1022$1568_Y
    connect \S $logic_and$hyperram.v:1021$1567_Y
    connect \Y $procmux$2450_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2452
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3920
    connect \B $procmux$2450_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1022$283_CHECK[0:0]$757
  end
  attribute \src "hyperram.v:1024.7-1024.80|hyperram.v:1024.3-1025.56"
  cell $mux $procmux$2454
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1024$1576_Y
    connect \Y $procmux$2454_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2456
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2454_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1025$284_EN[0:0]$760
  end
  attribute \src "hyperram.v:1024.7-1024.80|hyperram.v:1024.3-1025.56"
  cell $mux $procmux$2458
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3922
    connect \B $eq$hyperram.v:1025$1577_Y
    connect \S $logic_and$hyperram.v:1024$1576_Y
    connect \Y $procmux$2458_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2460
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3924
    connect \B $procmux$2458_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1025$284_CHECK[0:0]$759
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2464
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3926
    connect \B $ne$hyperram.v:1030$1580_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1030$285_CHECK[0:0]$761
  end
  attribute \src "hyperram.v:1032.7-1032.96|hyperram.v:1032.3-1033.41"
  cell $mux $procmux$2466
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1032$1589_Y
    connect \Y $procmux$2466_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2468
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2466_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1033$286_EN[0:0]$764
  end
  attribute \src "hyperram.v:1032.7-1032.96|hyperram.v:1032.3-1033.41"
  cell $mux $procmux$2470
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3928
    connect \B \busy_r
    connect \S $logic_and$hyperram.v:1032$1589_Y
    connect \Y $procmux$2470_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2472
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3930
    connect \B $procmux$2470_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1033$286_CHECK[0:0]$763
  end
  attribute \src "hyperram.v:1035.7-1035.64|hyperram.v:1035.3-1036.40"
  cell $mux $procmux$2474
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1035$1593_Y
    connect \Y $procmux$2474_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2476
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2474_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1036$287_EN[0:0]$766
  end
  attribute \src "hyperram.v:1035.7-1035.64|hyperram.v:1035.3-1036.40"
  cell $mux $procmux$2478
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3932
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1035$1593_Y
    connect \Y $procmux$2478_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2480
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3934
    connect \B $procmux$2478_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1036$287_CHECK[0:0]$765
  end
  attribute \src "hyperram.v:1038.7-1038.122|hyperram.v:1038.3-1039.43"
  cell $mux $procmux$2482
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1038$1601_Y
    connect \Y $procmux$2482_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2484
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2482_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1039$288_EN[0:0]$768
  end
  attribute \src "hyperram.v:1038.7-1038.122|hyperram.v:1038.3-1039.43"
  cell $mux $procmux$2486
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3936
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1038$1601_Y
    connect \Y $procmux$2486_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2488
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3938
    connect \B $procmux$2486_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1039$288_CHECK[0:0]$767
  end
  attribute \src "hyperram.v:1041.7-1041.28|hyperram.v:1041.3-1042.38"
  cell $mux $procmux$2490
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$hyperram.v:1041$1602_Y
    connect \Y $procmux$2490_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2492
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2490_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1042$289_EN[0:0]$770
  end
  attribute \src "hyperram.v:1041.7-1041.28|hyperram.v:1041.3-1042.38"
  cell $mux $procmux$2494
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3940
    connect \B \busy_r
    connect \S $ne$hyperram.v:1041$1602_Y
    connect \Y $procmux$2494_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2496
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3942
    connect \B $procmux$2494_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1042$289_CHECK[0:0]$769
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2500
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3944
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1047$290_CHECK[0:0]$771
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$2503
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1050$1612_Y
    connect \Y $procmux$2503_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$2505
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2503_Y
    connect \S $logic_and$hyperram.v:1049$1609_Y
    connect \Y $procmux$2505_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2507
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2505_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1051$291_EN[0:0]$774
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$2510
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3946
    connect \B \read_timeout_r
    connect \S $logic_and$hyperram.v:1050$1612_Y
    connect \Y $procmux$2510_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$2512
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3948
    connect \B $procmux$2510_Y
    connect \S $logic_and$hyperram.v:1049$1609_Y
    connect \Y $procmux$2512_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2514
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3950
    connect \B $procmux$2512_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1051$291_CHECK[0:0]$773
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$2517
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$hyperram.v:1050$1612_Y
    connect \Y $procmux$2517_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$2519
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2517_Y
    connect \S $logic_and$hyperram.v:1049$1609_Y
    connect \Y $procmux$2519_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2521
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2519_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1053$292_EN[0:0]$776
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$2524
    parameter \WIDTH 1
    connect \A $logic_not$hyperram.v:1053$1613_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3952
    connect \S $logic_and$hyperram.v:1050$1612_Y
    connect \Y $procmux$2524_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$2526
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3954
    connect \B $procmux$2524_Y
    connect \S $logic_and$hyperram.v:1049$1609_Y
    connect \Y $procmux$2526_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2528
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3956
    connect \B $procmux$2526_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1053$292_CHECK[0:0]$775
  end
  attribute \src "hyperram.v:1056.7-1056.137|hyperram.v:1056.3-1057.53"
  cell $mux $procmux$2530
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:1056$1621_Y
    connect \Y $procmux$2530_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2532
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2530_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1057$293_EN[0:0]$778
  end
  attribute \src "hyperram.v:1056.7-1056.137|hyperram.v:1056.3-1057.53"
  cell $mux $procmux$2534
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3958
    connect \B $logic_not$hyperram.v:1053$1613_Y
    connect \S $logic_or$hyperram.v:1056$1621_Y
    connect \Y $procmux$2534_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2536
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3960
    connect \B $procmux$2534_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1057$293_CHECK[0:0]$777
  end
  attribute \src "hyperram.v:1064.7-1064.134|hyperram.v:1064.3-1066.6"
  cell $mux $procmux$2542
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1064$1631_Y
    connect \Y $procmux$2542_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2544
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2542_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1065$295_EN[0:0]$782
  end
  attribute \src "hyperram.v:1064.7-1064.134|hyperram.v:1064.3-1066.6"
  cell $mux $procmux$2546
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3962
    connect \B $eq$hyperram.v:1065$1633_Y
    connect \S $logic_and$hyperram.v:1064$1631_Y
    connect \Y $procmux$2546_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2548
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3964
    connect \B $procmux$2546_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1065$295_CHECK[0:0]$781
  end
  attribute \src "hyperram.v:1069.8-1069.22|hyperram.v:1069.4-1070.58"
  cell $mux $procmux$2550
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2551_CMP
    connect \Y $procmux$2550_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2552
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2550_Y
    connect \S $logic_and$hyperram.v:1068$1638_Y
    connect \Y $procmux$2552_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2554
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2552_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1070$296_EN[0:0]$784
  end
  attribute \src "hyperram.v:1069.8-1069.22|hyperram.v:1069.4-1070.58"
  cell $mux $procmux$2556
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3966
    connect \B $ne$hyperram.v:1070$1640_Y
    connect \S $procmux$2551_CMP
    connect \Y $procmux$2556_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2558
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3968
    connect \B $procmux$2556_Y
    connect \S $logic_and$hyperram.v:1068$1638_Y
    connect \Y $procmux$2558_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2560
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3970
    connect \B $procmux$2558_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1070$296_CHECK[0:0]$783
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2565
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2566_CMP
    connect \Y $procmux$2565_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $eq $procmux$2566_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'11
    connect \Y $procmux$2566_CMP
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2567
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2565_Y
    connect \S $logic_and$hyperram.v:1068$1638_Y
    connect \Y $procmux$2567_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2569
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2567_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1073$297_EN[0:0]$786
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2574
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3972
    connect \B $eq$hyperram.v:1073$1641_Y
    connect \S $procmux$2566_CMP
    connect \Y $procmux$2574_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2576
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3974
    connect \B $procmux$2574_Y
    connect \S $logic_and$hyperram.v:1068$1638_Y
    connect \Y $procmux$2576_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2578
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3976
    connect \B $procmux$2576_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1073$297_CHECK[0:0]$785
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2582
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1013$1547_Y
    connect \Y $procmux$2582_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2584
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2582_Y
    connect \S $logic_and$hyperram.v:1068$1638_Y
    connect \Y $procmux$2584_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2586
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2584_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1074$298_EN[0:0]$788
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2590
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3978
    connect \B $eq$hyperram.v:1074$1642_Y
    connect \S $eq$hyperram.v:1013$1547_Y
    connect \Y $procmux$2590_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2592
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3980
    connect \B $procmux$2590_Y
    connect \S $logic_and$hyperram.v:1068$1638_Y
    connect \Y $procmux$2592_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2594
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3982
    connect \B $procmux$2592_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1074$298_CHECK[0:0]$787
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2597
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2598_CMP
    connect \Y $procmux$2597_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $eq $procmux$2598_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $procmux$2598_CMP
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2599
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2597_Y
    connect \S $logic_and$hyperram.v:1068$1638_Y
    connect \Y $procmux$2599_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2601
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2599_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1075$299_EN[0:0]$790
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2604
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3984
    connect \B $eq$hyperram.v:1075$1643_Y
    connect \S $procmux$2598_CMP
    connect \Y $procmux$2604_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2606
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3986
    connect \B $procmux$2604_Y
    connect \S $logic_and$hyperram.v:1068$1638_Y
    connect \Y $procmux$2606_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2608
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3988
    connect \B $procmux$2606_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1075$299_CHECK[0:0]$789
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2610
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:240$352_Y
    connect \Y $procmux$2610_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2612
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2610_Y
    connect \S $logic_and$hyperram.v:1068$1638_Y
    connect \Y $procmux$2612_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2614
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2612_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1076$300_EN[0:0]$792
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2616
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3990
    connect \B $eq$hyperram.v:1076$1644_Y
    connect \S $eq$hyperram.v:240$352_Y
    connect \Y $procmux$2616_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2618
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3992
    connect \B $procmux$2616_Y
    connect \S $logic_and$hyperram.v:1068$1638_Y
    connect \Y $procmux$2618_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2620
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3994
    connect \B $procmux$2618_Y
    connect \S $logic_and$hyperram.v:1029$1579_Y
    connect \Y $0$formal$hyperram.v:1076$300_CHECK[0:0]$791
  end
  attribute \src "hyperram.v:1083.7-1083.86|hyperram.v:1083.3-1088.6"
  cell $mux $procmux$2622
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1083$1657_Y
    connect \Y $procmux$2622_Y
  end
  attribute \src "hyperram.v:1082.6-1082.45|hyperram.v:1082.2-1089.5"
  cell $mux $procmux$2624
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2622_Y
    connect \S $logic_and$hyperram.v:1082$1648_Y
    connect \Y $0$formal$hyperram.v:1084$301_EN[0:0]$794
  end
  attribute \src "hyperram.v:1083.7-1083.86|hyperram.v:1083.3-1088.6"
  cell $mux $procmux$2626
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3996
    connect \B $eq$hyperram.v:1084$1658_Y
    connect \S $logic_and$hyperram.v:1083$1657_Y
    connect \Y $procmux$2626_Y
  end
  attribute \src "hyperram.v:1082.6-1082.45|hyperram.v:1082.2-1089.5"
  cell $mux $procmux$2628
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3998
    connect \B $procmux$2626_Y
    connect \S $logic_and$hyperram.v:1082$1648_Y
    connect \Y $0$formal$hyperram.v:1084$301_CHECK[0:0]$793
  end
  attribute \src "hyperram.v:1083.7-1083.86|hyperram.v:1083.3-1088.6"
  cell $mux $procmux$2634
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4000
    connect \B $eq$hyperram.v:1085$1659_Y
    connect \S $logic_and$hyperram.v:1083$1657_Y
    connect \Y $procmux$2634_Y
  end
  attribute \src "hyperram.v:1082.6-1082.45|hyperram.v:1082.2-1089.5"
  cell $mux $procmux$2636
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4002
    connect \B $procmux$2634_Y
    connect \S $logic_and$hyperram.v:1082$1648_Y
    connect \Y $0$formal$hyperram.v:1085$302_CHECK[0:0]$795
  end
  attribute \src "hyperram.v:1083.7-1083.86|hyperram.v:1083.3-1088.6"
  cell $mux $procmux$2642
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4004
    connect \B $eq$hyperram.v:1086$1660_Y
    connect \S $logic_and$hyperram.v:1083$1657_Y
    connect \Y $procmux$2642_Y
  end
  attribute \src "hyperram.v:1082.6-1082.45|hyperram.v:1082.2-1089.5"
  cell $mux $procmux$2644
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4006
    connect \B $procmux$2642_Y
    connect \S $logic_and$hyperram.v:1082$1648_Y
    connect \Y $0$formal$hyperram.v:1086$303_CHECK[0:0]$797
  end
  attribute \src "hyperram.v:1083.7-1083.86|hyperram.v:1083.3-1088.6"
  cell $mux $procmux$2650
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4008
    connect \B $eq$hyperram.v:1087$1662_Y
    connect \S $logic_and$hyperram.v:1083$1657_Y
    connect \Y $procmux$2650_Y
  end
  attribute \src "hyperram.v:1082.6-1082.45|hyperram.v:1082.2-1089.5"
  cell $mux $procmux$2652
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4010
    connect \B $procmux$2650_Y
    connect \S $logic_and$hyperram.v:1082$1648_Y
    connect \Y $0$formal$hyperram.v:1087$304_CHECK[0:0]$799
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:357.4-363.11"
  cell $pmux $procmux$2656
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \dataw_r
    connect \S { $eq$hyperram.v:1019$1557_Y $eq$hyperram.v:297$375_Y $eq$hyperram.v:1001$1513_Y $eq$hyperram.v:240$351_Y }
    connect \Y $procmux$2656_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:343.5-367.12"
  cell $pmux $procmux$2661
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B { $procmux$2664_Y $procmux$2656_Y }
    connect \S { $eq$hyperram.v:1056$1614_Y $eq$hyperram.v:1000$1511_Y }
    connect \Y \hb_dq_o
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:345.4-353.11"
  cell $pmux $procmux$2664
    parameter \S_WIDTH 6
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \CA_r
    connect \S { $eq$hyperram.v:998$1504_Y $procmux$2669_CMP $eq$hyperram.v:1019$1557_Y $eq$hyperram.v:297$375_Y $eq$hyperram.v:1001$1513_Y $eq$hyperram.v:240$351_Y }
    connect \Y $procmux$2664_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:345.4-353.11"
  cell $eq $procmux$2669_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'100
    connect \Y $procmux$2669_CMP
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2673
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:1013$1547_Y
    connect \Y $procmux$2673_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2675
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B $procmux$2673_Y
    connect \S $logic_or$hyperram.v:309$379_Y
    connect \Y $procmux$2675_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2677
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B { 8'00000000 $procmux$2675_Y }
    connect \S { $eq$hyperram.v:432$833_Y $eq$hyperram.v:1010$1542_Y }
    connect \Y $procmux$2677_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2681
    parameter \WIDTH 8
    connect \A $procmux$2677_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [15:8]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2683
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B \hb_dq_i
    connect \S $procmux$2598_CMP
    connect \Y $procmux$2683_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2685
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B $procmux$2683_Y
    connect \S $logic_or$hyperram.v:309$379_Y
    connect \Y $procmux$2685_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2687
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B { 8'00000000 $procmux$2685_Y }
    connect \S { $eq$hyperram.v:432$833_Y $eq$hyperram.v:1010$1542_Y }
    connect \Y $procmux$2687_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2691
    parameter \WIDTH 8
    connect \A $procmux$2687_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [7:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2695
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B \hb_dq_i
    connect \S $procmux$2566_CMP
    connect \Y $procmux$2695_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2697
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B $procmux$2695_Y
    connect \S $logic_or$hyperram.v:309$379_Y
    connect \Y $procmux$2697_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2699
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B { 8'00000000 $procmux$2697_Y }
    connect \S { $eq$hyperram.v:432$833_Y $eq$hyperram.v:1010$1542_Y }
    connect \Y $procmux$2699_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2703
    parameter \WIDTH 8
    connect \A $procmux$2699_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [23:16]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2708
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:1015$1548_Y
    connect \Y $procmux$2708_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2710
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B $procmux$2708_Y
    connect \S $logic_or$hyperram.v:309$379_Y
    connect \Y $procmux$2710_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2712
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B { 8'00000000 $procmux$2710_Y }
    connect \S { $eq$hyperram.v:432$833_Y $eq$hyperram.v:1010$1542_Y }
    connect \Y $procmux$2712_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2716
    parameter \WIDTH 8
    connect \A $procmux$2712_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [31:24]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2719
    parameter \WIDTH 1
    connect \A $ternary$hyperram.v:287$374_Y [0]
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\bus_clk_r[0:0]
  end
  attribute \src "hyperram.v:311.10-311.20|hyperram.v:311.6-313.9"
  cell $mux $procmux$2721
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $sub$hyperram.v:312$381_Y [2:0]
    connect \S $ne$hyperram.v:245$355_Y
    connect \Y $procmux$2721_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2723
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$2721_Y
    connect \S $logic_or$hyperram.v:309$379_Y
    connect \Y $procmux$2723_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2725
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B { $procmux$2730_Y $procmux$2723_Y }
    connect \S { $eq$hyperram.v:1056$1614_Y $eq$hyperram.v:1010$1542_Y }
    connect \Y $procmux$2725_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:301.13-301.23|hyperram.v:301.9-304.23"
  cell $mux $procmux$2728
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \CA_r [46]
    connect \Y $procmux$2728_Y
  end
  attribute \src "hyperram.v:297.9-297.25|hyperram.v:297.5-305.8"
  cell $mux $procmux$2730
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$2728_Y
    connect \S $eq$hyperram.v:297$375_Y
    connect \Y $procmux$2730_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2734
    parameter \WIDTH 3
    connect \A $procmux$2725_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\read_cnt_r[2:0]
  end
  attribute \src "hyperram.v:297.9-297.25|hyperram.v:297.5-305.8"
  cell $mux $procmux$2737
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:297$375_Y
    connect \Y $procmux$2737_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2739
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B { 1'1 $procmux$2737_Y }
    connect \S { $eq$hyperram.v:1024$1575_Y $eq$hyperram.v:1056$1614_Y }
    connect \Y $procmux$2739_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2743
    parameter \WIDTH 1
    connect \A $procmux$2739_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\rwds_2x_latency_r[0:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $mux $procmux$2745
    parameter \WIDTH 1
    connect \A \rwds_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:1010$1542_Y
    connect \Y $procmux$2745_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2748
    parameter \WIDTH 1
    connect \A $procmux$2745_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\rwds_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2756
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B 13'0000000000000
    connect \S $logic_and$hyperram.v:145$328_Y
    connect \Y $procmux$2756_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2758
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B $procmux$2756_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2758_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2761
    parameter \WIDTH 13
    connect \A $procmux$2758_Y
    connect \B 13'0000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [15:3]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2769
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B \addr_i [2:0]
    connect \S $logic_and$hyperram.v:145$328_Y
    connect \Y $procmux$2769_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2771
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B $procmux$2769_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2771_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2774
    parameter \WIDTH 3
    connect \A $procmux$2771_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [2:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2782
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B \addr_i [31:3]
    connect \S $logic_and$hyperram.v:145$328_Y
    connect \Y $procmux$2782_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2784
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B $procmux$2782_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2784_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2787
    parameter \WIDTH 29
    connect \A $procmux$2784_Y
    connect \B 29'00000000000000000000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [44:16]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2795
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$328_Y
    connect \Y $procmux$2795_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2797
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B $procmux$2795_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2797_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2800
    parameter \WIDTH 1
    connect \A $procmux$2797_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [45]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2808
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B \regspace_i
    connect \S $logic_and$hyperram.v:145$328_Y
    connect \Y $procmux$2808_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2810
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B $procmux$2808_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2810_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2813
    parameter \WIDTH 1
    connect \A $procmux$2810_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [46]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2821
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:155$329_Y
    connect \S $logic_and$hyperram.v:145$328_Y
    connect \Y $procmux$2821_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2823
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $procmux$2821_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2823_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2826
    parameter \WIDTH 1
    connect \A $procmux$2823_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [47]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$2829
    parameter \WIDTH 6
    connect \A { 2'00 \tcsh_r }
    connect \B $auto$wreduce.cc:454:run$3504 [5:0]
    connect \S $procmux$2830_CMP
    connect \Y $procmux$2829_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$2831
    parameter \S_WIDTH 7
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B { $procmux$2866_Y $procmux$2861_Y $procmux$2857_Y $procmux$2847_Y $procmux$2840_Y $procmux$2836_Y $procmux$2829_Y }
    connect \S { $eq$hyperram.v:1024$1575_Y $eq$hyperram.v:432$833_Y $eq$hyperram.v:1056$1614_Y $eq$hyperram.v:1003$1520_Y $eq$hyperram.v:1000$1511_Y $eq$hyperram.v:1010$1542_Y $eq$hyperram.v:1021$1566_Y }
    connect \Y $procmux$2831_Y
  end
  attribute \src "hyperram.v:246.18-246.29|hyperram.v:246.14-248.8"
  cell $mux $procmux$2833
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B $auto$wreduce.cc:454:run$3504 [5:0]
    connect \S $procmux$2830_CMP
    connect \Y $procmux$2833_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$2836
    parameter \WIDTH 6
    connect \A $procmux$2833_Y
    connect \B { 2'00 \tpost_r }
    connect \S $logic_or$hyperram.v:240$353_Y
    connect \Y $procmux$2836_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:232.9-232.20|hyperram.v:232.5-237.8"
  cell $mux $procmux$2840
    parameter \WIDTH 6
    connect \A { 2'00 \tpost_r }
    connect \B $auto$wreduce.cc:454:run$3504 [5:0]
    connect \S $procmux$2830_CMP
    connect \Y $procmux$2840_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:218.10-218.17|hyperram.v:218.6-227.9"
  cell $mux $procmux$2844
    parameter \WIDTH 6
    connect \A 6'000011
    connect \B $sub$hyperram.v:221$348_Y [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$2844_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-228.8"
  cell $mux $procmux$2847
    parameter \WIDTH 6
    connect \A $procmux$2844_Y
    connect \B $auto$wreduce.cc:454:run$3504 [5:0]
    connect \S $procmux$2830_CMP
    connect \Y $procmux$2847_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$2851
    parameter \WIDTH 6
    connect \A \latency_cycles
    connect \B 6'000001
    connect \S \CA_r [46]
    connect \Y $procmux$2851_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$2854
    parameter \WIDTH 6
    connect \A $procmux$2851_Y
    connect \B \latency_cycles
    connect \S \CA_r [47]
    connect \Y $procmux$2854_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$2857
    parameter \WIDTH 6
    connect \A $procmux$2854_Y
    connect \B $auto$wreduce.cc:454:run$3504 [5:0]
    connect \S $procmux$2830_CMP
    connect \Y $procmux$2857_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$2861
    parameter \WIDTH 6
    connect \A 6'000101
    connect \B $auto$wreduce.cc:454:run$3504 [5:0]
    connect \S $procmux$2830_CMP
    connect \Y $procmux$2861_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$2866
    parameter \WIDTH 6
    connect \A $procmux$2833_Y
    connect \B { 2'00 \tpre_i }
    connect \S $logic_and$hyperram.v:164$335_Y
    connect \Y $procmux$2866_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2870
    parameter \WIDTH 6
    connect \A $procmux$2831_Y
    connect \B 6'000100
    connect \S \rst_i
    connect \Y $0\cycle_cnt_r[5:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$2873
    parameter \WIDTH 3
    connect \A 3'000
    connect \B \bus_state_r
    connect \S $procmux$2830_CMP
    connect \Y $procmux$2873_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$2875
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B { $procmux$2906_Y $procmux$2903_Y $procmux$2899_Y $procmux$2889_Y $procmux$2882_Y $procmux$2878_Y $procmux$2873_Y }
    connect \S { $eq$hyperram.v:1024$1575_Y $eq$hyperram.v:432$833_Y $eq$hyperram.v:1056$1614_Y $eq$hyperram.v:1003$1520_Y $eq$hyperram.v:1000$1511_Y $eq$hyperram.v:1010$1542_Y $eq$hyperram.v:1021$1566_Y }
    connect \Y $procmux$2875_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$2878
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'110
    connect \S $logic_or$hyperram.v:240$353_Y
    connect \Y $procmux$2878_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:232.9-232.20|hyperram.v:232.5-237.8"
  cell $mux $procmux$2882
    parameter \WIDTH 3
    connect \A 3'110
    connect \B \bus_state_r
    connect \S $procmux$2830_CMP
    connect \Y $procmux$2882_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:218.10-218.17|hyperram.v:218.6-227.9"
  cell $mux $procmux$2886
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$3502 [0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-228.8"
  cell $mux $procmux$2889
    parameter \WIDTH 3
    connect \A { 2'10 $auto$wreduce.cc:454:run$3502 [0] }
    connect \B \bus_state_r
    connect \S $procmux$2830_CMP
    connect \Y $procmux$2889_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$2893
    parameter \WIDTH 3
    connect \A 3'011
    connect \B 3'100
    connect \S \CA_r [46]
    connect \Y $procmux$2893_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$2896
    parameter \WIDTH 3
    connect \A $procmux$2893_Y
    connect \B 3'011
    connect \S \CA_r [47]
    connect \Y $procmux$2896_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$2899
    parameter \WIDTH 3
    connect \A $procmux$2896_Y
    connect \B \bus_state_r
    connect \S $procmux$2830_CMP
    connect \Y $procmux$2899_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$2903
    parameter \WIDTH 3
    connect \A 3'010
    connect \B \bus_state_r
    connect \S $procmux$2830_CMP
    connect \Y $procmux$2903_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$2906
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'001
    connect \S $logic_and$hyperram.v:164$335_Y
    connect \Y $procmux$2906_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2910
    parameter \WIDTH 3
    connect \A $procmux$2875_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\bus_state_r[2:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$2914
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B $logic_and$hyperram.v:245$356_Y
    connect \S $logic_or$hyperram.v:240$353_Y
    connect \Y $procmux$2914_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$2916
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B { $procmux$2918_Y $procmux$2914_Y }
    connect \S { $eq$hyperram.v:1024$1575_Y $eq$hyperram.v:1010$1542_Y }
    connect \Y $procmux$2916_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2918
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B 1'0
    connect \S $logic_and$hyperram.v:145$328_Y
    connect \Y $procmux$2918_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2922
    parameter \WIDTH 1
    connect \A $procmux$2916_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\read_timeout_r[0:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$2925
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \busy_r
    connect \S $procmux$2830_CMP
    connect \Y $procmux$2925_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$2927
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B { $procmux$2929_Y $procmux$2925_Y }
    connect \S { $eq$hyperram.v:1024$1575_Y $eq$hyperram.v:1021$1566_Y }
    connect \Y $procmux$2927_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2929
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$328_Y
    connect \Y $procmux$2929_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2933
    parameter \WIDTH 1
    connect \A $procmux$2927_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\busy_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2941
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B \sel_i
    connect \S $logic_and$hyperram.v:145$328_Y
    connect \Y $procmux$2941_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2943
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B $procmux$2941_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2943_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2946
    parameter \WIDTH 4
    connect \A $procmux$2943_Y
    connect \B 4'0000
    connect \S \rst_i
    connect \Y $0\sel_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2949
    parameter \WIDTH 1
    connect \A \valid_i
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\valid_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2957
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B \data_i
    connect \S $logic_and$hyperram.v:145$328_Y
    connect \Y $procmux$2957_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2959
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B $procmux$2957_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2959_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2962
    parameter \WIDTH 32
    connect \A $procmux$2959_Y
    connect \B 0
    connect \S \rst_i
    connect \Y $0\dataw_r[31:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$2970
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B \double_latency_i
    connect \S $logic_and$hyperram.v:164$335_Y
    connect \Y $procmux$2970_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2972
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B $procmux$2970_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2972_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2975
    parameter \WIDTH 1
    connect \A $procmux$2972_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\double_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$2983
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B \fixed_latency_i
    connect \S $logic_and$hyperram.v:164$335_Y
    connect \Y $procmux$2983_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2985
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B $procmux$2983_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2985_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2988
    parameter \WIDTH 1
    connect \A $procmux$2985_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\fixed_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$2996
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $ternary$hyperram.v:174$341_Y [4:0]
    connect \S $logic_and$hyperram.v:164$335_Y
    connect \Y $procmux$2996_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2998
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $procmux$2996_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$2998_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3001
    parameter \WIDTH 5
    connect \A $procmux$2998_Y
    connect \B 5'10100
    connect \S \rst_i
    connect \Y $0\trmax_r[4:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3009
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B \tpost_i
    connect \S $logic_and$hyperram.v:164$335_Y
    connect \Y $procmux$3009_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3011
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B $procmux$3009_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$3011_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3014
    parameter \WIDTH 4
    connect \A $procmux$3011_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpost_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3022
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $ternary$hyperram.v:172$338_Y [3:0]
    connect \S $logic_and$hyperram.v:164$335_Y
    connect \Y $procmux$3022_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3024
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $procmux$3022_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$3024_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3027
    parameter \WIDTH 4
    connect \A $procmux$3024_Y
    connect \B 4'0110
    connect \S \rst_i
    connect \Y $0\tacc_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3035
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B \tpre_i
    connect \S $logic_and$hyperram.v:164$335_Y
    connect \Y $procmux$3035_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3037
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B $procmux$3035_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$3037_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3040
    parameter \WIDTH 4
    connect \A $procmux$3037_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpre_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3048
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B \tcsh_i
    connect \S $logic_and$hyperram.v:164$335_Y
    connect \Y $procmux$3048_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3050
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B $procmux$3048_Y
    connect \S $eq$hyperram.v:1024$1575_Y
    connect \Y $procmux$3050_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3053
    parameter \WIDTH 4
    connect \A $procmux$3050_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tcsh_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:95.7-95.14|hyperram.v:95.3-100.6"
  cell $mux $procmux$3056
    parameter \WIDTH 6
    connect \A $ternary$hyperram.v:99$321_Y [5:0]
    connect \B $auto$wreduce.cc:454:run$3508 [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$3056_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:87.7-87.14|hyperram.v:87.3-92.6"
  cell $mux $procmux$3060
    parameter \WIDTH 6
    connect \A $ternary$hyperram.v:91$313_Y [5:0]
    connect \B $auto$wreduce.cc:454:run$3507 [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$3060_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:84.6-84.21|hyperram.v:84.2-101.5"
  cell $mux $procmux$3062
    parameter \WIDTH 6
    connect \A $procmux$3056_Y
    connect \B $procmux$3060_Y
    connect \S \fixed_latency_r
    connect \Y \latency_cycles
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$hyperram.v:0$1639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1069$187$0
    connect \Y $procmux$2551_CMP
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$hyperram.v:0$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $procmux$2830_CMP
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $reduce_or $reduce_or$hyperram.v:164$330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $reduce_or$hyperram.v:164$330_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \CA_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$3500 [9:0] }
    connect \Y $shiftx$hyperram.v:0$1380_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \dataw_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$3500 [9:0] }
    connect \Y $shiftx$hyperram.v:0$1384_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$3493 [0]
  end
  attribute \src "hyperram.v:1005.55-1005.94"
  cell $sub $sub$hyperram.v:1005$1525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$3496 [7:0]
    connect \B 2'10
    connect \Y { $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [7:0] }
  end
  attribute \src "hyperram.v:1005.55-1005.105"
  cell $sub $sub$hyperram.v:1005$1527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [7:0] }
    connect \B $auto$wreduce.cc:454:run$3494 [0]
    connect \Y $sub$hyperram.v:1005$1527_Y
  end
  attribute \src "hyperram.v:1007.54-1007.94"
  cell $sub $sub$hyperram.v:1007$1532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$3498 [7:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [7:0] }
  end
  attribute \src "hyperram.v:1007.54-1007.105"
  cell $sub $sub$hyperram.v:1007$1534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [7:0] }
    connect \B $auto$wreduce.cc:454:run$3494 [0]
    connect \Y $sub$hyperram.v:1007$1534_Y
  end
  attribute \src "hyperram.v:1011.51-1011.66"
  cell $sub $sub$hyperram.v:1011$1545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$3499 [6:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [6:0] }
  end
  attribute \src "hyperram.v:143.21-143.36"
  cell $sub $sub$hyperram.v:143$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$3504 [5:0]
  end
  attribute \src "hyperram.v:221.22-221.41"
  cell $sub $sub$hyperram.v:221$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \trmax_r 1'0 }
    connect \B 2'10
    connect \Y $sub$hyperram.v:221$348_Y [5:0]
  end
  attribute \src "hyperram.v:312.21-312.35"
  cell $sub $sub$hyperram.v:312$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $sub$hyperram.v:312$381_Y [2:0]
  end
  attribute \src "hyperram.v:89.43-89.62"
  cell $sub $sub$hyperram.v:89$306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 2'00 }
    connect \B 2'10
    connect \Y $auto$wreduce.cc:454:run$3505 [5:0]
  end
  attribute \src "hyperram.v:89.69-89.93"
  cell $sub $sub$hyperram.v:89$307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 1'0 }
    connect \B 2'10
    connect \Y { $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [4:0] }
  end
  attribute \src "hyperram.v:91.43-91.66"
  cell $sub $sub$hyperram.v:91$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $auto$wreduce.cc:454:run$3505 [5:0]
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$3506 [5:0]
  end
  attribute \src "hyperram.v:91.73-91.101"
  cell $sub $sub$hyperram.v:91$312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A { $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [4:0] }
    connect \B 1'1
    connect \Y $sub$hyperram.v:91$312_Y [5:0]
  end
  attribute \src "hyperram.v:172.16-172.56"
  cell $mux $ternary$hyperram.v:172$338
    parameter \WIDTH 4
    connect \A 4'0010
    connect \B \tacc_i
    connect \S $ge$hyperram.v:172$336_Y
    connect \Y $ternary$hyperram.v:172$338_Y [3:0]
  end
  attribute \src "hyperram.v:174.17-174.65"
  cell $mux $ternary$hyperram.v:174$341
    parameter \WIDTH 5
    connect \A 5'00100
    connect \B \trmax_i
    connect \S $ge$hyperram.v:174$339_Y
    connect \Y $ternary$hyperram.v:174$341_Y [4:0]
  end
  attribute \src "hyperram.v:287.16-287.43"
  cell $mux $ternary$hyperram.v:287$374
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \hb_clkn_o
    connect \S \clk_active
    connect \Y $ternary$hyperram.v:287$374_Y [0]
  end
  attribute \src "hyperram.v:335.20-335.89"
  cell $mux $ternary$hyperram.v:335$394
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $not$hyperram.v:335$393_Y [0]
    connect \S $logic_and$hyperram.v:335$390_Y
    connect \Y \hb_rwds_o
  end
  attribute \src "hyperram.v:89.22-89.95"
  cell $mux $ternary$hyperram.v:89$308
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [4:0] }
    connect \B $auto$wreduce.cc:454:run$3505 [5:0]
    connect \S \double_latency_r
    connect \Y $auto$wreduce.cc:454:run$3507 [5:0]
  end
  attribute \src "hyperram.v:91.22-91.103"
  cell $mux $ternary$hyperram.v:91$313
    parameter \WIDTH 6
    connect \A $sub$hyperram.v:91$312_Y [5:0]
    connect \B $auto$wreduce.cc:454:run$3506 [5:0]
    connect \S \double_latency_r
    connect \Y $ternary$hyperram.v:91$313_Y [5:0]
  end
  attribute \src "hyperram.v:97.22-97.96"
  cell $mux $ternary$hyperram.v:97$316
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [4:0] }
    connect \B $auto$wreduce.cc:454:run$3505 [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $auto$wreduce.cc:454:run$3508 [5:0]
  end
  attribute \src "hyperram.v:99.22-99.104"
  cell $mux $ternary$hyperram.v:99$321
    parameter \WIDTH 6
    connect \A $sub$hyperram.v:91$312_Y [5:0]
    connect \B $auto$wreduce.cc:454:run$3506 [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $ternary$hyperram.v:99$321_Y [5:0]
  end
  attribute \src "hyperram.v:1030.3-1030.39"
  cell $assert \_busy_
    connect \A $formal$hyperram.v:1030$285_CHECK
    connect \EN $formal$hyperram.v:854$235_EN
  end
  attribute \src "hyperram.v:965.4-965.135"
  cell $assert \_ca_then_write_latency_
    connect \A $formal$hyperram.v:965$265_CHECK
    connect \EN $formal$hyperram.v:965$265_EN
  end
  attribute \src "hyperram.v:992.4-992.66"
  cell $assert \_cycle_cnt_
    connect \A $formal$hyperram.v:992$273_CHECK
    connect \EN $formal$hyperram.v:992$273_EN
  end
  attribute \src "hyperram.v:1070.5-1070.57"
  cell $assert \_data_hb_read_
    connect \A $formal$hyperram.v:1070$296_CHECK
    connect \EN $formal$hyperram.v:1070$296_EN
  end
  attribute \src "hyperram.v:1062.3-1062.41"
  cell $assert \_data_o_
    connect \A $formal$hyperram.v:1047$290_CHECK
    connect \EN $formal$hyperram.v:854$235_EN
  end
  attribute \src "hyperram.v:1033.4-1033.40"
  cell $assert \_entering_busy_
    connect \A $formal$hyperram.v:1033$286_CHECK
    connect \EN $formal$hyperram.v:1033$286_EN
  end
  attribute \src "hyperram.v:983.4-983.50"
  cell $assert \_exit_read_
    connect \A $formal$hyperram.v:983$271_CHECK
    connect \EN $formal$hyperram.v:983$271_EN
  end
  attribute \src "hyperram.v:1036.4-1036.39"
  cell $assert \_exiting_busy_
    connect \A $formal$hyperram.v:1036$287_CHECK
    connect \EN $formal$hyperram.v:1036$287_EN
  end
  attribute \src "hyperram.v:949.5-949.60"
  cell $assert \_hb_clk_active_
    connect \A $formal$hyperram.v:949$261_CHECK
    connect \EN $formal$hyperram.v:949$261_EN
  end
  attribute \src "hyperram.v:947.4-947.52"
  cell $assert \_hb_clk_clkn_
    connect \A $formal$hyperram.v:947$260_CHECK
    connect \EN $formal$hyperram.v:944$257_EN
  end
  attribute \src "hyperram.v:945.4-945.38"
  cell $assert \_hb_clk_low_
    connect \A $formal$hyperram.v:945$258_CHECK
    connect \EN $formal$hyperram.v:944$257_EN
  end
  attribute \src "hyperram.v:946.4-946.39"
  cell $assert \_hb_clkn_low_
    connect \A $formal$hyperram.v:946$259_CHECK
    connect \EN $formal$hyperram.v:944$257_EN
  end
  attribute \src "hyperram.v:944.4-944.34"
  cell $assert \_hb_csn_
    connect \A $formal$hyperram.v:944$257_CHECK
    connect \EN $formal$hyperram.v:944$257_EN
  end
  attribute \src "hyperram.v:891.4-891.37"
  cell $assert \_hb_dq_noen_
    connect \A $formal$hyperram.v:891$248_CHECK
    connect \EN $formal$hyperram.v:891$248_EN
  end
  attribute \src "hyperram.v:889.4-889.38"
  cell $assert \_hb_dq_oen_
    connect \A $formal$hyperram.v:889$247_CHECK
    connect \EN $formal$hyperram.v:889$247_EN
  end
  attribute \src "hyperram.v:937.3-937.43"
  cell $assert \_hb_rstn_active_
    connect \A $formal$hyperram.v:937$255_CHECK
    connect \EN $formal$hyperram.v:937$255_EN
  end
  attribute \src "hyperram.v:939.3-939.42"
  cell $assert \_hb_rstn_nactive_
    connect \A $formal$hyperram.v:939$256_CHECK
    connect \EN $formal$hyperram.v:939$256_EN
  end
  attribute \src "hyperram.v:925.4-925.41"
  cell $assert \_hb_rwds_noen_
    connect \A $formal$hyperram.v:925$252_CHECK
    connect \EN $formal$hyperram.v:925$252_EN
  end
  attribute \src "hyperram.v:931.5-931.42"
  cell $assert \_hb_rwds_o_low_
    connect \A $formal$hyperram.v:931$254_CHECK
    connect \EN $formal$hyperram.v:931$254_EN
  end
  attribute \src "hyperram.v:929.5-929.64"
  cell $assert \_hb_rwds_o_sel_
    connect \A $formal$hyperram.v:929$253_CHECK
    connect \EN $formal$hyperram.v:929$253_EN
  end
  attribute \src "hyperram.v:923.4-923.42"
  cell $assert \_hb_rwds_oen_
    connect \A $formal$hyperram.v:923$251_CHECK
    connect \EN $formal$hyperram.v:923$251_EN
  end
  attribute \src "hyperram.v:955.3-955.55"
  cell $assert \_idle_after_rst_
    connect \A $formal$hyperram.v:955$262_CHECK
    connect \EN $formal$hyperram.v:955$262_EN
  end
  attribute \src "hyperram.v:959.4-959.83"
  cell $assert \_idle_then_pre_
    connect \A $formal$hyperram.v:959$263_CHECK
    connect \EN $formal$hyperram.v:959$263_EN
  end
  attribute \src "hyperram.v:971.4-971.153"
  cell $assert \_latency_then_write_read_
    connect \A $formal$hyperram.v:971$267_CHECK
    connect \EN $formal$hyperram.v:971$267_EN
  end
  attribute \src "hyperram.v:998.4-998.48"
  cell $assert \_load_cnt_ca_
    connect \A $formal$hyperram.v:998$275_CHECK
    connect \EN $formal$hyperram.v:998$275_EN
  end
  attribute \src "hyperram.v:1005.5-1005.106"
  cell $assert \_load_cnt_fixed_latency_
    connect \A $formal$hyperram.v:1005$277_CHECK
    connect \EN $formal$hyperram.v:1005$277_EN
  end
  attribute \src "hyperram.v:1025.4-1025.55"
  cell $assert \_load_cnt_idle_
    connect \A $formal$hyperram.v:1025$284_CHECK
    connect \EN $formal$hyperram.v:1025$284_EN
  end
  attribute \src "hyperram.v:1022.4-1022.56"
  cell $assert \_load_cnt_post_
    connect \A $formal$hyperram.v:1022$283_CHECK
    connect \EN $formal$hyperram.v:1022$283_EN
  end
  attribute \src "hyperram.v:995.4-995.54"
  cell $assert \_load_cnt_pre_
    connect \A $formal$hyperram.v:995$274_CHECK
    connect \EN $formal$hyperram.v:995$274_EN
  end
  attribute \src "hyperram.v:1011.4-1011.68"
  cell $assert \_load_cnt_read_tout_
    connect \A $formal$hyperram.v:1011$279_CHECK
    connect \EN $formal$hyperram.v:1011$279_EN
  end
  attribute \src "hyperram.v:1007.5-1007.106"
  cell $assert \_load_cnt_rwds_latency_
    connect \A $formal$hyperram.v:1007$278_CHECK
    connect \EN $formal$hyperram.v:1007$278_EN
  end
  attribute \src "hyperram.v:1019.4-1019.54"
  cell $assert \_load_cnt_write_mem_
    connect \A $formal$hyperram.v:1019$282_CHECK
    connect \EN $formal$hyperram.v:1019$282_EN
  end
  attribute \src "hyperram.v:1001.4-1001.53"
  cell $assert \_load_cnt_write_reg_
    connect \A $formal$hyperram.v:1001$276_CHECK
    connect \EN $formal$hyperram.v:1001$276_EN
  end
  attribute \src "hyperram.v:1015.5-1015.54"
  cell $assert \_load_rd_cnt_read_mem_
    connect \A $formal$hyperram.v:1015$281_CHECK
    connect \EN $formal$hyperram.v:1015$281_EN
  end
  attribute \src "hyperram.v:1013.5-1013.54"
  cell $assert \_load_rd_cnt_read_reg_
    connect \A $formal$hyperram.v:1013$280_CHECK
    connect \EN $formal$hyperram.v:1013$280_EN
  end
  attribute \src "hyperram.v:1042.4-1042.37"
  cell $assert \_not_ready_
    connect \A $formal$hyperram.v:1042$289_CHECK
    connect \EN $formal$hyperram.v:1042$289_EN
  end
  attribute \src "hyperram.v:977.4-977.84"
  cell $assert \_post_then_idle_
    connect \A $formal$hyperram.v:977$269_CHECK
    connect \EN $formal$hyperram.v:977$269_EN
  end
  attribute \src "hyperram.v:962.4-962.79"
  cell $assert \_pre_then_ca_
    connect \A $formal$hyperram.v:962$264_CHECK
    connect \EN $formal$hyperram.v:962$264_EN
  end
  attribute \src "hyperram.v:1065.4-1065.70"
  cell $assert \_read_cnt_changing_
    connect \A $formal$hyperram.v:1065$295_CHECK
    connect \EN $formal$hyperram.v:1065$295_EN
  end
  attribute \src "hyperram.v:974.4-974.84"
  cell $assert \_read_then_post_
    connect \A $formal$hyperram.v:974$268_CHECK
    connect \EN $formal$hyperram.v:974$268_EN
  end
  attribute \src "hyperram.v:1053.5-1053.50"
  cell $assert \_read_timeout_0_
    connect \A $formal$hyperram.v:1053$292_CHECK
    connect \EN $formal$hyperram.v:1053$292_EN
  end
  attribute \src "hyperram.v:1051.5-1051.49"
  cell $assert \_read_timeout_1_
    connect \A $formal$hyperram.v:1051$291_CHECK
    connect \EN $formal$hyperram.v:1051$291_EN
  end
  attribute \src "hyperram.v:1057.4-1057.52"
  cell $assert \_read_timeout_clr_
    connect \A $formal$hyperram.v:1057$293_CHECK
    connect \EN $formal$hyperram.v:1057$293_EN
  end
  attribute \src "hyperram.v:1039.4-1039.42"
  cell $assert \_ready_till_busop_
    connect \A $formal$hyperram.v:1039$288_CHECK
    connect \EN $formal$hyperram.v:1039$288_EN
  end
  attribute \src "hyperram.v:986.4-986.51"
  cell $assert \_start_hb_op_
    connect \A $formal$hyperram.v:986$272_CHECK
    connect \EN $formal$hyperram.v:986$272_EN
  end
  attribute \src "hyperram.v:980.4-980.65"
  cell $assert \_state_change_
    connect \A $formal$hyperram.v:980$270_CHECK
    connect \EN $formal$hyperram.v:980$270_EN
  end
  attribute \src "hyperram.v:1084.4-1084.55"
  cell $assert \_store_data_wr_
    connect \A $formal$hyperram.v:1084$301_CHECK
    connect \EN $formal$hyperram.v:1084$301_EN
  end
  attribute \src "hyperram.v:1087.4-1087.55"
  cell $assert \_store_rd_wr_
    connect \A $formal$hyperram.v:1087$304_CHECK
    connect \EN $formal$hyperram.v:1084$301_EN
  end
  attribute \src "hyperram.v:1086.4-1086.62"
  cell $assert \_store_reg_acc_
    connect \A $formal$hyperram.v:1086$303_CHECK
    connect \EN $formal$hyperram.v:1084$301_EN
  end
  attribute \src "hyperram.v:1085.4-1085.49"
  cell $assert \_store_sel_
    connect \A $formal$hyperram.v:1085$302_CHECK
    connect \EN $formal$hyperram.v:1084$301_EN
  end
  attribute \src "hyperram.v:860.3-860.43"
  cell $assert \_tacc_gte_2_
    connect \A $formal$hyperram.v:860$236_CHECK
    connect \EN $formal$hyperram.v:854$235_EN
  end
  attribute \src "hyperram.v:877.5-877.51"
  cell $assert \_tacc_load_
    connect \A $formal$hyperram.v:877$243_CHECK
    connect \EN $formal$hyperram.v:877$243_EN
  end
  attribute \src "hyperram.v:879.5-879.46"
  cell $assert \_tacc_past_
    connect \A $formal$hyperram.v:879$244_CHECK
    connect \EN $formal$hyperram.v:879$244_EN
  end
  attribute \src "hyperram.v:867.4-867.48"
  cell $assert \_tcsh_load_
    connect \A $formal$hyperram.v:867$238_CHECK
    connect \EN $formal$hyperram.v:867$238_EN
  end
  attribute \src "hyperram.v:869.4-869.51"
  cell $assert \_tpost_load_
    connect \A $formal$hyperram.v:869$240_CHECK
    connect \EN $formal$hyperram.v:867$238_EN
  end
  attribute \src "hyperram.v:868.4-868.48"
  cell $assert \_tpre_load_
    connect \A $formal$hyperram.v:868$239_CHECK
    connect \EN $formal$hyperram.v:867$238_EN
  end
  attribute \src "hyperram.v:861.3-861.48"
  cell $assert \_trmax_gte_4_
    connect \A $formal$hyperram.v:861$237_CHECK
    connect \EN $formal$hyperram.v:854$235_EN
  end
  attribute \src "hyperram.v:872.5-872.54"
  cell $assert \_trmax_load_
    connect \A $formal$hyperram.v:872$241_CHECK
    connect \EN $formal$hyperram.v:872$241_EN
  end
  attribute \src "hyperram.v:874.5-874.51"
  cell $assert \_trmax_past_
    connect \A $formal$hyperram.v:874$242_CHECK
    connect \EN $formal$hyperram.v:874$242_EN
  end
  attribute \src "hyperram.v:968.4-968.86"
  cell $assert \_write_then_post_
    connect \A $formal$hyperram.v:968$266_CHECK
    connect \EN $formal$hyperram.v:968$266_EN
  end
  connect $auto$wreduce.cc:454:run$3493 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3494 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3495 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3496 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$3497 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3498 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$3499 [31:7] 25'0000000000000000000000000
  connect $auto$wreduce.cc:454:run$3500 [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$3502 [2:1] 2'10
  connect $auto$wreduce.cc:454:run$3503 [30:8] { $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] $auto$wreduce.cc:454:run$3503 [31] }
  connect $auto$wreduce.cc:454:run$3505 [30:6] { $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] $auto$wreduce.cc:454:run$3505 [31] }
  connect $sub$hyperram.v:1007$1532_Y [30:8] { $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] $sub$hyperram.v:1007$1532_Y [31] }
  connect $sub$hyperram.v:1011$1545_Y [30:7] { $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] $sub$hyperram.v:1011$1545_Y [31] }
  connect $sub$hyperram.v:89$307_Y [30:5] { $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] $sub$hyperram.v:89$307_Y [31] }
  connect \data_o \datar_r
  connect \datar_0 \datar_r [7:0]
  connect \datar_1 \datar_r [15:8]
  connect \datar_2 \datar_r [23:16]
  connect \datar_3 \datar_r [31:24]
  connect \hb_clk_o \bus_clk_r
  connect \hb_data_out \hb_dq_o
  connect \read_op \CA_r [47]
  connect \read_timeout_o \read_timeout_r
  connect \reg_access \CA_r [46]
end
