Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7c24eb35f694564b817293cfc0c6320 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot half_adder_tb_behav xil_defaultlib.half_adder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture dataflow of entity xil_defaultlib.half_adder_df [half_adder_df_default]
Compiling architecture dataflow of entity xil_defaultlib.half_adder_tb
Built simulation snapshot half_adder_tb_behav
