# compile vhdl design source files
vhdl xil_defaultlib  "../../../process_ornek_1.srcs/sources_1/new/process_ornek_1.vhd"
