-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    global_workspace_ce0 : OUT STD_LOGIC;
    global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    global_workspace_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    global_workspace_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    global_workspace_ce1 : OUT STD_LOGIC;
    global_workspace_we1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    global_workspace_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    global_workspace_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_210_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_210_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_210_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_210_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_210_p_ce : OUT STD_LOGIC;
    grp_fu_214_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_214_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_214_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_214_p_ce : OUT STD_LOGIC;
    grp_fu_218_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_218_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_218_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_218_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_218_p_ce : OUT STD_LOGIC );
end;


architecture behav of tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (32 downto 0) := "000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (32 downto 0) := "000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (32 downto 0) := "000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (32 downto 0) := "000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (32 downto 0) := "000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (32 downto 0) := "000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (32 downto 0) := "000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (32 downto 0) := "000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (32 downto 0) := "000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (32 downto 0) := "001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (32 downto 0) := "010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (32 downto 0) := "100000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_4A : STD_LOGIC_VECTOR (12 downto 0) := "0000001001010";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv12_320 : STD_LOGIC_VECTOR (11 downto 0) := "001100100000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ax0_ax1_fused_ax2_fused_1_reg_399 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_reg_408 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_reg_413 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul168_fu_276_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul168_reg_418 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal mul161_fu_309_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul161_reg_423 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal mul_fu_341_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_reg_428 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal empty_98_fu_371_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_98_reg_433 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_ce1 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_we1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_442_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_442_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_442_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_start : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_done : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_idle : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_ready : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_ce0 : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_ce : STD_LOGIC;
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln1050_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal phi_urem_fu_88 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal select_ln1050_fu_328_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal phi_mul_fu_92 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln1050_1_fu_225_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ax0_ax1_fused_ax2_fused_fu_96 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln1050_fu_237_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul168_fu_276_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul168_fu_276_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_fu_285_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl1_fu_297_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_fu_289_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl1_cast_fu_305_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1050_2_fu_316_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1050_1_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_shl6_fu_349_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl7_fu_360_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl6_cast_fu_356_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl7_cast_fu_367_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_438_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_438_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_438_ce : STD_LOGIC;
    signal grp_fu_442_ce : STD_LOGIC;
    signal grp_fu_446_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal mul168_fu_276_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mul161 : IN STD_LOGIC_VECTOR (9 downto 0);
        mul168 : IN STD_LOGIC_VECTOR (11 downto 0);
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce1 : OUT STD_LOGIC;
        global_workspace_we1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_438_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_438_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_438_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_438_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_438_p_ce : OUT STD_LOGIC;
        grp_fu_442_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_442_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_442_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_442_p_ce : OUT STD_LOGIC );
    end component;


    component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mul14 : IN STD_LOGIC_VECTOR (3 downto 0);
        empty : IN STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        global_workspace_ce0 : OUT STD_LOGIC;
        global_workspace_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        global_workspace_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        global_workspace_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_438_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_438_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_438_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_438_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_438_p_ce : OUT STD_LOGIC;
        grp_fu_446_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_446_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_446_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_446_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_446_p_ce : OUT STD_LOGIC );
    end component;


    component tvmgen_default_run_mul_3ns_11ns_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component tvmgen_default_run_fadd_32ns_32ns_32_7_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component tvmgen_default_run_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_ready,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_d0);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_ready,
        mul161 => mul161_reg_423,
        mul168 => mul168_reg_418,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_d0,
        global_workspace_q0 => global_workspace_q0,
        global_workspace_address1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_address1,
        global_workspace_ce1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_ce1,
        global_workspace_we1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_we1,
        global_workspace_d1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_d1,
        global_workspace_q1 => global_workspace_q1,
        grp_fu_438_p_din0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_din0,
        grp_fu_438_p_din1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_din1,
        grp_fu_438_p_opcode => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_opcode,
        grp_fu_438_p_dout0 => grp_fu_210_p_dout0,
        grp_fu_438_p_ce => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_ce,
        grp_fu_442_p_din0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_442_p_din0,
        grp_fu_442_p_din1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_442_p_din1,
        grp_fu_442_p_dout0 => grp_fu_214_p_dout0,
        grp_fu_442_p_ce => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_442_p_ce);

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194 : component tvmgen_default_run_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_start,
        ap_done => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_done,
        ap_idle => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_idle,
        ap_ready => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_ready,
        mul14 => mul_reg_428,
        empty => empty_98_reg_433,
        global_workspace_address0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_address0,
        global_workspace_ce0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_ce0,
        global_workspace_we0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_we0,
        global_workspace_d0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_d0,
        global_workspace_q0 => global_workspace_q0,
        grp_fu_438_p_din0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_din0,
        grp_fu_438_p_din1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_din1,
        grp_fu_438_p_opcode => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_opcode,
        grp_fu_438_p_dout0 => grp_fu_210_p_dout0,
        grp_fu_438_p_ce => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_ce,
        grp_fu_446_p_din0 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_din0,
        grp_fu_446_p_din1 => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_din1,
        grp_fu_446_p_opcode => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_opcode,
        grp_fu_446_p_dout0 => grp_fu_218_p_dout0,
        grp_fu_446_p_ce => grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_ce);

    mul_3ns_11ns_12_1_1_U84 : component tvmgen_default_run_mul_3ns_11ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        din0 => mul168_fu_276_p0,
        din1 => mul168_fu_276_p1,
        dout => mul168_fu_276_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1050_fu_231_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_ready = ap_const_logic_1)) then 
                    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ax0_ax1_fused_ax2_fused_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ax0_ax1_fused_ax2_fused_fu_96 <= ap_const_lv6_0;
            elsif (((icmp_ln1050_fu_231_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                ax0_ax1_fused_ax2_fused_fu_96 <= add_ln1050_fu_237_p2;
            end if; 
        end if;
    end process;

    phi_mul_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_fu_92 <= ap_const_lv13_0;
            elsif (((icmp_ln1050_fu_231_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_mul_fu_92 <= add_ln1050_1_fu_225_p2;
            end if; 
        end if;
    end process;

    phi_urem_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_urem_fu_88 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                phi_urem_fu_88 <= select_ln1050_fu_328_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                ax0_ax1_fused_ax2_fused_1_reg_399 <= ax0_ax1_fused_ax2_fused_fu_96;
                tmp_reg_408 <= phi_mul_fu_92(12 downto 10);
                tmp_s_reg_413 <= phi_mul_fu_92(11 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                    empty_98_reg_433(12 downto 3) <= empty_98_fu_371_p2(12 downto 3);
                    mul_reg_428(3 downto 2) <= mul_fu_341_p3(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                    mul161_reg_423(9 downto 3) <= mul161_fu_309_p2(9 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                mul168_reg_418 <= mul168_fu_276_p2;
            end if;
        end if;
    end process;
    mul161_reg_423(2 downto 0) <= "000";
    mul_reg_428(1 downto 0) <= "00";
    empty_98_reg_433(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state29, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_done, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_done, icmp_ln1050_fu_231_p2, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state33)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln1050_fu_231_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1050_1_fu_225_p2 <= std_logic_vector(unsigned(phi_mul_fu_92) + unsigned(ap_const_lv13_4A));
    add_ln1050_2_fu_316_p2 <= std_logic_vector(unsigned(phi_urem_fu_88) + unsigned(ap_const_lv6_1));
    add_ln1050_fu_237_p2 <= std_logic_vector(unsigned(ax0_ax1_fused_ax2_fused_fu_96) + unsigned(ap_const_lv6_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;

    ap_ST_fsm_state29_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state29_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state29_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_done)
    begin
        if ((grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln1050_fu_231_p2)
    begin
        if ((((icmp_ln1050_fu_231_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln1050_fu_231_p2)
    begin
        if (((icmp_ln1050_fu_231_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_98_fu_371_p2 <= std_logic_vector(unsigned(p_shl6_cast_fu_356_p1) - unsigned(p_shl7_cast_fu_367_p1));
    empty_fu_285_p1 <= phi_urem_fu_88(4 - 1 downto 0);

    global_workspace_address0_assign_proc : process(ap_CS_fsm_state29, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_address0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            global_workspace_address0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_address0;
        else 
            global_workspace_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    global_workspace_address1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_address1;

    global_workspace_ce0_assign_proc : process(ap_CS_fsm_state29, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_ce0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            global_workspace_ce0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_ce0;
        else 
            global_workspace_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    global_workspace_ce1_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_ce1, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            global_workspace_ce1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_ce1;
        else 
            global_workspace_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    global_workspace_d0_assign_proc : process(ap_CS_fsm_state29, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_d0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_d0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            global_workspace_d0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_d0;
        else 
            global_workspace_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    global_workspace_d1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_d1;

    global_workspace_we0_assign_proc : process(ap_CS_fsm_state29, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_we0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_global_workspace_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            global_workspace_we0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_global_workspace_we0;
        else 
            global_workspace_we0 <= (0=>ap_const_logic_0, others=>'-');
        end if; 
    end process;


    global_workspace_we1_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_we1, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            global_workspace_we1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_global_workspace_we1;
        else 
            global_workspace_we1 <= (0=>ap_const_logic_0, others=>'-');
        end if; 
    end process;

    grp_fu_210_p_ce <= grp_fu_438_ce;
    grp_fu_210_p_din0 <= grp_fu_438_p0;
    grp_fu_210_p_din1 <= grp_fu_438_p1;
    grp_fu_210_p_opcode <= ap_const_lv2_0;
    grp_fu_214_p_ce <= grp_fu_442_ce;
    grp_fu_214_p_din0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_442_p_din0;
    grp_fu_214_p_din1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_442_p_din1;
    grp_fu_218_p_ce <= grp_fu_446_ce;
    grp_fu_218_p_din0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_din0;
    grp_fu_218_p_din1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_din1;
    grp_fu_218_p_opcode <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_opcode;

    grp_fu_438_ce_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_ce, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_ce, ap_CS_fsm_state31, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_438_ce <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_438_ce <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_ce;
        else 
            grp_fu_438_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_438_p0_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_din0, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_din0, ap_CS_fsm_state31, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_438_p0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_438_p0 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_din0;
        else 
            grp_fu_438_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_438_p1_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_din1, grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_din1, ap_CS_fsm_state31, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_438_p1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_438_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_438_p1 <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_438_p_din1;
        else 
            grp_fu_438_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_442_ce_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_442_p_ce, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fu_442_ce <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_grp_fu_442_p_ce;
        else 
            grp_fu_442_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_446_ce_assign_proc : process(grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_446_ce <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_grp_fu_446_p_ce;
        else 
            grp_fu_446_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10_fu_130_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11_fu_124_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12_fu_118_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13_fu_112_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14_fu_106_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15_fu_100_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_fu_184_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2_fu_178_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3_fu_172_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4_fu_166_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5_fu_160_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6_fu_154_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7_fu_148_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8_fu_142_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9_fu_136_ap_start_reg;
    grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_start <= grp_tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_fu_194_ap_start_reg;
    icmp_ln1050_1_fu_322_p2 <= "1" when (unsigned(add_ln1050_2_fu_316_p2) < unsigned(ap_const_lv6_E)) else "0";
    icmp_ln1050_fu_231_p2 <= "1" when (ax0_ax1_fused_ax2_fused_fu_96 = ap_const_lv6_38) else "0";
    mul161_fu_309_p2 <= std_logic_vector(unsigned(p_shl_fu_289_p3) + unsigned(p_shl1_cast_fu_305_p1));
    mul168_fu_276_p0 <= mul168_fu_276_p00(3 - 1 downto 0);
    mul168_fu_276_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_408),12));
    mul168_fu_276_p1 <= ap_const_lv12_320(11 - 1 downto 0);
    mul_fu_341_p3 <= (tmp_s_reg_413 & ap_const_lv2_0);
    p_shl1_cast_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_297_p3),10));
    p_shl1_fu_297_p3 <= (empty_fu_285_p1 & ap_const_lv3_0);
    p_shl6_cast_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_fu_349_p3),13));
    p_shl6_fu_349_p3 <= (ax0_ax1_fused_ax2_fused_1_reg_399 & ap_const_lv6_0);
    p_shl7_cast_fu_367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_fu_360_p3),13));
    p_shl7_fu_360_p3 <= (ax0_ax1_fused_ax2_fused_1_reg_399 & ap_const_lv3_0);
    p_shl_fu_289_p3 <= (empty_fu_285_p1 & ap_const_lv6_0);
    select_ln1050_fu_328_p3 <= 
        add_ln1050_2_fu_316_p2 when (icmp_ln1050_1_fu_322_p2(0) = '1') else 
        ap_const_lv6_0;
end behav;
