
*** Running vivado
    with args -log top_qubit_processor_fixe_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_qubit_processor_fixe_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_qubit_processor_fixe_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1316.621 ; gain = 0.023 ; free physical = 1274 ; free virtual = 21677
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/soulbird/hls_prac/qc/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_qubit_processor_fixe_0_0
Command: synth_design -top top_qubit_processor_fixe_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 457690
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.898 ; gain = 369.770 ; free physical = 211 ; free virtual = 16456
Synthesis current peak Physical Memory [PSS] (MB): peak = 1186.605; parent = 1051.828; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2936.809; parent = 1966.840; children = 969.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_qubit_processor_fixe_0_0' [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ip/top_qubit_processor_fixe_0_0/synth/top_qubit_processor_fixe_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'qubit_processor_fixed_dma' [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma.v:10]
INFO: [Synth 8-6157] synthesizing module 'qubit_processor_fixed_dma_control_s_axi' [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_control_s_axi.v:201]
INFO: [Synth 8-6155] done synthesizing module 'qubit_processor_fixed_dma_control_s_axi' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1' [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0' [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1' [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1' [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'qubit_processor_fixed_dma_regslice_both' [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'qubit_processor_fixed_dma_regslice_both' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'qubit_processor_fixed_dma_regslice_both__parameterized0' [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'qubit_processor_fixed_dma_regslice_both__parameterized0' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'qubit_processor_fixed_dma_regslice_both__parameterized1' [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'qubit_processor_fixed_dma_regslice_both__parameterized1' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'qubit_processor_fixed_dma' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_qubit_processor_fixe_0_0' (0#1) [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ip/top_qubit_processor_fixe_0_0/synth/top_qubit_processor_fixe_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_control_s_axi.v:262]
WARNING: [Synth 8-7129] Port rst in module qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module qubit_processor_fixed_dma_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 2038.805 ; gain = 447.676 ; free physical = 375 ; free virtual = 15981
Synthesis current peak Physical Memory [PSS] (MB): peak = 1270.897; parent = 1137.657; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3008.777; parent = 2038.809; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 2056.617 ; gain = 465.488 ; free physical = 408 ; free virtual = 16095
Synthesis current peak Physical Memory [PSS] (MB): peak = 1270.897; parent = 1137.657; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3026.590; parent = 2056.621; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 2056.617 ; gain = 465.488 ; free physical = 400 ; free virtual = 16088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1270.897; parent = 1137.657; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3026.590; parent = 2056.621; children = 969.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2056.617 ; gain = 0.000 ; free physical = 368 ; free virtual = 16071
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ip/top_qubit_processor_fixe_0_0/constraints/qubit_processor_fixed_dma_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ip/top_qubit_processor_fixe_0_0/constraints/qubit_processor_fixed_dma_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.runs/top_qubit_processor_fixe_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.runs/top_qubit_processor_fixe_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2209.367 ; gain = 0.000 ; free physical = 476 ; free virtual = 16348
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2209.367 ; gain = 0.000 ; free physical = 469 ; free virtual = 16344
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 915 ; free virtual = 16204
Synthesis current peak Physical Memory [PSS] (MB): peak = 1270.897; parent = 1137.657; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 943 ; free virtual = 16233
Synthesis current peak Physical Memory [PSS] (MB): peak = 1270.897; parent = 1137.657; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.runs/top_qubit_processor_fixe_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 977 ; free virtual = 16271
Synthesis current peak Physical Memory [PSS] (MB): peak = 1270.897; parent = 1137.657; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'qubit_processor_fixed_dma_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'qubit_processor_fixed_dma_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'qubit_processor_fixed_dma_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'qubit_processor_fixed_dma_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 866 ; free virtual = 16179
Synthesis current peak Physical Memory [PSS] (MB): peak = 1270.897; parent = 1137.657; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_out_stream_V_keep_V_U' (qubit_processor_fixed_dma_regslice_both__parameterized0) to 'inst/regslice_both_out_stream_V_strb_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '43' to '29' bits. [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '43' to '29' bits. [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '43' to '29' bits. [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '43' to '29' bits. [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.gen/sources_1/bd/top/ipshared/7b6d/hdl/verilog/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1.v:36]
DSP Report: Generating DSP am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x16a0)')'.
DSP Report: register am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U1/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A)*(B:0x16a0)')'.
DSP Report: register am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_13ns_29_4_1_U2/qubit_processor_fixed_dma_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg, operation Mode is: ((D-A)*(B:0x16a0)')'.
DSP Report: register am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/ad_reg_reg is absorbed into DSP am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/m is absorbed into DSP am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/ad is absorbed into DSP am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg, operation Mode is: ((D-A)*(B:0x16a0)')'.
DSP Report: register am_submul_16s_16s_13ns_29_4_1_U3/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/ad_reg_reg is absorbed into DSP am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/m is absorbed into DSP am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/ad is absorbed into DSP am_submul_16s_16s_13ns_29_4_1_U4/qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-7129] Port in_stream_TKEEP[7] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TKEEP[6] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TKEEP[5] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TKEEP[4] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TKEEP[3] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TKEEP[2] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TKEEP[1] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TKEEP[0] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TSTRB[7] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TSTRB[6] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TSTRB[5] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TSTRB[4] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TSTRB[3] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TSTRB[2] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TSTRB[1] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_TSTRB[0] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[15] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[14] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[13] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[12] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[11] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[10] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[9] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[8] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[6] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[5] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[4] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[3] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[2] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[1] in module qubit_processor_fixed_dma is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module qubit_processor_fixed_dma.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module qubit_processor_fixed_dma.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:06 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 1001 ; free virtual = 16312
Synthesis current peak Physical Memory [PSS] (MB): peak = 1270.897; parent = 1137.657; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                     | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1 | ((D+A)*(B:0x16a0)')' | 16     | 18     | -      | 16     | 36     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1 | ((D+A)*(B:0x16a0)')' | 16     | 18     | -      | 16     | 36     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1 | ((D-A)*(B:0x16a0)')' | 17     | 18     | -      | 16     | 36     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1 | ((D-A)*(B:0x16a0)')' | 17     | 18     | -      | 16     | 36     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
+----------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 190 ; free virtual = 15608
Synthesis current peak Physical Memory [PSS] (MB): peak = 1270.897; parent = 1138.548; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:34 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 161 ; free virtual = 15497
Synthesis current peak Physical Memory [PSS] (MB): peak = 1273.198; parent = 1145.009; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:35 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 165 ; free virtual = 15466
Synthesis current peak Physical Memory [PSS] (MB): peak = 1273.357; parent = 1145.454; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:49 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 405 ; free virtual = 15625
Synthesis current peak Physical Memory [PSS] (MB): peak = 1273.995; parent = 1145.502; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:49 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 513 ; free virtual = 15733
Synthesis current peak Physical Memory [PSS] (MB): peak = 1273.995; parent = 1145.502; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:49 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 851 ; free virtual = 16073
Synthesis current peak Physical Memory [PSS] (MB): peak = 1274.044; parent = 1145.551; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:50 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 938 ; free virtual = 16160
Synthesis current peak Physical Memory [PSS] (MB): peak = 1274.054; parent = 1145.564; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:50 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 986 ; free virtual = 16209
Synthesis current peak Physical Memory [PSS] (MB): peak = 1274.054; parent = 1145.564; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:50 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 989 ; free virtual = 16227
Synthesis current peak Physical Memory [PSS] (MB): peak = 1274.054; parent = 1145.564; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1 | (((D+A)'*B)')' | 30     | 13     | -      | 25     | 29     | 0    | 0    | -    | 0    | 1     | 1    | 1    | 
|qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1 | (((D+A)'*B)')' | 30     | 13     | -      | 25     | 29     | 0    | 0    | -    | 0    | 1     | 1    | 1    | 
|qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1 | (((D-A)'*B)')' | 30     | 13     | -      | 25     | 29     | 0    | 0    | -    | 0    | 1     | 1    | 1    | 
|qubit_processor_fixed_dma_am_submul_16s_16s_13ns_29_4_1_DSP48_1 | (((D-A)'*B)')' | 30     | 13     | -      | 25     | 29     | 0    | 0    | -    | 0    | 1     | 1    | 1    | 
+----------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     4|
|2     |LUT1    |     1|
|3     |LUT2    |     6|
|4     |LUT3    |   147|
|5     |LUT4    |    83|
|6     |LUT5    |    20|
|7     |LUT6    |    83|
|8     |FDRE    |   510|
|9     |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:50 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 1012 ; free virtual = 16254
Synthesis current peak Physical Memory [PSS] (MB): peak = 1274.054; parent = 1145.564; children = 137.413
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.324; parent = 2177.355; children = 969.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:01:43 . Memory (MB): peak = 2209.367 ; gain = 465.488 ; free physical = 1168 ; free virtual = 16416
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:01:51 . Memory (MB): peak = 2209.367 ; gain = 618.238 ; free physical = 1690 ; free virtual = 16939
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2209.367 ; gain = 0.000 ; free physical = 1947 ; free virtual = 17201
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2209.367 ; gain = 0.000 ; free physical = 2081 ; free virtual = 17517
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9e0a9125
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:02:07 . Memory (MB): peak = 2209.367 ; gain = 892.746 ; free physical = 2892 ; free virtual = 18343
INFO: [Common 17-1381] The checkpoint '/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.runs/top_qubit_processor_fixe_0_0_synth_1/top_qubit_processor_fixe_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_qubit_processor_fixe_0_0, cache-ID = ea1976bf01b99871
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/soulbird/hls_prac/qc/vivado/qubit_dma/qubit_dma.runs/top_qubit_processor_fixe_0_0_synth_1/top_qubit_processor_fixe_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_qubit_processor_fixe_0_0_utilization_synth.rpt -pb top_qubit_processor_fixe_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 10 15:11:07 2025...
