// Seed: 1507441405
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output supply1 id_2,
    output wor id_3,
    input tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri0 id_9,
    input logic id_10,
    input uwire id_11,
    input tri1 id_12,
    output tri0 id_13,
    input wire id_14,
    output tri0 id_15,
    input supply1 id_16,
    id_19,
    output wand id_17
);
  assign id_13 = {-1, id_12, {id_16, id_12}};
  parameter id_20 = (1);
  wire id_21, id_22;
  always id_1 <= id_10;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_19,
      id_21,
      id_21,
      id_22,
      id_20
  );
  assign modCall_1.id_4 = 0;
  assign id_3 = -1 ? 1 : id_12;
  wire id_23;
endmodule : SymbolIdentifier
