/**
  ******************************************************************************
  * @file           : mx_cortex_nvic.c
  * @brief          : CORTEX_NVIC Peripheral initialization
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2026 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the mx_stm32g5xx_hal_drivers_license.md file
  * in the same directory as the generated code.
  * If no mx_stm32g5xx_hal_drivers_license.md file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */

/* Includes ------------------------------------------------------------------*/
#include "mx_cortex_nvic.h"

/* Private typedef -----------------------------------------------------------*/
/* Private define ------------------------------------------------------------*/
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private functions prototype------------------------------------------------*/
/* Exported variables by reference--------------------------------------------*/

/******************************************************************************/
/* Exported functions for CORTEX_NVIC in HAL layer */
/******************************************************************************/
system_status_t mx_cortex_nvic_init(void)
{
  /* Configure the Priority grouping */
  /* Priority grouping cannot be changed for the time being as hardcoded inside HAL_Init() */

  /* Configure the Priority of timebase */
  HAL_CORTEX_NVIC_SetPriority(SysTick_IRQn, HAL_CORTEX_NVIC_PREEMP_PRIORITY_15, HAL_CORTEX_NVIC_SUB_PRIORITY_0);

  /* update variables used for timebase with new priorities */
  uwTickPrio = 15;
  uwTicksubPrio = 0;
  uwPrioGroup = 0;

  return SYSTEM_OK;
}

/******************************************************************************/
/*            Non maskable interrupt. The RCC Clock Security System (CSS) is linked to the NMI vector.                    */
/******************************************************************************/
void NMI_Handler(void)
{
  if (SYSTEM_OK == RAMCFG_SRAM2_NMI_IRQHandler())
  {
    return;
  }

  while(1);
}
