<stg><name>backsub_EM_ALGO</name>


<trans_list>

<trans id="804" from="1" to="2">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="2" to="3">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="3" to="2">
<condition id="216">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="3" to="4">
<condition id="214">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="4" to="5">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="5" to="6">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="6" to="7">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="7" to="8">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="8" to="9">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="9" to="10">
<condition id="226">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="9" to="32">
<condition id="225">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="10" to="11">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="11" to="12">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="12" to="13">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="13" to="14">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="14" to="15">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="15" to="16">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="16" to="17">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="17" to="18">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="18" to="19">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="19" to="20">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="20" to="21">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="21" to="22">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="22" to="23">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="23" to="24">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="24" to="25">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="25" to="26">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="26" to="27">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="27" to="28">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="28" to="29">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="29" to="30">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="30" to="31">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="31" to="9">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="32" to="33">
<condition id="251">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="32" to="36">
<condition id="258">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="32" to="71">
<condition id="257">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="33" to="34">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="34" to="35">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="35" to="32">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="36" to="37">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="37" to="38">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="38" to="39">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="39" to="40">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="40" to="41">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="41" to="42">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="42" to="43">
<condition id="268">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="42" to="55">
<condition id="267">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="42" to="56">
<condition id="284">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="42" to="70">
<condition id="300">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
<literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="43" to="44">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="44" to="45">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="45" to="46">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="46" to="47">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="47" to="48">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="48" to="49">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="49" to="50">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="50" to="51">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="51" to="52">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="52" to="53">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="53" to="54">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="54" to="55">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="55" to="42">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="56" to="57">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="57" to="58">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="58" to="59">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="59" to="60">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="60" to="61">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="61" to="62">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="62" to="63">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="63" to="64">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="64" to="65">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="65" to="66">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="66" to="67">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="67" to="68">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="68" to="69">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="69" to="70">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="70" to="133">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="71" to="72">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="72" to="73">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="73" to="74">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="74" to="75">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="75" to="76">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="76" to="77">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="77" to="78">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="78" to="79">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="79" to="80">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="80" to="81">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="81" to="82">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="82" to="83">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="83" to="84">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="84" to="85">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="85" to="86">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="86" to="87">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="87" to="88">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="88" to="89">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="89" to="90">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="90" to="91">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="91" to="92">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="92" to="93">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="93" to="94">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="94" to="95">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="95" to="96">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="96" to="97">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="97" to="98">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="98" to="99">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="99" to="100">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="100" to="101">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="101" to="102">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="102" to="103">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="103" to="104">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="104" to="105">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="105" to="106">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="106" to="107">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="107" to="108">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="108" to="109">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="109" to="110">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="110" to="118">
<condition id="344">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="110" to="111">
<condition id="346">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="110" to="117">
<condition id="345">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="111" to="112">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="112" to="113">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="113" to="114">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="114" to="115">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="115" to="116">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="116" to="117">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="117" to="110">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="118" to="119">
<condition id="358">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="118" to="120">
<condition id="357">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="119" to="118">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="120" to="121">
<condition id="364">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="120" to="122">
<condition id="363">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="121" to="120">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="122" to="126">
<condition id="368">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="122" to="123">
<condition id="370">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="123" to="124">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="124" to="125">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="125" to="123">
<condition id="381">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="125" to="122">
<condition id="383">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="126" to="127">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="127" to="128">
<condition id="388">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="127" to="133">
<condition id="387">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="128" to="129">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="129" to="130">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="130" to="131">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="131" to="132">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="132" to="133">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="133" to="127">
<condition id="396">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_107" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="64">
<![CDATA[
:0  %M = alloca i1, align 1

]]></node>
<StgValue><ssdm name="M"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="64">
<![CDATA[
:1  %M_1 = alloca i1, align 1

]]></node>
<StgValue><ssdm name="M_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="64">
<![CDATA[
:2  %M_2 = alloca i1, align 1

]]></node>
<StgValue><ssdm name="M_2"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="64">
<![CDATA[
:3  %M_3 = alloca i1, align 1

]]></node>
<StgValue><ssdm name="M_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %pos_read = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %pos_r)

]]></node>
<StgValue><ssdm name="pos_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %pixel_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %pixel)

]]></node>
<StgValue><ssdm name="pixel_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %meminst

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i2 [ 0, %0 ], [ %indvarinc, %meminst65 ]

]]></node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst:1  %indvarinc = add i2 %invdar, 1

]]></node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
meminst:2  switch i2 %invdar, label %branch11 [
    i2 0, label %meminst65.pre
    i2 1, label %branch9
    i2 -2, label %branch10
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="invdar" val="2"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch10:0  store i1 false, i1* %M_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="invdar" val="2"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %meminst65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="invdar" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch9:0  store i1 false, i1* %M_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="invdar" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %meminst65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="invdar" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst65.pre:0  store i1 false, i1* %M, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="invdar" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
meminst65.pre:1  br label %meminst65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="invdar" val="!2"/>
<literal name="invdar" val="!1"/>
<literal name="invdar" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch11:0  store i1 false, i1* %M_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="invdar" val="!2"/>
<literal name="invdar" val="!1"/>
<literal name="invdar" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %meminst65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst65:4  %tmp_s = icmp eq i2 %invdar, -1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="1">
<![CDATA[
meminst65:0  %M_load = load i1* %M, align 1

]]></node>
<StgValue><ssdm name="M_load"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="1">
<![CDATA[
meminst65:1  %M_1_load = load i1* %M_1, align 1

]]></node>
<StgValue><ssdm name="M_1_load"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1">
<![CDATA[
meminst65:2  %M_2_load = load i1* %M_2, align 1

]]></node>
<StgValue><ssdm name="M_2_load"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1">
<![CDATA[
meminst65:3  %M_3_load = load i1* %M_3, align 1

]]></node>
<StgValue><ssdm name="M_3_load"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
meminst65:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @str1) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst65:6  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst65:7  br i1 %tmp_s, label %1, label %meminst

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="8">
<![CDATA[
:0  %tmp_20 = zext i8 %pixel_read to i32

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_21 = sitofp i32 %tmp_20 to float

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="162" st_id="4" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_21 = sitofp i32 %tmp_20 to float

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="163" st_id="5" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_21 = sitofp i32 %tmp_20 to float

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="164" st_id="6" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_21 = sitofp i32 %tmp_20 to float

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="165" st_id="7" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_21 = sitofp i32 %tmp_20 to float

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="166" st_id="8" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_21 = sitofp i32 %tmp_20 to float

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
:2  %tmp_27 = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %pos_read, i2 0)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="19">
<![CDATA[
:3  %p_addr6 = zext i19 %tmp_27 to i32

]]></node>
<StgValue><ssdm name="p_addr6"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="20" op_0_bw="19">
<![CDATA[
:4  %p_addr6_cast = zext i19 %tmp_27 to i20

]]></node>
<StgValue><ssdm name="p_addr6_cast"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %M_3_2 = phi i1 [ %M_3_load, %1 ], [ %M_3_4, %_ifconv ]

]]></node>
<StgValue><ssdm name="M_3_2"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %M_2_2 = phi i1 [ %M_2_load, %1 ], [ %M_2_4, %_ifconv ]

]]></node>
<StgValue><ssdm name="M_2_2"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %M_1_2 = phi i1 [ %M_1_load, %1 ], [ %M_1_4, %_ifconv ]

]]></node>
<StgValue><ssdm name="M_1_2"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:3  %M_0_2 = phi i1 [ %M_load, %1 ], [ %M_0_4, %_ifconv ]

]]></node>
<StgValue><ssdm name="M_0_2"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:4  %j = phi i3 [ 0, %1 ], [ %j_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %exitcond6 = icmp eq i3 %j, -4

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %j_1 = add i3 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond6, label %.preheader8, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="20" op_0_bw="3">
<![CDATA[
_ifconv:1  %tmp_23_trn_cast = zext i3 %j to i20

]]></node>
<StgValue><ssdm name="tmp_23_trn_cast"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:2  %p_addr7 = add i20 %p_addr6_cast, %tmp_23_trn_cast

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="20">
<![CDATA[
_ifconv:3  %tmp_31 = zext i20 %p_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %mean_addr = getelementptr [307200 x float]* %mean, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="mean_addr"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:5  %mean_load = load float* %mean_addr, align 4

]]></node>
<StgValue><ssdm name="mean_load"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %sigma_addr = getelementptr [307200 x float]* %sigma, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="sigma_addr"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:35  %sigma_load_1 = load float* %sigma_addr, align 4

]]></node>
<StgValue><ssdm name="sigma_load_1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="19" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:54  %back_gauss_addr = getelementptr [307200 x i1]* %back_gauss, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="back_gauss_addr"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="19">
<![CDATA[
_ifconv:55  %back_gauss_load = load i1* %back_gauss_addr, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:76  %weight_addr_4 = getelementptr [307200 x float]* %weight, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="weight_addr_4"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:77  %weight_load = load float* %weight_addr_4, align 4

]]></node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="191" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:5  %mean_load = load float* %mean_addr, align 4

]]></node>
<StgValue><ssdm name="mean_load"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:35  %sigma_load_1 = load float* %sigma_addr, align 4

]]></node>
<StgValue><ssdm name="sigma_load_1"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="19">
<![CDATA[
_ifconv:55  %back_gauss_load = load i1* %back_gauss_addr, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:75  %alpha_w_load = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:77  %weight_load = load float* %weight_addr_4, align 4

]]></node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="198" st_id="11" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_i = call float @llvm.sqrt.f32(float %sigma_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="201" st_id="12" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_i = call float @llvm.sqrt.f32(float %sigma_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="204" st_id="13" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_i = call float @llvm.sqrt.f32(float %sigma_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="207" st_id="14" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_i = call float @llvm.sqrt.f32(float %sigma_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="210" st_id="15" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_i = call float @llvm.sqrt.f32(float %sigma_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="213" st_id="16" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_i = call float @llvm.sqrt.f32(float %sigma_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="216" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %x_assign_2 = fsub float %tmp_21, %mean_load

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_i = call float @llvm.sqrt.f32(float %sigma_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="220" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %x_assign_2 = fsub float %tmp_21, %mean_load

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_i = call float @llvm.sqrt.f32(float %sigma_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="224" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %x_assign_2 = fsub float %tmp_21, %mean_load

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_i = call float @llvm.sqrt.f32(float %sigma_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="228" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %x_assign_2 = fsub float %tmp_21, %mean_load

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_i = call float @llvm.sqrt.f32(float %sigma_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="232" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %x_assign_2 = fsub float %tmp_21, %mean_load

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_i = call float @llvm.sqrt.f32(float %sigma_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="236" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_s = bitcast float %x_assign_2 to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="239" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:10  %loc_V_1 = trunc i32 %p_Val2_s to i23

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="240" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:11  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="78" op_0_bw="24">
<![CDATA[
_ifconv:12  %tmp_i_i = zext i24 %p_Result_1 to i78

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:13  %tmp_i_i_i_cast = zext i8 %loc_V to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="243" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:14  %sh_assign = add i9 %tmp_i_i_i_cast, -127

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="244" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:15  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="245" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:16  %tmp_1_i_i = sub i8 127, %loc_V

]]></node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="246" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:17  %tmp_1_i_i_cast = sext i8 %tmp_1_i_i to i9

]]></node>
<StgValue><ssdm name="tmp_1_i_i_cast"/></StgValue>
</operation>

<operation id="247" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:18  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_i_cast, i9 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:19  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:20  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_cast_cast"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="78" op_0_bw="32">
<![CDATA[
_ifconv:21  %tmp_2_i_i = zext i32 %sh_assign_1_cast to i78

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:22  %tmp_3_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
_ifconv:23  %tmp_5_i_i = shl i78 %tmp_i_i, %tmp_2_i_i

]]></node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv:24  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:25  %tmp_32 = zext i1 %tmp_63 to i32

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_5_i_i, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:27  %p_Val2_3 = select i1 %isNeg, i32 %tmp_32, i32 %tmp_40

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_i = call float @llvm.sqrt.f32(float %sigma_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="260" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  %p_Val2_7_i_i = sub i32 0, %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i"/></StgValue>
</operation>

<operation id="261" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:29  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="262" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30  %neg = sub i32 0, %p_Val2_5

]]></node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="263" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %abscond = icmp sgt i32 %p_Val2_5, 0

]]></node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:32  %abs = select i1 %abscond, i32 %p_Val2_5, i32 %neg

]]></node>
<StgValue><ssdm name="abs"/></StgValue>
</operation>

<operation id="265" st_id="23" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:37  %tmp_24 = fpext float %tmp_i to double

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="267" st_id="23" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="268" st_id="24" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:33  %tmp_23 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:38  %tmp_25 = fmul double %tmp_24, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="272" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:0  %tmp_22 = zext i3 %j to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:33  %tmp_23 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:38  %tmp_25 = fmul double %tmp_24, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:56  %tmp_71 = trunc i3 %j to i2

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_26 = fdiv float %alpha_w_load, %weight_load

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:79  %akt_addr = getelementptr inbounds [4 x float]* @akt, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="akt_addr"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ifconv:80  store float %tmp_26, float* %akt_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_28 = fdiv float %weight_load, %sigma_load_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:82  %F_addr = getelementptr inbounds [4 x float]* @F, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="F_addr"/></StgValue>
</operation>

<operation id="281" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ifconv:83  store float %tmp_28, float* %F_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="282" st_id="26" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:33  %tmp_23 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="283" st_id="26" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:38  %tmp_25 = fmul double %tmp_24, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="284" st_id="27" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:33  %tmp_23 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:38  %tmp_25 = fmul double %tmp_24, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="286" st_id="28" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:33  %tmp_23 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:38  %tmp_25 = fmul double %tmp_24, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="288" st_id="29" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:33  %tmp_23 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="289" st_id="29" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:38  %tmp_25 = fmul double %tmp_24, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="290" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:39  %tmp_28_to_int = bitcast double %tmp_23 to i64

]]></node>
<StgValue><ssdm name="tmp_28_to_int"/></StgValue>
</operation>

<operation id="291" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:40  %tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_28_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="292" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:41  %tmp_64 = trunc i64 %tmp_28_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="293" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:42  %tmp_31_to_int = bitcast double %tmp_25 to i64

]]></node>
<StgValue><ssdm name="tmp_31_to_int"/></StgValue>
</operation>

<operation id="294" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:43  %tmp_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_31_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:44  %tmp_66 = trunc i64 %tmp_31_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:45  %notlhs = icmp ne i11 %tmp_1, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:46  %notrhs = icmp eq i52 %tmp_64, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %tmp_5 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:48  %notlhs3 = icmp ne i11 %tmp_3, -1

]]></node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:49  %notrhs4 = icmp eq i52 %tmp_66, 0

]]></node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="301" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %tmp_6 = or i1 %notrhs4, %notlhs3

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="302" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %tmp_7 = and i1 %tmp_5, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="303" st_id="30" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:52  %tmp_8 = fcmp olt double %tmp_23, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="304" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %tmp_9 = and i1 %tmp_7, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="305" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57  %sel_tmp2 = and i1 %tmp_9, %back_gauss_load

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="306" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:58  %sel_tmp5 = icmp eq i2 %tmp_71, -2

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %sel_tmp7 = and i1 %sel_tmp2, %sel_tmp5

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %sel_tmp4 = xor i1 %sel_tmp7, %sel_tmp2

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="309" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:61  %sel_tmp9 = icmp eq i2 %tmp_71, 1

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="310" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %sel_tmp = and i1 %sel_tmp2, %sel_tmp9

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %not_sel_tmp = xor i1 %sel_tmp, true

]]></node>
<StgValue><ssdm name="not_sel_tmp"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:64  %sel_tmp1 = icmp eq i2 %tmp_71, 0

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %sel_tmp3 = and i1 %sel_tmp2, %sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66  %not_sel_tmp1 = xor i1 %sel_tmp3, true

]]></node>
<StgValue><ssdm name="not_sel_tmp1"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %tmp = and i1 %not_sel_tmp, %not_sel_tmp1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %sel_tmp6 = and i1 %tmp, %sel_tmp4

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="317" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %M_3_4 = or i1 %sel_tmp6, %M_3_2

]]></node>
<StgValue><ssdm name="M_3_4"/></StgValue>
</operation>

<operation id="318" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %sel_tmp8 = and i1 %tmp, %sel_tmp7

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %M_2_4 = or i1 %sel_tmp8, %M_2_2

]]></node>
<StgValue><ssdm name="M_2_4"/></StgValue>
</operation>

<operation id="320" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %sel_tmp10 = and i1 %sel_tmp, %not_sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %M_1_4 = or i1 %sel_tmp10, %M_1_2

]]></node>
<StgValue><ssdm name="M_1_4"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %M_0_4 = or i1 %sel_tmp3, %M_0_2

]]></node>
<StgValue><ssdm name="M_0_4"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:84  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="324" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader8:0  %max_val_2 = phi i3 [ %j_2, %_ifconv68 ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="max_val_2"/></StgValue>
</operation>

<operation id="325" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8:1  %min_val = phi i32 [ %min_val_1, %_ifconv68 ], [ 10, %2 ]

]]></node>
<StgValue><ssdm name="min_val"/></StgValue>
</operation>

<operation id="326" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8:2  %max_val = phi i32 [ %min_val_3, %_ifconv68 ], [ 10, %2 ]

]]></node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="327" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8:3  %min_F = phi float [ %min_F_1, %_ifconv68 ], [ 1.000000e+03, %2 ]

]]></node>
<StgValue><ssdm name="min_F"/></StgValue>
</operation>

<operation id="328" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8:4  %max_F = phi float [ %max_F_2, %_ifconv68 ], [ 0.000000e+00, %2 ]

]]></node>
<StgValue><ssdm name="max_F"/></StgValue>
</operation>

<operation id="329" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="3">
<![CDATA[
.preheader8:5  %max_val_3_cast = zext i3 %max_val_2 to i32

]]></node>
<StgValue><ssdm name="max_val_3_cast"/></StgValue>
</operation>

<operation id="330" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:6  %exitcond5 = icmp eq i3 %max_val_2, -4

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="331" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:7  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="332" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:8  %j_2 = add i3 %max_val_2, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="333" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:9  br i1 %exitcond5, label %3, label %_ifconv68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="64" op_0_bw="3">
<![CDATA[
_ifconv68:0  %tmp_29 = zext i3 %max_val_2 to i64

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="335" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="2" op_0_bw="3">
<![CDATA[
_ifconv68:1  %tmp_81 = trunc i3 %max_val_2 to i2

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="336" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv68:2  %sel_tmp11 = icmp eq i2 %tmp_81, 1

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="337" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv68:3  %sel_tmp12 = select i1 %sel_tmp11, i1 %M_1_2, i1 %M_3_2

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="338" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv68:4  %sel_tmp13 = icmp eq i2 %tmp_81, -2

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="339" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv68:5  %sel_tmp14 = select i1 %sel_tmp13, i1 %M_2_2, i1 %sel_tmp12

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="340" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv68:6  %sel_tmp15 = icmp eq i2 %tmp_81, 0

]]></node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="341" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv68:7  %M_load_phi = select i1 %sel_tmp15, i1 %M_0_2, i1 %sel_tmp14

]]></node>
<StgValue><ssdm name="M_load_phi"/></StgValue>
</operation>

<operation id="342" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv68:8  %F_addr_1 = getelementptr inbounds [4 x float]* @F, i64 0, i64 %tmp_29

]]></node>
<StgValue><ssdm name="F_addr_1"/></StgValue>
</operation>

<operation id="343" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="2">
<![CDATA[
_ifconv68:9  %max_F_4 = load float* %F_addr_1, align 4

]]></node>
<StgValue><ssdm name="max_F_4"/></StgValue>
</operation>

<operation id="344" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_76 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %max_val, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="345" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1  %icmp = icmp slt i30 %tmp_76, 1

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp, label %4, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="64">
<![CDATA[
:0  %matchsumtot = alloca float, align 4

]]></node>
<StgValue><ssdm name="matchsumtot"/></StgValue>
</operation>

<operation id="348" st_id="32" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="8">
<![CDATA[
:1  %tmp_48 = uitofp i8 %pixel_read to float

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="349" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  store float 0.000000e+00, float* %matchsumtot, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_addr4 = add i32 %p_addr6, %max_val

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="351" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_54 = sext i32 %p_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="352" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %mean_addr_4 = getelementptr [307200 x float]* %mean, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="mean_addr_4"/></StgValue>
</operation>

<operation id="353" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="19">
<![CDATA[
:4  %mean_load_1 = load float* %mean_addr_4, align 4

]]></node>
<StgValue><ssdm name="mean_load_1"/></StgValue>
</operation>

<operation id="354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %sigma_addr_4 = getelementptr [307200 x float]* %sigma, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="sigma_addr_4"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %weight_addr = getelementptr [307200 x float]* %weight, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="356" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="19" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %matchsum_addr = getelementptr [307200 x i8]* %matchsum, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="matchsum_addr"/></StgValue>
</operation>

<operation id="357" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="8" op_0_bw="19">
<![CDATA[
:27  %matchsum_load = load i8* %matchsum_addr, align 1

]]></node>
<StgValue><ssdm name="matchsum_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="358" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="2">
<![CDATA[
_ifconv68:9  %max_F_4 = load float* %F_addr_1, align 4

]]></node>
<StgValue><ssdm name="max_F_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="359" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32">
<![CDATA[
_ifconv68:10  %max_F_1_to_int = bitcast float %max_F_4 to i32

]]></node>
<StgValue><ssdm name="max_F_1_to_int"/></StgValue>
</operation>

<operation id="360" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv68:11  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_F_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="361" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="23" op_0_bw="32">
<![CDATA[
_ifconv68:12  %tmp_83 = trunc i32 %max_F_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="362" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32">
<![CDATA[
_ifconv68:13  %max_F_to_int = bitcast float %max_F to i32

]]></node>
<StgValue><ssdm name="max_F_to_int"/></StgValue>
</operation>

<operation id="363" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv68:14  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_F_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="364" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="23" op_0_bw="32">
<![CDATA[
_ifconv68:15  %tmp_100 = trunc i32 %max_F_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="365" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv68:16  %notlhs5 = icmp ne i8 %tmp_11, -1

]]></node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="366" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv68:17  %notrhs6 = icmp eq i23 %tmp_83, 0

]]></node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="367" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv68:18  %tmp_15 = or i1 %notrhs6, %notlhs5

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="368" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv68:19  %notlhs7 = icmp ne i8 %tmp_13, -1

]]></node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="369" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv68:20  %notrhs8 = icmp eq i23 %tmp_100, 0

]]></node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="370" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv68:21  %tmp_16 = or i1 %notrhs8, %notlhs7

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="371" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv68:22  %tmp_17 = and i1 %tmp_15, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="372" st_id="34" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv68:23  %tmp_18 = fcmp ogt float %max_F_4, %max_F

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="373" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv68:24  %tmp_19 = and i1 %tmp_17, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="374" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32">
<![CDATA[
_ifconv68:30  %min_F_to_int = bitcast float %min_F to i32

]]></node>
<StgValue><ssdm name="min_F_to_int"/></StgValue>
</operation>

<operation id="375" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv68:31  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %min_F_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="376" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="23" op_0_bw="32">
<![CDATA[
_ifconv68:32  %tmp_101 = trunc i32 %min_F_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="377" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv68:33  %notlhs1 = icmp ne i8 %tmp_30, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="378" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv68:34  %notrhs2 = icmp eq i23 %tmp_101, 0

]]></node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="379" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv68:35  %tmp_41 = or i1 %notrhs2, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="380" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv68:36  %tmp_49 = and i1 %tmp_15, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="381" st_id="34" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv68:37  %tmp_51 = fcmp olt float %max_F_4, %min_F

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv68:38  %tmp_53 = and i1 %tmp_49, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="383" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv68:25  %sel_tmp16 = and i1 %M_load_phi, %tmp_19

]]></node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="384" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="M_load_phi" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv68:26  %min_val_2 = select i1 %sel_tmp16, i32 %max_val_3_cast, i32 %max_val

]]></node>
<StgValue><ssdm name="min_val_2"/></StgValue>
</operation>

<operation id="385" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv68:27  %min_val_3 = select i1 %M_load_phi, i32 %min_val_2, i32 %max_val

]]></node>
<StgValue><ssdm name="min_val_3"/></StgValue>
</operation>

<operation id="386" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="M_load_phi" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv68:28  %max_F_3 = select i1 %sel_tmp16, float %max_F_4, float %max_F

]]></node>
<StgValue><ssdm name="max_F_3"/></StgValue>
</operation>

<operation id="387" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv68:29  %max_F_2 = select i1 %M_load_phi, float %max_F_3, float %max_F

]]></node>
<StgValue><ssdm name="max_F_2"/></StgValue>
</operation>

<operation id="388" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv68:39  %min_val_1 = select i1 %tmp_53, i32 %max_val_3_cast, i32 %min_val

]]></node>
<StgValue><ssdm name="min_val_1"/></StgValue>
</operation>

<operation id="389" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv68:40  %min_F_1 = select i1 %tmp_53, float %max_F_4, float %min_F

]]></node>
<StgValue><ssdm name="min_F_1"/></StgValue>
</operation>

<operation id="390" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="0">
<![CDATA[
_ifconv68:41  br label %.preheader8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="391" st_id="36" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="8">
<![CDATA[
:1  %tmp_48 = uitofp i8 %pixel_read to float

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="392" st_id="37" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="8">
<![CDATA[
:1  %tmp_48 = uitofp i8 %pixel_read to float

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="393" st_id="38" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="8">
<![CDATA[
:1  %tmp_48 = uitofp i8 %pixel_read to float

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="394" st_id="39" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="8">
<![CDATA[
:1  %tmp_48 = uitofp i8 %pixel_read to float

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="395" st_id="40" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="8">
<![CDATA[
:1  %tmp_48 = uitofp i8 %pixel_read to float

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="396" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_addr1 = add i32 %p_addr6, %min_val

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="397" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_58 = sext i32 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="398" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %mean_addr_5 = getelementptr [307200 x float]* %mean, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="mean_addr_5"/></StgValue>
</operation>

<operation id="399" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:5  store float %tmp_48, float* %mean_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32">
<![CDATA[
:6  %vinit_load = load float* @vinit, align 4

]]></node>
<StgValue><ssdm name="vinit_load"/></StgValue>
</operation>

<operation id="401" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sigma_addr_5 = getelementptr [307200 x float]* %sigma, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="sigma_addr_5"/></StgValue>
</operation>

<operation id="402" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:8  store float %vinit_load, float* %sigma_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="19" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %matchsum_addr_4 = getelementptr [307200 x i8]* %matchsum, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="matchsum_addr_4"/></StgValue>
</operation>

<operation id="404" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="8" op_1_bw="19">
<![CDATA[
:10  store i8 1, i8* %matchsum_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="406" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge14:0  %j3 = phi i3 [ 0, %8 ], [ %j_4, %._crit_edge14.backedge ]

]]></node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="407" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge14:1  %j3_cast = zext i3 %j3 to i32

]]></node>
<StgValue><ssdm name="j3_cast"/></StgValue>
</operation>

<operation id="408" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="20" op_0_bw="3">
<![CDATA[
._crit_edge14:2  %j3_cast_cast = zext i3 %j3 to i20

]]></node>
<StgValue><ssdm name="j3_cast_cast"/></StgValue>
</operation>

<operation id="409" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge14:3  %exitcond3 = icmp eq i3 %j3, -4

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="410" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge14:4  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="411" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge14:5  %j_4 = add i3 %j3, 1

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="412" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14:6  br i1 %exitcond3, label %11, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_52 = icmp eq i32 %j3_cast, %min_val

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="414" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_52, label %._crit_edge14.backedge, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %p_addr5 = add i20 %p_addr6_cast, %j3_cast_cast

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="416" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="64" op_0_bw="20">
<![CDATA[
:2  %tmp_73 = zext i20 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="417" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weight_addr_8 = getelementptr [307200 x float]* %weight, i64 0, i64 %tmp_73

]]></node>
<StgValue><ssdm name="weight_addr_8"/></StgValue>
</operation>

<operation id="418" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="19">
<![CDATA[
:4  %weight_load_3 = load float* %weight_addr_8, align 4

]]></node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>

<operation id="419" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="19" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %matchsum_addr_5 = getelementptr [307200 x i8]* %matchsum, i64 0, i64 %tmp_73

]]></node>
<StgValue><ssdm name="matchsum_addr_5"/></StgValue>
</operation>

<operation id="420" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="19">
<![CDATA[
:9  %matchsum_load_1 = load i8* %matchsum_addr_5, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_1"/></StgValue>
</operation>

<operation id="421" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32">
<![CDATA[
:0  %matchsumtot_load_1 = load float* %matchsumtot, align 4

]]></node>
<StgValue><ssdm name="matchsumtot_load_1"/></StgValue>
</operation>

<operation id="422" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32">
<![CDATA[
:1  %matchsumtot_to_int = bitcast float %matchsumtot_load_1 to i32

]]></node>
<StgValue><ssdm name="matchsumtot_to_int"/></StgValue>
</operation>

<operation id="423" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %matchsumtot_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="424" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="23" op_0_bw="32">
<![CDATA[
:3  %tmp_102 = trunc i32 %matchsumtot_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="425" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %notlhs2 = icmp ne i8 %tmp_59, -1

]]></node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="426" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %notrhs3 = icmp eq i23 %tmp_102, 0

]]></node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="427" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %tmp_65 = or i1 %notrhs3, %notlhs2

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="428" st_id="42" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_67 = fcmp oeq float %matchsumtot_load_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="429" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_70 = and i1 %tmp_65, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="430" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_70, label %13, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="42" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="432" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
<literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %weight_addr_7 = getelementptr [307200 x float]* %weight, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="weight_addr_7"/></StgValue>
</operation>

<operation id="433" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
<literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:1  store float 0x3FB1EB8520000000, float* %weight_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
<literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="435" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="19">
<![CDATA[
:4  %weight_load_3 = load float* %weight_addr_8, align 4

]]></node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>

<operation id="436" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="19">
<![CDATA[
:9  %matchsum_load_1 = load i8* %matchsum_addr_5, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="437" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32">
<![CDATA[
:5  %alpha_w_load_2 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_2"/></StgValue>
</operation>

<operation id="438" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_60 = fsub float %weight_load_3, %alpha_w_load_2

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="439" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="8">
<![CDATA[
:10  %tmp_61 = zext i8 %matchsum_load_1 to i32

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="440" st_id="44" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_62 = sitofp i32 %tmp_61 to float

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="441" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_60 = fsub float %weight_load_3, %alpha_w_load_2

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="442" st_id="45" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_62 = sitofp i32 %tmp_61 to float

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="443" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_60 = fsub float %weight_load_3, %alpha_w_load_2

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="444" st_id="46" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_62 = sitofp i32 %tmp_61 to float

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="445" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_60 = fsub float %weight_load_3, %alpha_w_load_2

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="446" st_id="47" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_62 = sitofp i32 %tmp_61 to float

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="447" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_60 = fsub float %weight_load_3, %alpha_w_load_2

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="448" st_id="48" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_62 = sitofp i32 %tmp_61 to float

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="449" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:7  store float %tmp_60, float* %weight_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="49" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_62 = sitofp i32 %tmp_61 to float

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="451" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32">
<![CDATA[
:0  %matchsumtot_load = load float* %matchsumtot, align 4

]]></node>
<StgValue><ssdm name="matchsumtot_load"/></StgValue>
</operation>

<operation id="452" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %matchsumtot_1 = fadd float %matchsumtot_load, %tmp_62

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="453" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %matchsumtot_1 = fadd float %matchsumtot_load, %tmp_62

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="454" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %matchsumtot_1 = fadd float %matchsumtot_load, %tmp_62

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="455" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %matchsumtot_1 = fadd float %matchsumtot_load, %tmp_62

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="456" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %matchsumtot_1 = fadd float %matchsumtot_load, %tmp_62

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="457" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  store float %matchsumtot_1, float* %matchsumtot, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge14.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.backedge:0  br label %._crit_edge14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="460" st_id="56" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="461" st_id="57" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="462" st_id="58" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="463" st_id="59" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="464" st_id="60" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="465" st_id="61" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="466" st_id="62" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="467" st_id="63" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="468" st_id="64" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="469" st_id="65" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="470" st_id="66" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="471" st_id="67" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="472" st_id="68" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="473" st_id="69" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="474" st_id="70" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_57 = fdiv float 1.000000e+00, %matchsumtot_load_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="475" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %weight_addr_6 = getelementptr [307200 x float]* %weight, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="weight_addr_6"/></StgValue>
</operation>

<operation id="476" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:2  store float %tmp_57, float* %weight_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="479" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="19">
<![CDATA[
:4  %mean_load_1 = load float* %mean_addr_4, align 4

]]></node>
<StgValue><ssdm name="mean_load_1"/></StgValue>
</operation>

<operation id="480" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="8" op_0_bw="19">
<![CDATA[
:27  %matchsum_load = load i8* %matchsum_addr, align 1

]]></node>
<StgValue><ssdm name="matchsum_load"/></StgValue>
</operation>

<operation id="481" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %tmp_47 = add i8 %matchsum_load, 1

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="482" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="8" op_1_bw="19">
<![CDATA[
:29  store i8 %tmp_47, i8* %matchsum_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="483" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_34 = fsub float %tmp_21, %mean_load_1

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="484" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_34 = fsub float %tmp_21, %mean_load_1

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="485" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_34 = fsub float %tmp_21, %mean_load_1

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="486" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_34 = fsub float %tmp_21, %mean_load_1

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="487" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_33 = sext i32 %max_val to i64

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="488" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %akt_addr_1 = getelementptr inbounds [4 x float]* @akt, i64 0, i64 %tmp_33

]]></node>
<StgValue><ssdm name="akt_addr_1"/></StgValue>
</operation>

<operation id="489" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="2">
<![CDATA[
:6  %akt_load = load float* %akt_addr_1, align 4

]]></node>
<StgValue><ssdm name="akt_load"/></StgValue>
</operation>

<operation id="490" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_34 = fsub float %tmp_21, %mean_load_1

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="491" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="2">
<![CDATA[
:6  %akt_load = load float* %akt_addr_1, align 4

]]></node>
<StgValue><ssdm name="akt_load"/></StgValue>
</operation>

<operation id="492" st_id="77" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_35 = fmul float %akt_load, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="493" st_id="78" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_35 = fmul float %akt_load, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="494" st_id="79" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_35 = fmul float %akt_load, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="495" st_id="80" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_35 = fmul float %akt_load, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="496" st_id="81" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_36 = fadd float %mean_load_1, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="497" st_id="82" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_36 = fadd float %mean_load_1, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="498" st_id="83" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_36 = fadd float %mean_load_1, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="499" st_id="84" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_36 = fadd float %mean_load_1, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="500" st_id="85" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_36 = fadd float %mean_load_1, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="501" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:10  store float %tmp_36, float* %mean_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="86" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_37 = fsub float %tmp_21, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="503" st_id="87" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_37 = fsub float %tmp_21, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="504" st_id="88" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_37 = fsub float %tmp_21, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="505" st_id="89" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_37 = fsub float %tmp_21, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="506" st_id="90" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_37 = fsub float %tmp_21, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="507" st_id="91" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_38 = fmul float %tmp_37, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="508" st_id="92" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_38 = fmul float %tmp_37, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="509" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="19">
<![CDATA[
:12  %sigma_load = load float* %sigma_addr_4, align 4

]]></node>
<StgValue><ssdm name="sigma_load"/></StgValue>
</operation>

<operation id="510" st_id="93" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_38 = fmul float %tmp_37, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="511" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="19">
<![CDATA[
:12  %sigma_load = load float* %sigma_addr_4, align 4

]]></node>
<StgValue><ssdm name="sigma_load"/></StgValue>
</operation>

<operation id="512" st_id="94" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_38 = fmul float %tmp_37, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="513" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="19">
<![CDATA[
:20  %weight_load_1 = load float* %weight_addr, align 4

]]></node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="514" st_id="95" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_39 = fsub float %tmp_38, %sigma_load

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="515" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="19">
<![CDATA[
:20  %weight_load_1 = load float* %weight_addr, align 4

]]></node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="516" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32">
<![CDATA[
:21  %alpha_w_load_1 = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load_1"/></StgValue>
</operation>

<operation id="517" st_id="95" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_44 = fmul float %alpha_w_load_1, %weight_load_1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="518" st_id="96" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_39 = fsub float %tmp_38, %sigma_load

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="519" st_id="96" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_44 = fmul float %alpha_w_load_1, %weight_load_1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="520" st_id="97" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_39 = fsub float %tmp_38, %sigma_load

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="521" st_id="97" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_44 = fmul float %alpha_w_load_1, %weight_load_1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="522" st_id="98" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_39 = fsub float %tmp_38, %sigma_load

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="523" st_id="98" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_44 = fmul float %alpha_w_load_1, %weight_load_1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="524" st_id="99" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_39 = fsub float %tmp_38, %sigma_load

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="525" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_45 = fsub float %weight_load_1, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="526" st_id="100" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_42 = fmul float %akt_load, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="527" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_45 = fsub float %weight_load_1, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="528" st_id="101" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_42 = fmul float %akt_load, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="529" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_45 = fsub float %weight_load_1, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="530" st_id="102" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_42 = fmul float %akt_load, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="531" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_45 = fsub float %weight_load_1, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="532" st_id="103" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_42 = fmul float %akt_load, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="533" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_45 = fsub float %weight_load_1, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="534" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_43 = fadd float %sigma_load, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="535" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_46 = fadd float %tmp_45, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="536" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_43 = fadd float %sigma_load, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="537" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_46 = fadd float %tmp_45, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="538" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_43 = fadd float %sigma_load, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="539" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_46 = fadd float %tmp_45, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="540" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_43 = fadd float %sigma_load, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="541" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_46 = fadd float %tmp_45, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="542" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_43 = fadd float %sigma_load, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="543" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_46 = fadd float %tmp_45, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="544" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:18  store float %tmp_43, float* %sigma_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:25  store float %tmp_46, float* %weight_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="547" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j2 = phi i3 [ 0, %4 ], [ %j_3, %._crit_edge13 ]

]]></node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="548" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="3">
<![CDATA[
:1  %j2_cast = zext i3 %j2 to i32

]]></node>
<StgValue><ssdm name="j2_cast"/></StgValue>
</operation>

<operation id="549" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="20" op_0_bw="3">
<![CDATA[
:2  %j2_cast_cast = zext i3 %j2 to i20

]]></node>
<StgValue><ssdm name="j2_cast_cast"/></StgValue>
</operation>

<operation id="550" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %exitcond4 = icmp eq i3 %j2, -4

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="551" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="552" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %j_3 = add i3 %j2, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="553" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond4, label %.preheader7, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_50 = icmp eq i32 %j2_cast, %max_val

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="555" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_50, label %._crit_edge13, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:0  %p_addr2 = add i20 %p_addr6_cast, %j2_cast_cast

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="557" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="64" op_0_bw="20">
<![CDATA[
:1  %tmp_72 = zext i20 %p_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="558" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weight_addr_5 = getelementptr [307200 x float]* %weight, i64 0, i64 %tmp_72

]]></node>
<StgValue><ssdm name="weight_addr_5"/></StgValue>
</operation>

<operation id="559" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="19">
<![CDATA[
:3  %weight_load_2 = load float* %weight_addr_5, align 4

]]></node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="560" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="19">
<![CDATA[
:3  %weight_load_2 = load float* %weight_addr_5, align 4

]]></node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="561" st_id="112" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_55 = fsub float %weight_load_2, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="562" st_id="113" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_55 = fsub float %weight_load_2, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="563" st_id="114" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_55 = fsub float %weight_load_2, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="564" st_id="115" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_55 = fsub float %weight_load_2, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="565" st_id="116" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_55 = fsub float %weight_load_2, %alpha_w_load_1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="566" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:5  store float %tmp_55, float* %weight_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="569" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:0  %sorted_F_3 = phi float [ %sorted_F_3_2, %_ifconv83 ], [ undef, %5 ]

]]></node>
<StgValue><ssdm name="sorted_F_3"/></StgValue>
</operation>

<operation id="570" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:1  %sorted_F_2 = phi float [ %sorted_F_3_5, %_ifconv83 ], [ undef, %5 ]

]]></node>
<StgValue><ssdm name="sorted_F_2"/></StgValue>
</operation>

<operation id="571" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:2  %sorted_F_3_6 = phi float [ %sorted_F_3_8, %_ifconv83 ], [ undef, %5 ]

]]></node>
<StgValue><ssdm name="sorted_F_3_6"/></StgValue>
</operation>

<operation id="572" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:3  %sorted_F_3_9 = phi float [ %sorted_F_3_16, %_ifconv83 ], [ undef, %5 ]

]]></node>
<StgValue><ssdm name="sorted_F_3_9"/></StgValue>
</operation>

<operation id="573" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader7:4  %i = phi i3 [ %i_4, %_ifconv83 ], [ 0, %5 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="574" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:5  %exitcond2 = icmp eq i3 %i, -4

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="575" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:6  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="576" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:7  %i_4 = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="577" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:8  br i1 %exitcond2, label %.preheader, label %_ifconv83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="64" op_0_bw="3">
<![CDATA[
_ifconv83:0  %tmp_56 = zext i3 %i to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="579" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv83:1  %F_addr_2 = getelementptr inbounds [4 x float]* @F, i64 0, i64 %tmp_56

]]></node>
<StgValue><ssdm name="F_addr_2"/></StgValue>
</operation>

<operation id="580" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="2">
<![CDATA[
_ifconv83:2  %sorted_F_0_13 = load float* %F_addr_2, align 4

]]></node>
<StgValue><ssdm name="sorted_F_0_13"/></StgValue>
</operation>

<operation id="581" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="2" op_0_bw="3">
<![CDATA[
_ifconv83:3  %tmp_103 = trunc i3 %i to i2

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="582" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="2">
<![CDATA[
_ifconv83:2  %sorted_F_0_13 = load float* %F_addr_2, align 4

]]></node>
<StgValue><ssdm name="sorted_F_0_13"/></StgValue>
</operation>

<operation id="583" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv83:4  %sel_tmp17 = icmp eq i2 %tmp_103, -2

]]></node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="584" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv83:5  %sorted_F_3_24 = select i1 %sel_tmp17, float %sorted_F_3, float %sorted_F_0_13

]]></node>
<StgValue><ssdm name="sorted_F_3_24"/></StgValue>
</operation>

<operation id="585" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv83:6  %sel_tmp18 = icmp eq i2 %tmp_103, 1

]]></node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="586" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv83:7  %sorted_F_3_1 = select i1 %sel_tmp18, float %sorted_F_3, float %sorted_F_3_24

]]></node>
<StgValue><ssdm name="sorted_F_3_1"/></StgValue>
</operation>

<operation id="587" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv83:8  %sel_tmp19 = icmp eq i2 %tmp_103, 0

]]></node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="588" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv83:9  %sorted_F_3_2 = select i1 %sel_tmp19, float %sorted_F_3, float %sorted_F_3_1

]]></node>
<StgValue><ssdm name="sorted_F_3_2"/></StgValue>
</operation>

<operation id="589" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv83:10  %sorted_F_3_3 = select i1 %sel_tmp17, float %sorted_F_0_13, float %sorted_F_2

]]></node>
<StgValue><ssdm name="sorted_F_3_3"/></StgValue>
</operation>

<operation id="590" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv83:11  %sorted_F_3_4 = select i1 %sel_tmp18, float %sorted_F_2, float %sorted_F_3_3

]]></node>
<StgValue><ssdm name="sorted_F_3_4"/></StgValue>
</operation>

<operation id="591" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv83:12  %sorted_F_3_5 = select i1 %sel_tmp19, float %sorted_F_2, float %sorted_F_3_4

]]></node>
<StgValue><ssdm name="sorted_F_3_5"/></StgValue>
</operation>

<operation id="592" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv83:13  %sorted_F_3_7 = select i1 %sel_tmp18, float %sorted_F_0_13, float %sorted_F_3_6

]]></node>
<StgValue><ssdm name="sorted_F_3_7"/></StgValue>
</operation>

<operation id="593" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv83:14  %sorted_F_3_8 = select i1 %sel_tmp19, float %sorted_F_3_6, float %sorted_F_3_7

]]></node>
<StgValue><ssdm name="sorted_F_3_8"/></StgValue>
</operation>

<operation id="594" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv83:15  %sorted_F_3_16 = select i1 %sel_tmp19, float %sorted_F_0_13, float %sorted_F_3_9

]]></node>
<StgValue><ssdm name="sorted_F_3_16"/></StgValue>
</operation>

<operation id="595" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="0" op_0_bw="0">
<![CDATA[
_ifconv83:16  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="596" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %sorted_weight_3 = phi float [ %sorted_weight_3_2, %_ifconv108 ], [ undef, %.preheader7 ]

]]></node>
<StgValue><ssdm name="sorted_weight_3"/></StgValue>
</operation>

<operation id="597" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %sorted_weight_2 = phi float [ %sorted_weight_3_5, %_ifconv108 ], [ undef, %.preheader7 ]

]]></node>
<StgValue><ssdm name="sorted_weight_2"/></StgValue>
</operation>

<operation id="598" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:2  %sorted_weight_3_6 = phi float [ %sorted_weight_3_8, %_ifconv108 ], [ undef, %.preheader7 ]

]]></node>
<StgValue><ssdm name="sorted_weight_3_6"/></StgValue>
</operation>

<operation id="599" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:3  %sorted_weight_3_9 = phi float [ %sorted_weight_3_11, %_ifconv108 ], [ undef, %.preheader7 ]

]]></node>
<StgValue><ssdm name="sorted_weight_3_9"/></StgValue>
</operation>

<operation id="600" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:4  %i4 = phi i3 [ %i_5, %_ifconv108 ], [ 0, %.preheader7 ]

]]></node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="601" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5  %exitcond1 = icmp eq i3 %i4, -4

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="602" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="603" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:7  %i_5 = add i3 %i4, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="604" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:8  br i1 %exitcond1, label %.preheader192, label %_ifconv108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="20" op_0_bw="3">
<![CDATA[
_ifconv108:0  %tmp_63_trn_cast = zext i3 %i4 to i20

]]></node>
<StgValue><ssdm name="tmp_63_trn_cast"/></StgValue>
</operation>

<operation id="606" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv108:1  %p_addr8 = add i20 %p_addr6_cast, %tmp_63_trn_cast

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="607" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="64" op_0_bw="20">
<![CDATA[
_ifconv108:2  %tmp_74 = zext i20 %p_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="608" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv108:3  %weight_addr_9 = getelementptr [307200 x float]* %weight, i64 0, i64 %tmp_74

]]></node>
<StgValue><ssdm name="weight_addr_9"/></StgValue>
</operation>

<operation id="609" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="19">
<![CDATA[
_ifconv108:4  %sorted_weight_0_16 = load float* %weight_addr_9, align 4

]]></node>
<StgValue><ssdm name="sorted_weight_0_16"/></StgValue>
</operation>

<operation id="610" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="2" op_0_bw="3">
<![CDATA[
_ifconv108:5  %tmp_104 = trunc i3 %i4 to i2

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="611" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="19">
<![CDATA[
_ifconv108:4  %sorted_weight_0_16 = load float* %weight_addr_9, align 4

]]></node>
<StgValue><ssdm name="sorted_weight_0_16"/></StgValue>
</operation>

<operation id="612" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv108:6  %sel_tmp20 = icmp eq i2 %tmp_104, -2

]]></node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="613" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv108:7  %sorted_weight_3_26 = select i1 %sel_tmp20, float %sorted_weight_3, float %sorted_weight_0_16

]]></node>
<StgValue><ssdm name="sorted_weight_3_26"/></StgValue>
</operation>

<operation id="614" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv108:8  %sel_tmp21 = icmp eq i2 %tmp_104, 1

]]></node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="615" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv108:9  %sorted_weight_3_1 = select i1 %sel_tmp21, float %sorted_weight_3, float %sorted_weight_3_26

]]></node>
<StgValue><ssdm name="sorted_weight_3_1"/></StgValue>
</operation>

<operation id="616" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv108:10  %sel_tmp22 = icmp eq i2 %tmp_104, 0

]]></node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="617" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv108:11  %sorted_weight_3_2 = select i1 %sel_tmp22, float %sorted_weight_3, float %sorted_weight_3_1

]]></node>
<StgValue><ssdm name="sorted_weight_3_2"/></StgValue>
</operation>

<operation id="618" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv108:12  %sorted_weight_3_3 = select i1 %sel_tmp20, float %sorted_weight_0_16, float %sorted_weight_2

]]></node>
<StgValue><ssdm name="sorted_weight_3_3"/></StgValue>
</operation>

<operation id="619" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv108:13  %sorted_weight_3_4 = select i1 %sel_tmp21, float %sorted_weight_2, float %sorted_weight_3_3

]]></node>
<StgValue><ssdm name="sorted_weight_3_4"/></StgValue>
</operation>

<operation id="620" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv108:14  %sorted_weight_3_5 = select i1 %sel_tmp22, float %sorted_weight_2, float %sorted_weight_3_4

]]></node>
<StgValue><ssdm name="sorted_weight_3_5"/></StgValue>
</operation>

<operation id="621" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv108:15  %sorted_weight_3_7 = select i1 %sel_tmp21, float %sorted_weight_0_16, float %sorted_weight_3_6

]]></node>
<StgValue><ssdm name="sorted_weight_3_7"/></StgValue>
</operation>

<operation id="622" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv108:16  %sorted_weight_3_8 = select i1 %sel_tmp22, float %sorted_weight_3_6, float %sorted_weight_3_7

]]></node>
<StgValue><ssdm name="sorted_weight_3_8"/></StgValue>
</operation>

<operation id="623" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv108:17  %sorted_weight_3_11 = select i1 %sel_tmp22, float %sorted_weight_0_16, float %sorted_weight_3_9

]]></node>
<StgValue><ssdm name="sorted_weight_3_11"/></StgValue>
</operation>

<operation id="624" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="0">
<![CDATA[
_ifconv108:18  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="625" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader192:0  %index_3 = phi i32 [ %index_0_3, %_ifconv195 ], [ 3, %.preheader ]

]]></node>
<StgValue><ssdm name="index_3"/></StgValue>
</operation>

<operation id="626" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader192:1  %index_2 = phi i32 [ %index_0_6, %_ifconv195 ], [ 2, %.preheader ]

]]></node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="627" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader192:2  %index_1 = phi i32 [ %index_0_9, %_ifconv195 ], [ 1, %.preheader ]

]]></node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="628" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader192:3  %index_0_11 = phi i32 [ %index_0_12, %_ifconv195 ], [ 0, %.preheader ]

]]></node>
<StgValue><ssdm name="index_0_11"/></StgValue>
</operation>

<operation id="629" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader192:4  %sorted_weight_3_2_27 = phi float [ %sorted_weight_0_5, %_ifconv195 ], [ %sorted_weight_3, %.preheader ]

]]></node>
<StgValue><ssdm name="sorted_weight_3_2_27"/></StgValue>
</operation>

<operation id="630" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader192:5  %sorted_weight_2_2 = phi float [ %sorted_weight_0_8, %_ifconv195 ], [ %sorted_weight_2, %.preheader ]

]]></node>
<StgValue><ssdm name="sorted_weight_2_2"/></StgValue>
</operation>

<operation id="631" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader192:6  %sorted_weight_1_2 = phi float [ %sorted_weight_0_10, %_ifconv195 ], [ %sorted_weight_3_6, %.preheader ]

]]></node>
<StgValue><ssdm name="sorted_weight_1_2"/></StgValue>
</operation>

<operation id="632" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader192:7  %sorted_weight_0_14 = phi float [ %sorted_weight_0_15, %_ifconv195 ], [ %sorted_weight_3_9, %.preheader ]

]]></node>
<StgValue><ssdm name="sorted_weight_0_14"/></StgValue>
</operation>

<operation id="633" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader192:8  %sorted_F_3_2_28 = phi float [ %sorted_F_0_2, %_ifconv195 ], [ %sorted_F_3, %.preheader ]

]]></node>
<StgValue><ssdm name="sorted_F_3_2_28"/></StgValue>
</operation>

<operation id="634" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader192:9  %sorted_F_2_2 = phi float [ %sorted_F_0_5, %_ifconv195 ], [ %sorted_F_2, %.preheader ]

]]></node>
<StgValue><ssdm name="sorted_F_2_2"/></StgValue>
</operation>

<operation id="635" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader192:10  %sorted_F_1_2 = phi float [ %sorted_F_0_8, %_ifconv195 ], [ %sorted_F_3_6, %.preheader ]

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>

<operation id="636" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader192:11  %sorted_F_0_9 = phi float [ %sorted_F_0_12, %_ifconv195 ], [ %sorted_F_3_9, %.preheader ]

]]></node>
<StgValue><ssdm name="sorted_F_0_9"/></StgValue>
</operation>

<operation id="637" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader192:12  %i6 = phi i3 [ %i_6, %_ifconv195 ], [ 1, %.preheader ]

]]></node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="638" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="3">
<![CDATA[
.preheader192:13  %i6_cast = zext i3 %i6 to i32

]]></node>
<StgValue><ssdm name="i6_cast"/></StgValue>
</operation>

<operation id="639" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader192:14  %exitcond = icmp eq i3 %i6, -4

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="640" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader192:15  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="641" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader192:16  br i1 %exitcond, label %15, label %_ifconv182

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="2" op_0_bw="3">
<![CDATA[
_ifconv182:0  %tmp_105 = trunc i3 %i6 to i2

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="643" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv182:1  %sel_tmp23 = icmp eq i2 %tmp_105, -2

]]></node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="644" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv182:2  %sorted_F_3_17 = select i1 %sel_tmp23, float %sorted_F_2_2, float %sorted_F_3_2_28

]]></node>
<StgValue><ssdm name="sorted_F_3_17"/></StgValue>
</operation>

<operation id="645" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv182:3  %sel_tmp24 = icmp eq i2 %tmp_105, 1

]]></node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="646" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv182:4  %sorted_F_3_23 = select i1 %sel_tmp24, float %sorted_F_1_2, float %sorted_F_3_17

]]></node>
<StgValue><ssdm name="sorted_F_3_23"/></StgValue>
</operation>

<operation id="647" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv182:5  %sorted_weight_3_12 = select i1 %sel_tmp23, float %sorted_weight_2_2, float %sorted_weight_3_2_27

]]></node>
<StgValue><ssdm name="sorted_weight_3_12"/></StgValue>
</operation>

<operation id="648" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv182:6  %sorted_weight_3_20 = select i1 %sel_tmp24, float %sorted_weight_1_2, float %sorted_weight_3_12

]]></node>
<StgValue><ssdm name="sorted_weight_3_20"/></StgValue>
</operation>

<operation id="649" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv182:7  %index_3_30 = select i1 %sel_tmp23, i32 %index_2, i32 %index_3

]]></node>
<StgValue><ssdm name="index_3_30"/></StgValue>
</operation>

<operation id="650" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv182:8  %index_3_8 = select i1 %sel_tmp24, i32 %index_1, i32 %index_3_30

]]></node>
<StgValue><ssdm name="index_3_8"/></StgValue>
</operation>

<operation id="651" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32">
<![CDATA[
_ifconv182:9  %sorted_F_0_1_to_int = bitcast float %sorted_F_3_23 to i32

]]></node>
<StgValue><ssdm name="sorted_F_0_1_to_int"/></StgValue>
</operation>

<operation id="652" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv182:10  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_0_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="653" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="23" op_0_bw="32">
<![CDATA[
_ifconv182:11  %tmp_106 = trunc i32 %sorted_F_0_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="654" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv182:12  %notlhs6 = icmp ne i8 %tmp_80, -1

]]></node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="655" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv182:13  %notrhs7 = icmp eq i23 %tmp_106, 0

]]></node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="656" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv182:14  %tmp_84 = or i1 %notrhs7, %notlhs6

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="657" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="0">
<![CDATA[
_ifconv182:15  br label %branch65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="64" op_0_bw="19">
<![CDATA[
:0  %tmp_89 = zext i19 %tmp_27 to i64

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="659" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="19" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %back_gauss_addr_4 = getelementptr [307200 x i1]* %back_gauss, i64 0, i64 %tmp_89

]]></node>
<StgValue><ssdm name="back_gauss_addr_4"/></StgValue>
</operation>

<operation id="660" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="0" op_0_bw="1" op_1_bw="19">
<![CDATA[
:2  store i1 false, i1* %back_gauss_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3  %tmp_90 = or i19 %tmp_27, 1

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="662" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
:4  %p_addr9 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 0, i19 %tmp_90)

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="663" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_91 = zext i32 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="664" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="19" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %back_gauss_addr_5 = getelementptr [307200 x i1]* %back_gauss, i64 0, i64 %tmp_91

]]></node>
<StgValue><ssdm name="back_gauss_addr_5"/></StgValue>
</operation>

<operation id="665" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="0" op_0_bw="1" op_1_bw="19">
<![CDATA[
:7  store i1 false, i1* %back_gauss_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="666" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch65:0  %index_3_1 = phi i32 [ %index_3, %_ifconv182 ], [ %index_3_6, %_ifconv133 ]

]]></node>
<StgValue><ssdm name="index_3_1"/></StgValue>
</operation>

<operation id="667" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch65:1  %index_2_1 = phi i32 [ %index_2, %_ifconv182 ], [ %index_1_1, %_ifconv133 ]

]]></node>
<StgValue><ssdm name="index_2_1"/></StgValue>
</operation>

<operation id="668" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch65:2  %index_1_6 = phi i32 [ %index_1, %_ifconv182 ], [ %index_1_3, %_ifconv133 ]

]]></node>
<StgValue><ssdm name="index_1_6"/></StgValue>
</operation>

<operation id="669" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch65:3  %sorted_weight_3_3_31 = phi float [ %sorted_weight_3_2_27, %_ifconv182 ], [ %sorted_weight_3_18, %_ifconv133 ]

]]></node>
<StgValue><ssdm name="sorted_weight_3_3_31"/></StgValue>
</operation>

<operation id="670" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch65:4  %sorted_weight_2_3 = phi float [ %sorted_weight_2_2, %_ifconv182 ], [ %sorted_weight_1_2_34, %_ifconv133 ]

]]></node>
<StgValue><ssdm name="sorted_weight_2_3"/></StgValue>
</operation>

<operation id="671" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch65:5  %sorted_weight_1_7 = phi float [ %sorted_weight_1_2, %_ifconv182 ], [ %sorted_weight_1_4, %_ifconv133 ]

]]></node>
<StgValue><ssdm name="sorted_weight_1_7"/></StgValue>
</operation>

<operation id="672" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch65:6  %sorted_F_3_3_32 = phi float [ %sorted_F_3_2_28, %_ifconv182 ], [ %sorted_F_3_11, %_ifconv133 ]

]]></node>
<StgValue><ssdm name="sorted_F_3_3_32"/></StgValue>
</operation>

<operation id="673" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch65:7  %sorted_F_2_3 = phi float [ %sorted_F_2_2, %_ifconv182 ], [ %sorted_F_3_13, %_ifconv133 ]

]]></node>
<StgValue><ssdm name="sorted_F_2_3"/></StgValue>
</operation>

<operation id="674" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch65:8  %sorted_F_3_24_33 = phi float [ %sorted_F_1_2, %_ifconv182 ], [ %sorted_F_3_21, %_ifconv133 ]

]]></node>
<StgValue><ssdm name="sorted_F_3_24_33"/></StgValue>
</operation>

<operation id="675" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch65:9  %j5_0_in = phi i32 [ %i6_cast, %_ifconv182 ], [ %j_5, %_ifconv133 ]

]]></node>
<StgValue><ssdm name="j5_0_in"/></StgValue>
</operation>

<operation id="676" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch65:10  %j_5 = add nsw i32 %j5_0_in, -1

]]></node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="677" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="2" op_0_bw="32">
<![CDATA[
branch65:11  %tmp_108 = trunc i32 %j_5 to i2

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="678" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch65:12  switch i2 %tmp_108, label %branch23 [
    i2 0, label %branch20
    i2 1, label %branch21
    i2 -2, label %branch22
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_108" val="2"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch22:0  br label %branch20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch21:0  br label %branch20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_108" val="!2"/>
<literal name="tmp_108" val="!1"/>
<literal name="tmp_108" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch23:0  br label %branch20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="682" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch20:0  %sorted_F_1 = phi float [ %sorted_F_3_24_33, %branch21 ], [ %sorted_F_2_3, %branch22 ], [ %sorted_F_3_3_32, %branch23 ], [ %sorted_F_0_9, %branch65 ]

]]></node>
<StgValue><ssdm name="sorted_F_1"/></StgValue>
</operation>

<operation id="683" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32">
<![CDATA[
branch20:1  %sorted_F_1_to_int = bitcast float %sorted_F_1 to i32

]]></node>
<StgValue><ssdm name="sorted_F_1_to_int"/></StgValue>
</operation>

<operation id="684" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch20:2  %tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="685" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="23" op_0_bw="32">
<![CDATA[
branch20:3  %tmp_111 = trunc i32 %sorted_F_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="686" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20:4  %notlhs8 = icmp ne i8 %tmp_82, -1

]]></node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="687" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch20:5  %notrhs9 = icmp eq i23 %tmp_111, 0

]]></node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="688" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch20:6  %tmp_85 = or i1 %notrhs9, %notlhs8

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="689" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch20:7  %tmp_86 = and i1 %tmp_84, %tmp_85

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="690" st_id="124" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20:8  %tmp_87 = fcmp ogt float %sorted_F_3_23, %sorted_F_1

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="691" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch20:9  %tmp_88 = and i1 %tmp_86, %tmp_87

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="692" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20:10  %tmp_68 = icmp sgt i32 %j5_0_in, 0

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="693" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch20:11  %tmp_69 = and i1 %tmp_88, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="694" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch20:12  br i1 %tmp_69, label %_ifconv133, label %_ifconv195

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="2" op_0_bw="32">
<![CDATA[
_ifconv133:0  %tmp_112 = trunc i32 %j5_0_in to i2

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="696" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv133:1  %sel_tmp28 = icmp eq i2 %tmp_112, -2

]]></node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="697" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:2  %sorted_F_3_10 = select i1 %sel_tmp28, float %sorted_F_3_3_32, float %sorted_F_1

]]></node>
<StgValue><ssdm name="sorted_F_3_10"/></StgValue>
</operation>

<operation id="698" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv133:3  %sel_tmp29 = icmp eq i2 %tmp_112, 1

]]></node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="699" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:4  %sorted_F_3_11 = select i1 %sel_tmp29, float %sorted_F_3_3_32, float %sorted_F_3_10

]]></node>
<StgValue><ssdm name="sorted_F_3_11"/></StgValue>
</operation>

<operation id="700" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:5  %sorted_F_3_12 = select i1 %sel_tmp28, float %sorted_F_1, float %sorted_F_2_3

]]></node>
<StgValue><ssdm name="sorted_F_3_12"/></StgValue>
</operation>

<operation id="701" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:6  %sorted_F_3_13 = select i1 %sel_tmp29, float %sorted_F_2_3, float %sorted_F_3_12

]]></node>
<StgValue><ssdm name="sorted_F_3_13"/></StgValue>
</operation>

<operation id="702" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:7  %sorted_F_3_21 = select i1 %sel_tmp29, float %sorted_F_1, float %sorted_F_3_24_33

]]></node>
<StgValue><ssdm name="sorted_F_3_21"/></StgValue>
</operation>

<operation id="703" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv133:8  %sel_tmp30 = icmp eq i2 %tmp_108, 1

]]></node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="704" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:9  %sorted_weight_3_14 = select i1 %sel_tmp30, float %sorted_weight_1_7, float %sorted_weight_3_3_31

]]></node>
<StgValue><ssdm name="sorted_weight_3_14"/></StgValue>
</operation>

<operation id="705" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv133:10  %sel_tmp31 = icmp eq i2 %tmp_108, -2

]]></node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="706" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:11  %sorted_weight_3_15 = select i1 %sel_tmp31, float %sorted_weight_2_3, float %sorted_weight_3_14

]]></node>
<StgValue><ssdm name="sorted_weight_3_15"/></StgValue>
</operation>

<operation id="707" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv133:12  %sel_tmp32 = icmp eq i2 %tmp_108, 0

]]></node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="708" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:13  %sorted_weight_3_21 = select i1 %sel_tmp32, float %sorted_weight_0_14, float %sorted_weight_3_15

]]></node>
<StgValue><ssdm name="sorted_weight_3_21"/></StgValue>
</operation>

<operation id="709" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:14  %sorted_weight_3_17 = select i1 %sel_tmp28, float %sorted_weight_3_3_31, float %sorted_weight_3_21

]]></node>
<StgValue><ssdm name="sorted_weight_3_17"/></StgValue>
</operation>

<operation id="710" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:15  %sorted_weight_3_18 = select i1 %sel_tmp29, float %sorted_weight_3_3_31, float %sorted_weight_3_17

]]></node>
<StgValue><ssdm name="sorted_weight_3_18"/></StgValue>
</operation>

<operation id="711" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:16  %sorted_weight_1 = select i1 %sel_tmp28, float %sorted_weight_3_21, float %sorted_weight_2_3

]]></node>
<StgValue><ssdm name="sorted_weight_1"/></StgValue>
</operation>

<operation id="712" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:17  %sorted_weight_1_2_34 = select i1 %sel_tmp29, float %sorted_weight_2_3, float %sorted_weight_1

]]></node>
<StgValue><ssdm name="sorted_weight_1_2_34"/></StgValue>
</operation>

<operation id="713" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:18  %sorted_weight_1_4 = select i1 %sel_tmp29, float %sorted_weight_3_21, float %sorted_weight_1_7

]]></node>
<StgValue><ssdm name="sorted_weight_1_4"/></StgValue>
</operation>

<operation id="714" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:19  %index_3_2 = select i1 %sel_tmp30, i32 %index_1_6, i32 %index_3_1

]]></node>
<StgValue><ssdm name="index_3_2"/></StgValue>
</operation>

<operation id="715" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:20  %index_3_3 = select i1 %sel_tmp31, i32 %index_2_1, i32 %index_3_2

]]></node>
<StgValue><ssdm name="index_3_3"/></StgValue>
</operation>

<operation id="716" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:21  %index_3_9 = select i1 %sel_tmp32, i32 %index_0_11, i32 %index_3_3

]]></node>
<StgValue><ssdm name="index_3_9"/></StgValue>
</operation>

<operation id="717" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:22  %index_3_5 = select i1 %sel_tmp28, i32 %index_3_1, i32 %index_3_9

]]></node>
<StgValue><ssdm name="index_3_5"/></StgValue>
</operation>

<operation id="718" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:23  %index_3_6 = select i1 %sel_tmp29, i32 %index_3_1, i32 %index_3_5

]]></node>
<StgValue><ssdm name="index_3_6"/></StgValue>
</operation>

<operation id="719" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:24  %index_1_35 = select i1 %sel_tmp28, i32 %index_3_9, i32 %index_2_1

]]></node>
<StgValue><ssdm name="index_1_35"/></StgValue>
</operation>

<operation id="720" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:25  %index_1_1 = select i1 %sel_tmp29, i32 %index_2_1, i32 %index_1_35

]]></node>
<StgValue><ssdm name="index_1_1"/></StgValue>
</operation>

<operation id="721" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv133:26  %index_1_3 = select i1 %sel_tmp29, i32 %index_3_9, i32 %index_1_6

]]></node>
<StgValue><ssdm name="index_1_3"/></StgValue>
</operation>

<operation id="722" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="0">
<![CDATA[
_ifconv133:27  br label %branch65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="2" op_0_bw="32">
<![CDATA[
_ifconv195:0  %tmp_113 = trunc i32 %j5_0_in to i2

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="724" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv195:1  %sel_tmp33 = icmp eq i2 %tmp_113, -2

]]></node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="725" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:2  %sorted_F_0 = select i1 %sel_tmp33, float %sorted_F_3_3_32, float %sorted_F_3_23

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="726" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv195:3  %sel_tmp34 = icmp eq i2 %tmp_113, 1

]]></node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="727" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:4  %sorted_F_0_1 = select i1 %sel_tmp34, float %sorted_F_3_3_32, float %sorted_F_0

]]></node>
<StgValue><ssdm name="sorted_F_0_1"/></StgValue>
</operation>

<operation id="728" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv195:5  %sel_tmp35 = icmp eq i2 %tmp_113, 0

]]></node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="729" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:6  %sorted_F_0_2 = select i1 %sel_tmp35, float %sorted_F_3_3_32, float %sorted_F_0_1

]]></node>
<StgValue><ssdm name="sorted_F_0_2"/></StgValue>
</operation>

<operation id="730" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:7  %sorted_F_0_3 = select i1 %sel_tmp33, float %sorted_F_3_23, float %sorted_F_2_3

]]></node>
<StgValue><ssdm name="sorted_F_0_3"/></StgValue>
</operation>

<operation id="731" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:8  %sorted_F_0_4 = select i1 %sel_tmp34, float %sorted_F_2_3, float %sorted_F_0_3

]]></node>
<StgValue><ssdm name="sorted_F_0_4"/></StgValue>
</operation>

<operation id="732" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:9  %sorted_F_0_5 = select i1 %sel_tmp35, float %sorted_F_2_3, float %sorted_F_0_4

]]></node>
<StgValue><ssdm name="sorted_F_0_5"/></StgValue>
</operation>

<operation id="733" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:10  %sorted_F_0_7 = select i1 %sel_tmp34, float %sorted_F_3_23, float %sorted_F_3_24_33

]]></node>
<StgValue><ssdm name="sorted_F_0_7"/></StgValue>
</operation>

<operation id="734" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:11  %sorted_F_0_8 = select i1 %sel_tmp35, float %sorted_F_3_24_33, float %sorted_F_0_7

]]></node>
<StgValue><ssdm name="sorted_F_0_8"/></StgValue>
</operation>

<operation id="735" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:12  %sorted_F_0_12 = select i1 %sel_tmp35, float %sorted_F_3_23, float %sorted_F_0_9

]]></node>
<StgValue><ssdm name="sorted_F_0_12"/></StgValue>
</operation>

<operation id="736" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:13  %sorted_weight_0_3 = select i1 %sel_tmp33, float %sorted_weight_3_3_31, float %sorted_weight_3_20

]]></node>
<StgValue><ssdm name="sorted_weight_0_3"/></StgValue>
</operation>

<operation id="737" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:14  %sorted_weight_0_4 = select i1 %sel_tmp34, float %sorted_weight_3_3_31, float %sorted_weight_0_3

]]></node>
<StgValue><ssdm name="sorted_weight_0_4"/></StgValue>
</operation>

<operation id="738" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:15  %sorted_weight_0_5 = select i1 %sel_tmp35, float %sorted_weight_3_3_31, float %sorted_weight_0_4

]]></node>
<StgValue><ssdm name="sorted_weight_0_5"/></StgValue>
</operation>

<operation id="739" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:16  %sorted_weight_0_6 = select i1 %sel_tmp33, float %sorted_weight_3_20, float %sorted_weight_2_3

]]></node>
<StgValue><ssdm name="sorted_weight_0_6"/></StgValue>
</operation>

<operation id="740" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:17  %sorted_weight_0_7 = select i1 %sel_tmp34, float %sorted_weight_2_3, float %sorted_weight_0_6

]]></node>
<StgValue><ssdm name="sorted_weight_0_7"/></StgValue>
</operation>

<operation id="741" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:18  %sorted_weight_0_8 = select i1 %sel_tmp35, float %sorted_weight_2_3, float %sorted_weight_0_7

]]></node>
<StgValue><ssdm name="sorted_weight_0_8"/></StgValue>
</operation>

<operation id="742" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:19  %sorted_weight_0_9 = select i1 %sel_tmp34, float %sorted_weight_3_20, float %sorted_weight_1_7

]]></node>
<StgValue><ssdm name="sorted_weight_0_9"/></StgValue>
</operation>

<operation id="743" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:20  %sorted_weight_0_10 = select i1 %sel_tmp35, float %sorted_weight_1_7, float %sorted_weight_0_9

]]></node>
<StgValue><ssdm name="sorted_weight_0_10"/></StgValue>
</operation>

<operation id="744" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:21  %sorted_weight_0_15 = select i1 %sel_tmp35, float %sorted_weight_3_20, float %sorted_weight_0_14

]]></node>
<StgValue><ssdm name="sorted_weight_0_15"/></StgValue>
</operation>

<operation id="745" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:22  %index_0_1 = select i1 %sel_tmp33, i32 %index_3_1, i32 %index_3_8

]]></node>
<StgValue><ssdm name="index_0_1"/></StgValue>
</operation>

<operation id="746" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:23  %index_0_2 = select i1 %sel_tmp34, i32 %index_3_1, i32 %index_0_1

]]></node>
<StgValue><ssdm name="index_0_2"/></StgValue>
</operation>

<operation id="747" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:24  %index_0_3 = select i1 %sel_tmp35, i32 %index_3_1, i32 %index_0_2

]]></node>
<StgValue><ssdm name="index_0_3"/></StgValue>
</operation>

<operation id="748" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:25  %index_0_4 = select i1 %sel_tmp33, i32 %index_3_8, i32 %index_2_1

]]></node>
<StgValue><ssdm name="index_0_4"/></StgValue>
</operation>

<operation id="749" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:26  %index_0_5 = select i1 %sel_tmp34, i32 %index_2_1, i32 %index_0_4

]]></node>
<StgValue><ssdm name="index_0_5"/></StgValue>
</operation>

<operation id="750" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:27  %index_0_6 = select i1 %sel_tmp35, i32 %index_2_1, i32 %index_0_5

]]></node>
<StgValue><ssdm name="index_0_6"/></StgValue>
</operation>

<operation id="751" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:28  %index_0_8 = select i1 %sel_tmp34, i32 %index_3_8, i32 %index_1_6

]]></node>
<StgValue><ssdm name="index_0_8"/></StgValue>
</operation>

<operation id="752" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:29  %index_0_9 = select i1 %sel_tmp35, i32 %index_1_6, i32 %index_0_8

]]></node>
<StgValue><ssdm name="index_0_9"/></StgValue>
</operation>

<operation id="753" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv195:30  %index_0_12 = select i1 %sel_tmp35, i32 %index_3_8, i32 %index_0_11

]]></node>
<StgValue><ssdm name="index_0_12"/></StgValue>
</operation>

<operation id="754" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv195:31  %i_6 = add i3 %i6, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="755" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="0" op_0_bw="0">
<![CDATA[
_ifconv195:32  br label %.preheader192

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="756" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8  %tmp_92 = or i19 %tmp_27, 2

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="757" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
:9  %p_addr = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 0, i19 %tmp_92)

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="758" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_93 = zext i32 %p_addr to i64

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="759" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="19" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %back_gauss_addr_6 = getelementptr [307200 x i1]* %back_gauss, i64 0, i64 %tmp_93

]]></node>
<StgValue><ssdm name="back_gauss_addr_6"/></StgValue>
</operation>

<operation id="760" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="0" op_0_bw="1" op_1_bw="19">
<![CDATA[
:12  store i1 false, i1* %back_gauss_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:13  %tmp_94 = or i19 %tmp_27, 3

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="762" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
:14  %p_addr3 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 0, i19 %tmp_94)

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="763" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_95 = zext i32 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="764" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="19" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %back_gauss_addr_7 = getelementptr [307200 x i1]* %back_gauss, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="back_gauss_addr_7"/></StgValue>
</operation>

<operation id="765" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="0" op_0_bw="1" op_1_bw="19">
<![CDATA[
:17  store i1 false, i1* %back_gauss_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="767" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %B = phi float [ 0.000000e+00, %15 ], [ %B_1, %_ifconv268 ]

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="768" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %ind = phi i3 [ 0, %15 ], [ %ind_1, %_ifconv268 ]

]]></node>
<StgValue><ssdm name="ind"/></StgValue>
</operation>

<operation id="769" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:2  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %ind, i32 2)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="770" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %ind_1 = add i3 %ind, 1

]]></node>
<StgValue><ssdm name="ind_1"/></StgValue>
</operation>

<operation id="771" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_107, label %.loopexit, label %_ifconv268

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="2" op_0_bw="3">
<![CDATA[
_ifconv268:0  %tmp_109 = trunc i3 %ind to i2

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="773" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv268:1  %sel_tmp25 = icmp eq i2 %tmp_109, 1

]]></node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="774" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv268:2  %sorted_weight_0 = select i1 %sel_tmp25, float %sorted_weight_1_2, float %sorted_weight_3_2_27

]]></node>
<StgValue><ssdm name="sorted_weight_0"/></StgValue>
</operation>

<operation id="775" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv268:3  %sel_tmp26 = icmp eq i2 %tmp_109, -2

]]></node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="776" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv268:4  %sorted_weight_0_1 = select i1 %sel_tmp26, float %sorted_weight_2_2, float %sorted_weight_0

]]></node>
<StgValue><ssdm name="sorted_weight_0_1"/></StgValue>
</operation>

<operation id="777" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv268:5  %sel_tmp27 = icmp eq i2 %tmp_109, 0

]]></node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="778" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv268:6  %sorted_weight_0_2 = select i1 %sel_tmp27, float %sorted_weight_0_14, float %sorted_weight_0_1

]]></node>
<StgValue><ssdm name="sorted_weight_0_2"/></StgValue>
</operation>

<operation id="779" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv268:8  %newSel = select i1 %sel_tmp27, i32 %index_0_11, i32 %index_2

]]></node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="780" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv268:9  %or_cond = or i1 %sel_tmp27, %sel_tmp26

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="781" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv268:10  %newSel1 = select i1 %sel_tmp25, i32 %index_1, i32 %index_3

]]></node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="782" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv268:11  %index_0 = select i1 %or_cond, i32 %newSel, i32 %newSel1

]]></node>
<StgValue><ssdm name="index_0"/></StgValue>
</operation>

<operation id="783" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv268:12  %p_addr10 = add i32 %p_addr6, %index_0

]]></node>
<StgValue><ssdm name="p_addr10"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="784" st_id="128" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv268:7  %B_1 = fadd float %B, %sorted_weight_0_2

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>

<operation id="785" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="64" op_0_bw="32">
<![CDATA[
_ifconv268:13  %tmp_96 = sext i32 %p_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="786" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="19" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv268:14  %back_gauss_addr_8 = getelementptr [307200 x i1]* %back_gauss, i64 0, i64 %tmp_96

]]></node>
<StgValue><ssdm name="back_gauss_addr_8"/></StgValue>
</operation>

<operation id="787" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="0" op_0_bw="1" op_1_bw="19">
<![CDATA[
_ifconv268:15  store i1 true, i1* %back_gauss_addr_8, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="788" st_id="129" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv268:7  %B_1 = fadd float %B, %sorted_weight_0_2

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="789" st_id="130" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv268:7  %B_1 = fadd float %B, %sorted_weight_0_2

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="790" st_id="131" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv268:7  %B_1 = fadd float %B, %sorted_weight_0_2

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="791" st_id="132" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv268:7  %B_1 = fadd float %B, %sorted_weight_0_2

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="792" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32">
<![CDATA[
_ifconv268:16  %B_1_to_int = bitcast float %B_1 to i32

]]></node>
<StgValue><ssdm name="B_1_to_int"/></StgValue>
</operation>

<operation id="793" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv268:17  %tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %B_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="794" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="23" op_0_bw="32">
<![CDATA[
_ifconv268:18  %tmp_110 = trunc i32 %B_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="795" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv268:19  %notlhs4 = icmp ne i8 %tmp_75, -1

]]></node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="796" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv268:20  %notrhs5 = icmp eq i23 %tmp_110, 0

]]></node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="797" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv268:21  %tmp_77 = or i1 %notrhs5, %notlhs4

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="798" st_id="133" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv268:22  %tmp_78 = fcmp oge float %B_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="799" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv268:23  %tmp_79 = and i1 %tmp_77, %tmp_78

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="800" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv268:24  br i1 %tmp_79, label %.loopexit, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_107" val="1"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %p_0 = phi i1 [ false, %.loopexit ], [ true, %14 ]

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="803" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="0" op_0_bw="1">
<![CDATA[
:1  ret i1 %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
