Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 12 21:44:41 2023
| Host         : dell-free running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriver_timing_summary_routed.rpt -pb FourDigitLEDdriver_timing_summary_routed.pb -rpx FourDigitLEDdriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    197.293        0.000                      0                    4        0.297        0.000                      0                    4        3.000        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk      {0.000 5.000}        10.000          100.000         
  CLKFBIN    {0.000 5.000}        10.000          100.000         
  test_OBUF  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  test_OBUF       197.293        0.000                      0                    4        0.297        0.000                      0                    4       13.360        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  test_OBUF
  To Clock:  test_OBUF

Setup :            0  Failing Endpoints,  Worst Slack      197.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.293ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             test_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (test_OBUF rise@200.000ns - test_OBUF rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.610ns (26.695%)  route 1.675ns (73.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           1.724     6.343    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.456     6.799 r  count_reg[2]/Q
                         net (fo=11, routed)          0.900     7.699    count_reg__0[2]
    SLICE_X1Y92          LUT3 (Prop_lut3_I2_O)        0.154     7.853 r  count[2]_i_1/O
                         net (fo=1, routed)           0.775     8.628    count[2]_i_1_n_0
    SLICE_X1Y92          FDSE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_OBUF rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           1.604   205.991    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[2]/C
                         clock pessimism              0.352   206.343    
                         clock uncertainty           -0.138   206.205    
    SLICE_X1Y92          FDSE (Setup_fdse_C_D)       -0.284   205.921    count_reg[2]
  -------------------------------------------------------------------
                         required time                        205.921    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                197.293    

Slack (MET) :             197.341ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             test_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (test_OBUF rise@200.000ns - test_OBUF rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.746ns (32.923%)  route 1.520ns (67.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           1.724     6.343    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.419     6.762 r  count_reg[1]/Q
                         net (fo=12, routed)          0.876     7.638    count_reg__0[1]
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.327     7.965 r  count[1]_i_1/O
                         net (fo=1, routed)           0.644     8.609    count[1]_i_1_n_0
    SLICE_X1Y92          FDSE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_OBUF rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           1.604   205.991    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[1]/C
                         clock pessimism              0.352   206.343    
                         clock uncertainty           -0.138   206.205    
    SLICE_X1Y92          FDSE (Setup_fdse_C_D)       -0.255   205.950    count_reg[1]
  -------------------------------------------------------------------
                         required time                        205.950    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                197.341    

Slack (MET) :             197.550ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             test_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (test_OBUF rise@200.000ns - test_OBUF rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.746ns (37.026%)  route 1.269ns (62.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           1.724     6.343    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.419     6.762 r  count_reg[1]/Q
                         net (fo=12, routed)          0.923     7.684    count_reg__0[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.327     8.011 r  count[3]_i_1/O
                         net (fo=1, routed)           0.346     8.357    count[3]_i_1_n_0
    SLICE_X0Y92          FDSE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_OBUF rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           1.604   205.991    test_OBUF_BUFG
    SLICE_X0Y92          FDSE                                         r  count_reg[3]/C
                         clock pessimism              0.330   206.321    
                         clock uncertainty           -0.138   206.183    
    SLICE_X0Y92          FDSE (Setup_fdse_C_D)       -0.275   205.908    count_reg[3]
  -------------------------------------------------------------------
                         required time                        205.908    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                197.550    

Slack (MET) :             198.773ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             test_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (test_OBUF rise@200.000ns - test_OBUF rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.580ns (51.853%)  route 0.539ns (48.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           1.724     6.343    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.456     6.799 f  count_reg[0]/Q
                         net (fo=13, routed)          0.539     7.337    count_reg__0[0]
    SLICE_X1Y92          LUT1 (Prop_lut1_I0_O)        0.124     7.461 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.461    count0[0]
    SLICE_X1Y92          FDSE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_OBUF rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           1.604   205.991    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[0]/C
                         clock pessimism              0.352   206.343    
                         clock uncertainty           -0.138   206.205    
    SLICE_X1Y92          FDSE (Setup_fdse_C_D)        0.029   206.234    count_reg[0]
  -------------------------------------------------------------------
                         required time                        206.234    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                198.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             test_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_OBUF rise@0.000ns - test_OBUF rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           0.603     1.867    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.141     2.008 f  count_reg[0]/Q
                         net (fo=13, routed)          0.202     2.210    count_reg__0[0]
    SLICE_X1Y92          LUT1 (Prop_lut1_I0_O)        0.045     2.255 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.255    count0[0]
    SLICE_X1Y92          FDSE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           0.876     2.419    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[0]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.091     1.958    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             test_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_OBUF rise@0.000ns - test_OBUF rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.190ns (41.351%)  route 0.269ns (58.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           0.603     1.867    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.141     2.008 r  count_reg[0]/Q
                         net (fo=13, routed)          0.143     2.152    count_reg__0[0]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.049     2.201 r  count[3]_i_1/O
                         net (fo=1, routed)           0.126     2.327    count[3]_i_1_n_0
    SLICE_X0Y92          FDSE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           0.876     2.419    test_OBUF_BUFG
    SLICE_X0Y92          FDSE                                         r  count_reg[3]/C
                         clock pessimism             -0.538     1.880    
    SLICE_X0Y92          FDSE (Hold_fdse_C_D)         0.003     1.883    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             test_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_OBUF rise@0.000ns - test_OBUF rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.184ns (26.088%)  route 0.521ns (73.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           0.603     1.867    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.141     2.008 r  count_reg[0]/Q
                         net (fo=13, routed)          0.204     2.212    count_reg__0[0]
    SLICE_X1Y92          LUT2 (Prop_lut2_I0_O)        0.043     2.255 r  count[1]_i_1/O
                         net (fo=1, routed)           0.318     2.573    count[1]_i_1_n_0
    SLICE_X1Y92          FDSE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           0.876     2.419    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[1]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.008     1.875    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by test_OBUF  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             test_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_OBUF rise@0.000ns - test_OBUF rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.192ns (25.052%)  route 0.574ns (74.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           0.603     1.867    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.141     2.008 r  count_reg[0]/Q
                         net (fo=13, routed)          0.199     2.207    count_reg__0[0]
    SLICE_X1Y92          LUT3 (Prop_lut3_I1_O)        0.051     2.258 r  count[2]_i_1/O
                         net (fo=1, routed)           0.376     2.634    count[2]_i_1_n_0
    SLICE_X1Y92          FDSE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_OBUF rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    test_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  test_OBUF_BUFG_inst/O
                         net (fo=5, routed)           0.876     2.419    test_OBUF_BUFG
    SLICE_X1Y92          FDSE                                         r  count_reg[2]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.001     1.868    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.765    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_OBUF
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   test_OBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X1Y92      count_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X1Y92      count_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X1Y92      count_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X0Y92      count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      count_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      count_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      count_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      count_reg[3]/C



