main:
    addi x1 x0 80
    addi x2 x0 4
    mul x5 x1 x2
    sll x3 x1 x2 
    srli x4 x1 1