

================================================================
== Vivado HLS Report for 'cv_hw'
================================================================
* Date:           Tue Oct 30 08:37:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cv_hw
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.334|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        22|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	23  / (!tmp_2)
	2  / (tmp_2)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	2  / (tmp_2 & !tmp_8)

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !48"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_keep_V), !map !52"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_strb_V), !map !56"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_user_V), !map !60"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !64"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_id_V), !map !68"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_dest_V), !map !72"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %op_stream_V_data_V), !map !76"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %op_stream_V_keep_V), !map !80"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %op_stream_V_strb_V), !map !84"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %op_stream_V_user_V), !map !88"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %op_stream_V_last_V), !map !92"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %op_stream_V_id_V), !map !96"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %op_stream_V_dest_V), !map !100"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %rows), !map !104"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %cols), !map !110"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %flag), !map !114"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @cv_hw_str) nounwind"   --->   Operation 41 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%flag_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %flag)"   --->   Operation 42 'read' 'flag_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%cols_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %cols)"   --->   Operation 43 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%rows_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %rows)"   --->   Operation 44 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %flag, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [cv_hw.cpp:6]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %cols_read to i32" [cv_hw.cpp:7]   --->   Operation 46 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %cols, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [cv_hw.cpp:7]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = zext i16 %rows_read to i32" [cv_hw.cpp:8]   --->   Operation 48 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %rows, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [cv_hw.cpp:8]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [cv_hw.cpp:9]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %op_stream_V_data_V, i4* %op_stream_V_keep_V, i4* %op_stream_V_strb_V, i1* %op_stream_V_user_V, i1* %op_stream_V_last_V, i1* %op_stream_V_id_V, i1* %op_stream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [cv_hw.cpp:10]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [cv_hw.cpp:11]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.85ns)   --->   "%tmp_2 = icmp eq i8 %flag_read, 1" [cv_hw.cpp:13]   --->   Operation 53 'icmp' 'tmp_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %._crit_edge" [cv_hw.cpp:13]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.84ns)   --->   "%tmp_3 = mul nsw i32 %tmp_s, %tmp_1" [cv_hw.cpp:23]   --->   Operation 55 'mul' 'tmp_3' <Predicate = (tmp_2)> <Delay = 2.84> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (1.11ns)   --->   "%tmp_8 = icmp eq i32 %tmp_3, 1" [cv_hw.cpp:23]   --->   Operation 56 'icmp' 'tmp_8' <Predicate = (tmp_2)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [cv_hw.cpp:15]   --->   Operation 57 'br' <Predicate = (tmp_2)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V)" [cv_hw.cpp:16]   --->   Operation 58 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V)" [cv_hw.cpp:16]   --->   Operation 59 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0" [cv_hw.cpp:16]   --->   Operation 60 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 1" [cv_hw.cpp:16]   --->   Operation 61 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 2" [cv_hw.cpp:16]   --->   Operation 62 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3" [cv_hw.cpp:16]   --->   Operation 63 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4" [cv_hw.cpp:16]   --->   Operation 64 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 5" [cv_hw.cpp:16]   --->   Operation 65 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 6" [cv_hw.cpp:16]   --->   Operation 66 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %tmp_data_V_1 to i8" [cv_hw.cpp:20]   --->   Operation 67 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_5 = zext i8 %tmp to i32" [cv_hw.cpp:20]   --->   Operation 68 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [4/4] (7.09ns)   --->   "%tmp_6 = sitofp i32 %tmp_5 to double" [cv_hw.cpp:20]   --->   Operation 69 'sitodp' 'tmp_6' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_1, i32 8, i32 15)" [cv_hw.cpp:20]   --->   Operation 70 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = zext i8 %tmp_9 to i32" [cv_hw.cpp:20]   --->   Operation 71 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [4/4] (7.09ns)   --->   "%tmp_10 = sitofp i32 %tmp_4 to double" [cv_hw.cpp:20]   --->   Operation 72 'sitodp' 'tmp_10' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_1, i32 16, i32 23)" [cv_hw.cpp:20]   --->   Operation 73 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 74 [3/4] (7.09ns)   --->   "%tmp_6 = sitofp i32 %tmp_5 to double" [cv_hw.cpp:20]   --->   Operation 74 'sitodp' 'tmp_6' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 75 [3/4] (7.09ns)   --->   "%tmp_10 = sitofp i32 %tmp_4 to double" [cv_hw.cpp:20]   --->   Operation 75 'sitodp' 'tmp_10' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 76 [2/4] (7.09ns)   --->   "%tmp_6 = sitofp i32 %tmp_5 to double" [cv_hw.cpp:20]   --->   Operation 76 'sitodp' 'tmp_6' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 77 [2/4] (7.09ns)   --->   "%tmp_10 = sitofp i32 %tmp_4 to double" [cv_hw.cpp:20]   --->   Operation 77 'sitodp' 'tmp_10' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 78 [1/4] (7.09ns)   --->   "%tmp_6 = sitofp i32 %tmp_5 to double" [cv_hw.cpp:20]   --->   Operation 78 'sitodp' 'tmp_6' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 79 [1/4] (7.09ns)   --->   "%tmp_10 = sitofp i32 %tmp_4 to double" [cv_hw.cpp:20]   --->   Operation 79 'sitodp' 'tmp_10' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.33>
ST_7 : Operation 80 [5/5] (8.33ns)   --->   "%tmp_7 = fmul double %tmp_6, 3.000000e-01" [cv_hw.cpp:20]   --->   Operation 80 'dmul' 'tmp_7' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [5/5] (8.33ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.900000e-01" [cv_hw.cpp:20]   --->   Operation 81 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.33>
ST_8 : Operation 82 [4/5] (8.33ns)   --->   "%tmp_7 = fmul double %tmp_6, 3.000000e-01" [cv_hw.cpp:20]   --->   Operation 82 'dmul' 'tmp_7' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [4/5] (8.33ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.900000e-01" [cv_hw.cpp:20]   --->   Operation 83 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_14 = zext i8 %tmp_13 to i32" [cv_hw.cpp:20]   --->   Operation 84 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [4/4] (7.09ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [cv_hw.cpp:20]   --->   Operation 85 'sitodp' 'tmp_15' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.33>
ST_9 : Operation 86 [3/5] (8.33ns)   --->   "%tmp_7 = fmul double %tmp_6, 3.000000e-01" [cv_hw.cpp:20]   --->   Operation 86 'dmul' 'tmp_7' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [3/5] (8.33ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.900000e-01" [cv_hw.cpp:20]   --->   Operation 87 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [3/4] (7.09ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [cv_hw.cpp:20]   --->   Operation 88 'sitodp' 'tmp_15' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.33>
ST_10 : Operation 89 [2/5] (8.33ns)   --->   "%tmp_7 = fmul double %tmp_6, 3.000000e-01" [cv_hw.cpp:20]   --->   Operation 89 'dmul' 'tmp_7' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [2/5] (8.33ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.900000e-01" [cv_hw.cpp:20]   --->   Operation 90 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [2/4] (7.09ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [cv_hw.cpp:20]   --->   Operation 91 'sitodp' 'tmp_15' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.33>
ST_11 : Operation 92 [1/5] (8.33ns)   --->   "%tmp_7 = fmul double %tmp_6, 3.000000e-01" [cv_hw.cpp:20]   --->   Operation 92 'dmul' 'tmp_7' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/5] (8.33ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.900000e-01" [cv_hw.cpp:20]   --->   Operation 93 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/4] (7.09ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [cv_hw.cpp:20]   --->   Operation 94 'sitodp' 'tmp_15' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.33>
ST_12 : Operation 95 [5/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_7, %tmp_11" [cv_hw.cpp:20]   --->   Operation 95 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [5/5] (8.33ns)   --->   "%tmp_16 = fmul double %tmp_15, 1.100000e-01" [cv_hw.cpp:20]   --->   Operation 96 'dmul' 'tmp_16' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.33>
ST_13 : Operation 97 [4/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_7, %tmp_11" [cv_hw.cpp:20]   --->   Operation 97 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [4/5] (8.33ns)   --->   "%tmp_16 = fmul double %tmp_15, 1.100000e-01" [cv_hw.cpp:20]   --->   Operation 98 'dmul' 'tmp_16' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.33>
ST_14 : Operation 99 [3/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_7, %tmp_11" [cv_hw.cpp:20]   --->   Operation 99 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [3/5] (8.33ns)   --->   "%tmp_16 = fmul double %tmp_15, 1.100000e-01" [cv_hw.cpp:20]   --->   Operation 100 'dmul' 'tmp_16' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.33>
ST_15 : Operation 101 [2/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_7, %tmp_11" [cv_hw.cpp:20]   --->   Operation 101 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [2/5] (8.33ns)   --->   "%tmp_16 = fmul double %tmp_15, 1.100000e-01" [cv_hw.cpp:20]   --->   Operation 102 'dmul' 'tmp_16' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.33>
ST_16 : Operation 103 [1/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_7, %tmp_11" [cv_hw.cpp:20]   --->   Operation 103 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 104 [1/5] (8.33ns)   --->   "%tmp_16 = fmul double %tmp_15, 1.100000e-01" [cv_hw.cpp:20]   --->   Operation 104 'dmul' 'tmp_16' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 105 [5/5] (6.91ns)   --->   "%val_assign = fadd double %tmp_12, %tmp_16" [cv_hw.cpp:20]   --->   Operation 105 'dadd' 'val_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 106 [4/5] (6.91ns)   --->   "%val_assign = fadd double %tmp_12, %tmp_16" [cv_hw.cpp:20]   --->   Operation 106 'dadd' 'val_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 107 [3/5] (6.91ns)   --->   "%val_assign = fadd double %tmp_12, %tmp_16" [cv_hw.cpp:20]   --->   Operation 107 'dadd' 'val_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 108 [2/5] (6.91ns)   --->   "%val_assign = fadd double %tmp_12, %tmp_16" [cv_hw.cpp:20]   --->   Operation 108 'dadd' 'val_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 109 [1/5] (6.91ns)   --->   "%val_assign = fadd double %tmp_12, %tmp_16" [cv_hw.cpp:20]   --->   Operation 109 'dadd' 'val_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %val_assign to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 110 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 111 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 112 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i64 %p_Val2_s to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 112 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.07>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_1_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 113 'bitconcatenate' 'tmp_1_i_i_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_1_i_i_i_cast = zext i54 %tmp_1_i_i_i to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 114 'zext' 'tmp_1_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast1 = zext i11 %loc_V to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 115 'zext' 'tmp_i_i_i_i_cast1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.94ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_i_cast1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 116 'add' 'sh_assign' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 117 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.94ns)   --->   "%tmp_3_i_i_i = sub i11 1023, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 118 'sub' 'tmp_3_i_i_i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_3_i_i_i_cast = sext i11 %tmp_3_i_i_i to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 119 'sext' 'tmp_3_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.43ns)   --->   "%sh_assign_1 = select i1 %isNeg, i12 %tmp_3_i_i_i_cast, i12 %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 120 'select' 'sh_assign_1' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%sh_assign_1_cast = sext i12 %sh_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 121 'sext' 'sh_assign_1_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_5_i_i_i = zext i32 %sh_assign_1_cast to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 122 'zext' 'tmp_5_i_i_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_5_i_i_i_cast = zext i32 %sh_assign_1_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 123 'zext' 'tmp_5_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_6_i_i_i = lshr i54 %tmp_1_i_i_i, %tmp_5_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 124 'lshr' 'tmp_6_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_8_i_i_i = shl i137 %tmp_1_i_i_i_cast, %tmp_5_i_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 125 'shl' 'tmp_8_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_6_i_i_i, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 126 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_17 = zext i1 %tmp_21 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 127 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_8_i_i_i, i32 53, i32 84)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 128 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %isNeg, i32 %tmp_17, i32 %tmp_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 129 'select' 'p_Val2_4' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 130 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %op_stream_V_data_V, i4* %op_stream_V_keep_V, i4* %op_stream_V_strb_V, i1* %op_stream_V_user_V, i1* %op_stream_V_last_V, i1* %op_stream_V_id_V, i1* %op_stream_V_dest_V, i32 %p_Val2_4, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [cv_hw.cpp:21]   --->   Operation 130 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 131 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %op_stream_V_data_V, i4* %op_stream_V_keep_V, i4* %op_stream_V_strb_V, i1* %op_stream_V_user_V, i1* %op_stream_V_last_V, i1* %op_stream_V_id_V, i1* %op_stream_V_dest_V, i32 %p_Val2_4, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [cv_hw.cpp:21]   --->   Operation 131 'write' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %._crit_edge.loopexit, label %._crit_edge22" [cv_hw.cpp:23]   --->   Operation 132 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 133 'br' <Predicate = (tmp_2 & tmp_8)> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "ret void" [cv_hw.cpp:30]   --->   Operation 134 'ret' <Predicate = (!tmp_2) | (tmp_8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.96ns
The critical path consists of the following:
	s_axi read on port 'cols' [37]  (1 ns)
	'mul' operation ('tmp_3', cv_hw.cpp:23) [50]  (2.85 ns)
	'icmp' operation ('tmp_8', cv_hw.cpp:23) [51]  (1.11 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 7.1ns
The critical path consists of the following:
	axis read on port 'in_stream_V_data_V' (cv_hw.cpp:16) [54]  (0 ns)
	'sitodp' operation ('tmp_6', cv_hw.cpp:20) [64]  (7.1 ns)

 <State 4>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_6', cv_hw.cpp:20) [64]  (7.1 ns)

 <State 5>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_6', cv_hw.cpp:20) [64]  (7.1 ns)

 <State 6>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_6', cv_hw.cpp:20) [64]  (7.1 ns)

 <State 7>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', cv_hw.cpp:20) [65]  (8.33 ns)

 <State 8>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', cv_hw.cpp:20) [65]  (8.33 ns)

 <State 9>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', cv_hw.cpp:20) [65]  (8.33 ns)

 <State 10>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', cv_hw.cpp:20) [65]  (8.33 ns)

 <State 11>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_7', cv_hw.cpp:20) [65]  (8.33 ns)

 <State 12>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_16', cv_hw.cpp:20) [74]  (8.33 ns)

 <State 13>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_16', cv_hw.cpp:20) [74]  (8.33 ns)

 <State 14>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_16', cv_hw.cpp:20) [74]  (8.33 ns)

 <State 15>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_16', cv_hw.cpp:20) [74]  (8.33 ns)

 <State 16>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_16', cv_hw.cpp:20) [74]  (8.33 ns)

 <State 17>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('val', cv_hw.cpp:20) [75]  (6.92 ns)

 <State 18>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('val', cv_hw.cpp:20) [75]  (6.92 ns)

 <State 19>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('val', cv_hw.cpp:20) [75]  (6.92 ns)

 <State 20>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('val', cv_hw.cpp:20) [75]  (6.92 ns)

 <State 21>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('val', cv_hw.cpp:20) [75]  (6.92 ns)

 <State 22>: 3.08ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20) [82]  (0.948 ns)
	'select' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20) [86]  (0.431 ns)
	'lshr' operation ('tmp_6_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20) [90]  (0 ns)
	'select' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20) [95]  (1.7 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
