Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: data_reg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "data_reg.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "data_reg"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : data_reg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/dylon/MIPS_Datapath/data_reg.vhd" into library work
Parsing entity <data_reg>.
Parsing architecture <Behavioral> of entity <data_reg>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <data_reg> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <data_reg>.
    Related source file is "/home/dylon/MIPS_Datapath/data_reg.vhd".
    Found 16-bit register for signal <reg<1>>.
    Found 16-bit register for signal <reg<2>>.
    Found 16-bit register for signal <reg<3>>.
    Found 16-bit register for signal <reg<4>>.
    Found 16-bit register for signal <reg<5>>.
    Found 16-bit register for signal <reg<6>>.
    Found 16-bit register for signal <reg<7>>.
    Found 16-bit register for signal <reg<8>>.
    Found 16-bit register for signal <reg<9>>.
    Found 16-bit register for signal <reg<10>>.
    Found 16-bit register for signal <reg<11>>.
    Found 16-bit register for signal <reg<12>>.
    Found 16-bit register for signal <reg<13>>.
    Found 16-bit register for signal <reg<14>>.
    Found 16-bit register for signal <reg<15>>.
    Found 16-bit register for signal <reg<16>>.
    Found 16-bit register for signal <reg<17>>.
    Found 16-bit register for signal <reg<18>>.
    Found 16-bit register for signal <reg<19>>.
    Found 16-bit register for signal <reg<20>>.
    Found 16-bit register for signal <reg<21>>.
    Found 16-bit register for signal <reg<22>>.
    Found 16-bit register for signal <reg<23>>.
    Found 16-bit register for signal <reg<24>>.
    Found 16-bit register for signal <reg<25>>.
    Found 16-bit register for signal <reg<26>>.
    Found 16-bit register for signal <reg<27>>.
    Found 16-bit register for signal <reg<28>>.
    Found 16-bit register for signal <reg<29>>.
    Found 16-bit register for signal <reg<30>>.
    Found 16-bit register for signal <reg<31>>.
    Found 16-bit register for signal <reg<0>>.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 32-to-1 multiplexer for signal <rd_data_1> created at line 51.
    Found 16-bit 32-to-1 multiplexer for signal <rd_data_2> created at line 52.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <data_reg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 32
 16-bit register                                       : 32
# Multiplexers                                         : 2
 16-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 512
 Flip-Flops                                            : 512
# Multiplexers                                         : 32
 1-bit 32-to-1 multiplexer                             : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <data_reg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block data_reg, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 512
 Flip-Flops                                            : 512

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : data_reg.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 384
#      LUT6                        : 352
#      MUXF7                       : 32
# FlipFlops/Latches                : 512
#      FDRE                        : 512
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 33
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             512  out of  30064     1%  
 Number of Slice LUTs:                  352  out of  15032     2%  
    Number used as Logic:               352  out of  15032     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    592
   Number with an unused Flip Flop:      80  out of    592    13%  
   Number with an unused LUT:           240  out of    592    40%  
   Number of fully used LUT-FF pairs:   272  out of    592    45%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of    186    35%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 512   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 4.407ns
   Maximum output required time after clock: 5.834ns
   Maximum combinational path delay: 8.060ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 4096 / 1536
-------------------------------------------------------------------------
Offset:              4.407ns (Levels of Logic = 2)
  Source:            wr_reg<0> (PAD)
  Destination:       reg_3_0 (FF)
  Destination Clock: Clk rising

  Data Path: wr_reg<0> to reg_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.656  wr_reg_0_IBUF (wr_reg_0_IBUF)
     LUT6:I0->O           16   0.203   1.004  _n0269_inv1 (_n0269_inv)
     FDRE:CE                   0.322          reg_1_0
    ----------------------------------------
    Total                      4.407ns (1.747ns logic, 2.660ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1024 / 32
-------------------------------------------------------------------------
Offset:              5.834ns (Levels of Logic = 4)
  Source:            reg_26_15 (FF)
  Destination:       rd_data_1<15> (PAD)
  Source Clock:      Clk rising

  Data Path: reg_26_15 to rd_data_1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.864  reg_26_15 (reg_26_15)
     LUT6:I2->O            1   0.203   0.827  mux6_81 (mux6_81)
     LUT6:I2->O            1   0.203   0.000  mux6_3 (mux6_3)
     MUXF7:I1->O           1   0.140   0.579  mux6_2_f7 (rd_data_1_15_OBUF)
     OBUF:I->O                 2.571          rd_data_1_15_OBUF (rd_data_1<15>)
    ----------------------------------------
    Total                      5.834ns (3.564ns logic, 2.270ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 672 / 32
-------------------------------------------------------------------------
Delay:               8.060ns (Levels of Logic = 5)
  Source:            rd_reg_1<1> (PAD)
  Destination:       rd_data_1<15> (PAD)

  Data Path: rd_reg_1<1> to rd_data_1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   1.222   2.315  rd_reg_1_1_IBUF (rd_reg_1_1_IBUF)
     LUT6:I0->O            1   0.203   0.827  mux_81 (mux_81)
     LUT6:I2->O            1   0.203   0.000  mux_3 (mux_3)
     MUXF7:I1->O           1   0.140   0.579  mux_2_f7 (rd_data_1_0_OBUF)
     OBUF:I->O                 2.571          rd_data_1_0_OBUF (rd_data_1<0>)
    ----------------------------------------
    Total                      8.060ns (4.339ns logic, 3.721ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 46.00 secs
Total CPU time to Xst completion: 14.88 secs
 
--> 


Total memory usage is 389588 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

