module Control_Unit(
    input [5:0] opcode,
    output reg MemtoReg, MemWrite, Branch, ALUSrc, RegDst, RegWrite
);
    always @(*) begin
        // Decoding an example R-type opcode for operations
        {MemtoReg, MemWrite, Branch, ALUSrc, RegDst, RegWrite} = 6'b001000; // Example values
    end
endmodule
