#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 19 11:35:20 2024
# Process ID: 13120
# Current directory: C:/Users/sharjeel/Desktop/Viterbi/RX
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5248 C:\Users\sharjeel\Desktop\Viterbi\RX\RX.xpr
# Log file: C:/Users/sharjeel/Desktop/Viterbi/RX/vivado.log
# Journal file: C:/Users/sharjeel/Desktop/Viterbi/RX\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sharjeel/Desktop/Viterbi/RX/RX.xpr
update_compile_order -fileset sources_1
add_files {C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/viterbi_v7_0/viterbi_v7_0.xci C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/phy_len_calculation.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_mult.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/common_params.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/rotate.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/crc32.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ofdm_decoder.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/complex_multiplier.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/rot_lut.mif C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/div_gen/div_gen_div_gen_0_0.xci C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/divider.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/bits_to_bytes.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/mv_avg.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/equalizer.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ip/xpu/src/xpu_pre_def.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/rot_lut.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/delayT.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/calc_mean.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_to_mag.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/usrp2/ram_2port.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/div_gen_xlslice/div_gen_xlslice_0_0.xci C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/div_gen.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ram_2port.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/rot_lut/rot_lut.xci C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ip/xpu/src/rssi.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/usrp2/setting_reg.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/rot_lut/rot_lut.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/power_trigger.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_multiplier/complex_multiplier.xci C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/dot11_tb.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ip/xpu/src/iq_abs_avg.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ip/xpu/src/dc_rm.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/stage_mult.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/xfft_v7_1.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/rate_to_idx.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/sync_long.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/dot11.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/viterbi.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/atan_lut.mif C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/complex_to_mag_sq.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/demodulate.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx_s_axi.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/running_sum_dual_ch.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/deinter_lut/deinter_lut.xci C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/deinterleave.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/xfft_v9/xfft_v9.xci C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/moving_avg.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ht_sig_crc.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/rand_gen_tb.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ip/xpu/src/iq_rssi_to_db.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/sync_short.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/descramble.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/atan_lut/atan_lut.xci C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/delay_sample.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/mv_avg_dual_ch.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/ip/clk_wiz_0_1/clk_wiz_0.xci C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/viterbi_v7_0.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/lvds_rx.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/common_defs.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/fifo_sample_delay.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/div_gen_v3_0.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/atan_lut.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/phase.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/deinter_lut.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/signal_watchdog.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/deinter_lut.mif C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx_git_rev.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/openofdm_rx_pre_def.v C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/rand_gen.v C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/atan_lut/atan_lut.xci C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/ipshared/883d/hdl/div_gen_v5_1_vh_rfs.vhd C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/ipshared/f596/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/ipshared/fe6e/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/ipshared/f2b8/hdl/mult_gen_v12_0_vh_rfs.vhd C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/ipshared/378b/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/rot_lut/rot_lut.xci C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/ipshared/1a81/hdl/axi_utils_v2_0_vh_rfs.vhd C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/viterbi/viterbi_v7_0.xci C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/ipshared/5ea8/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/ipshared/cd0f/hdl/xbip_bram18k_v3_0_vh_rfs.vhd C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/complex_multiplier/complex_multiplier.xci C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/ipshared/713b/hdl/xbip_pipe_v3_0_vh_rfs.vhd C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/ipshared/ddbe/hdl/floating_point_v7_0_vh_rfs.vhd C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/deinter_lut/deinter_lut.xci C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/ipshared/24e7/hdl/xbip_utils_v3_0_vh_rfs.vhd C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/div_gen_new/src/div_gen.v C:/Users/sharjeel/Desktop/Viterbi/RX/ip_repo/xfft/xfft_v9.xci}
export_ip_user_files -of_objects  [get_files  {C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/complex_multiplier.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/rot_lut.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/xfft_v7_1.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/viterbi_v7_0.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/div_gen_v3_0.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/atan_lut.xco C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/coregen/deinter_lut.xco}] -lib_map_path [list {modelsim=C:/Users/sharjeel/Desktop/Viterbi/RX/RX.cache/compile_simlib/modelsim} {questa=C:/Users/sharjeel/Desktop/Viterbi/RX/RX.cache/compile_simlib/questa} {riviera=C:/Users/sharjeel/Desktop/Viterbi/RX/RX.cache/compile_simlib/riviera} {activehdl=C:/Users/sharjeel/Desktop/Viterbi/RX/RX.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/home/jinghaos/projects/jammer/uhd/fpga-src/usrp2/custom/rot_lut.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/home/jinghaos/projects/jammer/uhd/fpga-src/usrp2/custom/deinter_lut.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/home/jinghaos/projects/jammer/uhd/fpga-src/usrp2/custom/atan_lut.coe] -no_script -reset -force -quiet
remove_files  {C:/home/jinghaos/projects/jammer/uhd/fpga-src/usrp2/custom/rot_lut.coe C:/home/jinghaos/projects/jammer/uhd/fpga-src/usrp2/custom/deinter_lut.coe C:/home/jinghaos/projects/jammer/uhd/fpga-src/usrp2/custom/atan_lut.coe}
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
add_files -norecurse C:/Users/sharjeel/Desktop/Viterbi/RX/verilog/rot_lut/rot_lut.v
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
