Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 19:05:54 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(42): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 42
Warning (10229): Verilog HDL Expression warning at top.v(43): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 43
Warning (10229): Verilog HDL Expression warning at top.v(54): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 54
Warning (10229): Verilog HDL Expression warning at top.v(84): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 84
Warning (10229): Verilog HDL Expression warning at top.v(107): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 107
Warning (10229): Verilog HDL Expression warning at top.v(130): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 130
Warning (10229): Verilog HDL Expression warning at top.v(146): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 146
Warning (10229): Verilog HDL Expression warning at top.v(169): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 169
Warning (10229): Verilog HDL Expression warning at top.v(185): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 185
Warning (10229): Verilog HDL Expression warning at top.v(222): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 222
Warning (10229): Verilog HDL Expression warning at top.v(238): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 238
Warning (10229): Verilog HDL Expression warning at top.v(261): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 261
Warning (10229): Verilog HDL Expression warning at top.v(284): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 284
Warning (10229): Verilog HDL Expression warning at top.v(307): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 307
Warning (10229): Verilog HDL Expression warning at top.v(330): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 330
Warning (10229): Verilog HDL Expression warning at top.v(360): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 360
Warning (10229): Verilog HDL Expression warning at top.v(383): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 383
Warning (10229): Verilog HDL Expression warning at top.v(406): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 406
Warning (10229): Verilog HDL Expression warning at top.v(422): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 422
Warning (10229): Verilog HDL Expression warning at top.v(445): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 445
Warning (10229): Verilog HDL Expression warning at top.v(468): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 468
Warning (10229): Verilog HDL Expression warning at top.v(491): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 491
Warning (10229): Verilog HDL Expression warning at top.v(514): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 514
Warning (10229): Verilog HDL Expression warning at top.v(530): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 530
Warning (10229): Verilog HDL Expression warning at top.v(553): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 553
Warning (10229): Verilog HDL Expression warning at top.v(590): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 590
Warning (10229): Verilog HDL Expression warning at top.v(613): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 613
Warning (10229): Verilog HDL Expression warning at top.v(643): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 643
Warning (10229): Verilog HDL Expression warning at top.v(659): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 659
Warning (10229): Verilog HDL Expression warning at top.v(682): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 682
Warning (10229): Verilog HDL Expression warning at top.v(705): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 705
Warning (10229): Verilog HDL Expression warning at top.v(735): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 735
Warning (10229): Verilog HDL Expression warning at top.v(751): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 751
Warning (10229): Verilog HDL Expression warning at top.v(774): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 774
Warning (10229): Verilog HDL Expression warning at top.v(797): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 797
Warning (10229): Verilog HDL Expression warning at top.v(827): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 827
Warning (10229): Verilog HDL Expression warning at top.v(843): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 843
Warning (10229): Verilog HDL Expression warning at top.v(866): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 866
Warning (10229): Verilog HDL Expression warning at top.v(882): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 882
Warning (10229): Verilog HDL Expression warning at top.v(905): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 905
Warning (10229): Verilog HDL Expression warning at top.v(928): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 928
Warning (10229): Verilog HDL Expression warning at top.v(958): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 958
Warning (10259): Verilog HDL error at top.v(1097): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1097
Warning (10229): Verilog HDL Expression warning at top.v(1113): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1113
Warning (10259): Verilog HDL error at top.v(1117): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1117
Warning (10259): Verilog HDL error at top.v(1118): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1118
Warning (10259): Verilog HDL error at top.v(1132): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1132
Warning (10229): Verilog HDL Expression warning at top.v(1158): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1158
Warning (10259): Verilog HDL error at top.v(1162): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1162
Warning (10259): Verilog HDL error at top.v(1163): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1163
Warning (10259): Verilog HDL error at top.v(1174): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1174
Warning (10229): Verilog HDL Expression warning at top.v(1197): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1197
Warning (10259): Verilog HDL error at top.v(1201): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1201
Warning (10259): Verilog HDL error at top.v(1202): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1202
Warning (10259): Verilog HDL error at top.v(1214): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1214
Warning (10229): Verilog HDL Expression warning at top.v(1236): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1236
Warning (10259): Verilog HDL error at top.v(1240): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1240
Warning (10259): Verilog HDL error at top.v(1241): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1241
Warning (10259): Verilog HDL error at top.v(1253): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1253
Warning (10229): Verilog HDL Expression warning at top.v(1269): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1269
Warning (10259): Verilog HDL error at top.v(1273): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1273
Warning (10259): Verilog HDL error at top.v(1274): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1274
Warning (10259): Verilog HDL error at top.v(1287): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1287
Warning (10229): Verilog HDL Expression warning at top.v(1308): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1308
Warning (10259): Verilog HDL error at top.v(1312): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1312
Warning (10259): Verilog HDL error at top.v(1313): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1313
Warning (10229): Verilog HDL Expression warning at top.v(1341): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1341
Warning (10259): Verilog HDL error at top.v(1345): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1345
Warning (10259): Verilog HDL error at top.v(1346): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1346
Warning (10259): Verilog HDL error at top.v(1357): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1357
Warning (10259): Verilog HDL error at top.v(1358): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1358
Warning (10259): Verilog HDL error at top.v(1361): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1361
Warning (10229): Verilog HDL Expression warning at top.v(1392): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1392
Warning (10259): Verilog HDL error at top.v(1396): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1396
Warning (10259): Verilog HDL error at top.v(1397): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1397
Warning (10229): Verilog HDL Expression warning at top.v(1425): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1425
Warning (10259): Verilog HDL error at top.v(1429): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1429
Warning (10259): Verilog HDL error at top.v(1430): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1430
Warning (10259): Verilog HDL error at top.v(1442): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1442
Warning (10259): Verilog HDL error at top.v(1443): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1443
Warning (10229): Verilog HDL Expression warning at top.v(1464): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1464
Warning (10259): Verilog HDL error at top.v(1468): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1468
Warning (10259): Verilog HDL error at top.v(1469): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1469
Warning (10259): Verilog HDL error at top.v(1480): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1480
Warning (10229): Verilog HDL Expression warning at top.v(1503): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1503
Warning (10259): Verilog HDL error at top.v(1507): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1507
Warning (10259): Verilog HDL error at top.v(1508): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1508
Warning (10259): Verilog HDL error at top.v(1521): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1521
Warning (10229): Verilog HDL Expression warning at top.v(1542): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1542
Warning (10259): Verilog HDL error at top.v(1546): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1546
Warning (10259): Verilog HDL error at top.v(1547): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1547
Warning (10259): Verilog HDL error at top.v(1559): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1559
Warning (10229): Verilog HDL Expression warning at top.v(1581): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1581
Warning (10259): Verilog HDL error at top.v(1585): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1585
Warning (10259): Verilog HDL error at top.v(1586): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1586
Warning (10259): Verilog HDL error at top.v(1597): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1597
Warning (10259): Verilog HDL error at top.v(1599): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1599
Warning (10229): Verilog HDL Expression warning at top.v(1626): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1626
Warning (10259): Verilog HDL error at top.v(1630): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1630
Warning (10259): Verilog HDL error at top.v(1631): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1631
Warning (10259): Verilog HDL error at top.v(1643): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1643
Warning (10229): Verilog HDL Expression warning at top.v(1665): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1665
Warning (10259): Verilog HDL error at top.v(1669): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1669
Warning (10259): Verilog HDL error at top.v(1670): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1670
Warning (10259): Verilog HDL error at top.v(1681): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1681
Warning (10229): Verilog HDL Expression warning at top.v(1704): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1704
Warning (10259): Verilog HDL error at top.v(1708): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1708
Warning (10259): Verilog HDL error at top.v(1709): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1709
Warning (10229): Verilog HDL Expression warning at top.v(1737): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1737
Warning (10259): Verilog HDL error at top.v(1741): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1741
Warning (10259): Verilog HDL error at top.v(1742): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1742
Warning (10259): Verilog HDL error at top.v(1753): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1753
Warning (10259): Verilog HDL error at top.v(1755): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1755
Warning (10229): Verilog HDL Expression warning at top.v(1776): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1776
Warning (10259): Verilog HDL error at top.v(1780): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1780
Warning (10259): Verilog HDL error at top.v(1781): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1781
Warning (10259): Verilog HDL error at top.v(1792): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1792
Warning (10259): Verilog HDL error at top.v(1794): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1794
Warning (10229): Verilog HDL Expression warning at top.v(1815): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1815
Warning (10259): Verilog HDL error at top.v(1819): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1819
Warning (10259): Verilog HDL error at top.v(1820): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1820
Warning (10259): Verilog HDL error at top.v(1831): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1831
Warning (10259): Verilog HDL error at top.v(1832): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1832
Warning (10259): Verilog HDL error at top.v(1833): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1833
Warning (10229): Verilog HDL Expression warning at top.v(1854): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1854
Warning (10259): Verilog HDL error at top.v(1858): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1858
Warning (10259): Verilog HDL error at top.v(1859): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1859
Warning (10259): Verilog HDL error at top.v(1871): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1871
Warning (10229): Verilog HDL Expression warning at top.v(1893): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1893
Warning (10259): Verilog HDL error at top.v(1897): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1897
Warning (10259): Verilog HDL error at top.v(1898): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1898
Warning (10259): Verilog HDL error at top.v(1910): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1910
Warning (10229): Verilog HDL Expression warning at top.v(1926): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1926
Warning (10259): Verilog HDL error at top.v(1930): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1930
Warning (10259): Verilog HDL error at top.v(1931): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1931
Warning (10259): Verilog HDL error at top.v(1942): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1942
Warning (10259): Verilog HDL error at top.v(1943): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1943
Warning (10259): Verilog HDL error at top.v(1944): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1944
Warning (10229): Verilog HDL Expression warning at top.v(1965): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1965
Warning (10259): Verilog HDL error at top.v(1969): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1969
Warning (10259): Verilog HDL error at top.v(1970): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1970
Warning (10259): Verilog HDL error at top.v(1982): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1982
Warning (10229): Verilog HDL Expression warning at top.v(2016): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2016
Warning (10259): Verilog HDL error at top.v(2020): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2020
Warning (10259): Verilog HDL error at top.v(2021): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2021
Warning (10259): Verilog HDL error at top.v(2034): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2034
Warning (10229): Verilog HDL Expression warning at top.v(2055): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2055
Warning (10259): Verilog HDL error at top.v(2059): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2059
Warning (10259): Verilog HDL error at top.v(2060): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2060
Warning (10259): Verilog HDL error at top.v(2071): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2071
Warning (10259): Verilog HDL error at top.v(2073): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2073
Warning (10259): Verilog HDL error at top.v(2074): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2074
Warning (10229): Verilog HDL Expression warning at top.v(2100): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2100
Warning (10259): Verilog HDL error at top.v(2104): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2104
Warning (10259): Verilog HDL error at top.v(2105): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2105
Warning (10229): Verilog HDL Expression warning at top.v(2133): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2133
Warning (10259): Verilog HDL error at top.v(2137): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2137
Warning (10259): Verilog HDL error at top.v(2138): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2138
Warning (10259): Verilog HDL error at top.v(2150): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2150
Warning (10229): Verilog HDL Expression warning at top.v(2172): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2172
Warning (10259): Verilog HDL error at top.v(2176): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2176
Warning (10259): Verilog HDL error at top.v(2177): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2177
Warning (10259): Verilog HDL error at top.v(2188): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2188
Warning (10259): Verilog HDL error at top.v(2190): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2190
Warning (10229): Verilog HDL Expression warning at top.v(2211): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2211
Warning (10259): Verilog HDL error at top.v(2215): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2215
Warning (10259): Verilog HDL error at top.v(2216): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2216
Warning (10259): Verilog HDL error at top.v(2228): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2228
Warning (10259): Verilog HDL error at top.v(2229): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2229
Warning (10229): Verilog HDL Expression warning at top.v(2256): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2256
Warning (10259): Verilog HDL error at top.v(2260): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2260
Warning (10259): Verilog HDL error at top.v(2261): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2261
Warning (10259): Verilog HDL error at top.v(2272): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2272
Warning (10229): Verilog HDL Expression warning at top.v(2289): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2289
Warning (10259): Verilog HDL error at top.v(2293): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2293
Warning (10259): Verilog HDL error at top.v(2294): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2294
Warning (10259): Verilog HDL error at top.v(2305): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2305
Warning (10259): Verilog HDL error at top.v(2306): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2306
Warning (10229): Verilog HDL Expression warning at top.v(2328): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2328
Warning (10259): Verilog HDL error at top.v(2332): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2332
Warning (10259): Verilog HDL error at top.v(2333): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2333
Warning (10229): Verilog HDL Expression warning at top.v(2367): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2367
Warning (10259): Verilog HDL error at top.v(2371): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2371
Warning (10259): Verilog HDL error at top.v(2372): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2372
Warning (10259): Verilog HDL error at top.v(2383): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2383
Warning (10259): Verilog HDL error at top.v(2384): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2384
Warning (10259): Verilog HDL error at top.v(2385): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2385
Warning (10229): Verilog HDL Expression warning at top.v(2412): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2412
Warning (10259): Verilog HDL error at top.v(2416): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2416
Warning (10259): Verilog HDL error at top.v(2417): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2417
Warning (10259): Verilog HDL error at top.v(2428): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2428
Warning (10259): Verilog HDL error at top.v(2429): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2429
Warning (10229): Verilog HDL Expression warning at top.v(2445): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2445
Warning (10259): Verilog HDL error at top.v(2449): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2449
Warning (10259): Verilog HDL error at top.v(2450): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2450
Warning (10259): Verilog HDL error at top.v(2461): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2461
Warning (10259): Verilog HDL error at top.v(2463): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2463
Warning (10229): Verilog HDL Expression warning at top.v(2484): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2484
Warning (10259): Verilog HDL error at top.v(2488): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2488
Warning (10259): Verilog HDL error at top.v(2489): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2489
Warning (10259): Verilog HDL error at top.v(2501): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2501
Warning (10229): Verilog HDL Expression warning at top.v(2517): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2517
Warning (10259): Verilog HDL error at top.v(2521): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2521
Warning (10259): Verilog HDL error at top.v(2522): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2522
Warning (10259): Verilog HDL error at top.v(2534): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2534
Warning (10259): Verilog HDL error at top.v(2535): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2535
Warning (10229): Verilog HDL Expression warning at top.v(2556): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2556
Warning (10259): Verilog HDL error at top.v(2560): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2560
Warning (10259): Verilog HDL error at top.v(2561): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2561
Warning (10259): Verilog HDL error at top.v(2574): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2574
Warning (10229): Verilog HDL Expression warning at top.v(2595): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2595
Warning (10259): Verilog HDL error at top.v(2599): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2599
Warning (10259): Verilog HDL error at top.v(2600): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2600
Warning (10259): Verilog HDL error at top.v(2611): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2611
Warning (10259): Verilog HDL error at top.v(2614): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2614
Warning (10229): Verilog HDL Expression warning at top.v(2640): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2640
Warning (10259): Verilog HDL error at top.v(2644): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2644
Warning (10259): Verilog HDL error at top.v(2645): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2645
Warning (10229): Verilog HDL Expression warning at top.v(2697): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2697
Warning (10229): Verilog HDL Expression warning at top.v(2698): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2698
Warning (10229): Verilog HDL Expression warning at top.v(2699): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2699
Warning (10229): Verilog HDL Expression warning at top.v(2700): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2700
Warning (10229): Verilog HDL Expression warning at top.v(2701): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2701
Warning (10229): Verilog HDL Expression warning at top.v(2702): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2702
Warning (10229): Verilog HDL Expression warning at top.v(2703): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2703
Warning (10229): Verilog HDL Expression warning at top.v(2704): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2704
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(1007): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 1007
Warning (10230): Verilog HDL assignment warning at top.v(1098): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1098
Warning (10230): Verilog HDL assignment warning at top.v(1107): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1107
Warning (10230): Verilog HDL assignment warning at top.v(1133): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1133
Warning (10230): Verilog HDL assignment warning at top.v(1152): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1152
Warning (10230): Verilog HDL assignment warning at top.v(1177): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1177
Warning (10230): Verilog HDL assignment warning at top.v(1191): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1191
Warning (10230): Verilog HDL assignment warning at top.v(1216): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1216
Warning (10230): Verilog HDL assignment warning at top.v(1230): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1230
Warning (10230): Verilog HDL assignment warning at top.v(1254): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1254
Warning (10230): Verilog HDL assignment warning at top.v(1263): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1263
Warning (10230): Verilog HDL assignment warning at top.v(1288): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1288
Warning (10230): Verilog HDL assignment warning at top.v(1302): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1302
Warning (10230): Verilog HDL assignment warning at top.v(1326): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1326
Warning (10230): Verilog HDL assignment warning at top.v(1335): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1335
Warning (10230): Verilog HDL assignment warning at top.v(1362): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1362
Warning (10230): Verilog HDL assignment warning at top.v(1386): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1386
Warning (10230): Verilog HDL assignment warning at top.v(1410): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1410
Warning (10230): Verilog HDL assignment warning at top.v(1419): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1419
Warning (10230): Verilog HDL assignment warning at top.v(1444): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1444
Warning (10230): Verilog HDL assignment warning at top.v(1458): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1458
Warning (10230): Verilog HDL assignment warning at top.v(1483): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1483
Warning (10230): Verilog HDL assignment warning at top.v(1497): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1497
Warning (10230): Verilog HDL assignment warning at top.v(1522): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1522
Warning (10230): Verilog HDL assignment warning at top.v(1536): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1536
Warning (10230): Verilog HDL assignment warning at top.v(1561): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1561
Warning (10230): Verilog HDL assignment warning at top.v(1575): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1575
Warning (10230): Verilog HDL assignment warning at top.v(1601): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1601
Warning (10230): Verilog HDL assignment warning at top.v(1620): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1620
Warning (10230): Verilog HDL assignment warning at top.v(1645): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1645
Warning (10230): Verilog HDL assignment warning at top.v(1659): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1659
Warning (10230): Verilog HDL assignment warning at top.v(1684): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1684
Warning (10230): Verilog HDL assignment warning at top.v(1698): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1698
Warning (10230): Verilog HDL assignment warning at top.v(1722): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1722
Warning (10230): Verilog HDL assignment warning at top.v(1731): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1731
Warning (10230): Verilog HDL assignment warning at top.v(1756): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1756
Warning (10230): Verilog HDL assignment warning at top.v(1770): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1770
Warning (10230): Verilog HDL assignment warning at top.v(1795): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1795
Warning (10230): Verilog HDL assignment warning at top.v(1809): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1809
Warning (10230): Verilog HDL assignment warning at top.v(1834): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1834
Warning (10230): Verilog HDL assignment warning at top.v(1848): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1848
Warning (10230): Verilog HDL assignment warning at top.v(1873): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1873
Warning (10230): Verilog HDL assignment warning at top.v(1887): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1887
Warning (10230): Verilog HDL assignment warning at top.v(1911): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1911
Warning (10230): Verilog HDL assignment warning at top.v(1920): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1920
Warning (10230): Verilog HDL assignment warning at top.v(1945): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1945
Warning (10230): Verilog HDL assignment warning at top.v(1959): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1959
Warning (10230): Verilog HDL assignment warning at top.v(1986): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1986
Warning (10230): Verilog HDL assignment warning at top.v(2010): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2010
Warning (10230): Verilog HDL assignment warning at top.v(2035): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2035
Warning (10230): Verilog HDL assignment warning at top.v(2049): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2049
Warning (10230): Verilog HDL assignment warning at top.v(2073): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2073
Warning (10230): Verilog HDL assignment warning at top.v(2075): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2075
Warning (10230): Verilog HDL assignment warning at top.v(2094): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2094
Warning (10230): Verilog HDL assignment warning at top.v(2118): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2118
Warning (10230): Verilog HDL assignment warning at top.v(2127): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2127
Warning (10230): Verilog HDL assignment warning at top.v(2152): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2152
Warning (10230): Verilog HDL assignment warning at top.v(2166): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2166
Warning (10230): Verilog HDL assignment warning at top.v(2191): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2191
Warning (10230): Verilog HDL assignment warning at top.v(2205): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2205
Warning (10230): Verilog HDL assignment warning at top.v(2229): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2229
Warning (10230): Verilog HDL assignment warning at top.v(2231): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2231
Warning (10230): Verilog HDL assignment warning at top.v(2250): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2250
Warning (10230): Verilog HDL assignment warning at top.v(2274): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2274
Warning (10230): Verilog HDL assignment warning at top.v(2283): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2283
Warning (10230): Verilog HDL assignment warning at top.v(2308): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2308
Warning (10230): Verilog HDL assignment warning at top.v(2322): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2322
Warning (10230): Verilog HDL assignment warning at top.v(2347): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2347
Warning (10230): Verilog HDL assignment warning at top.v(2361): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2361
Warning (10230): Verilog HDL assignment warning at top.v(2387): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2387
Warning (10230): Verilog HDL assignment warning at top.v(2406): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2406
Warning (10230): Verilog HDL assignment warning at top.v(2430): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2430
Warning (10230): Verilog HDL assignment warning at top.v(2439): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2439
Warning (10230): Verilog HDL assignment warning at top.v(2464): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2464
Warning (10230): Verilog HDL assignment warning at top.v(2478): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2478
Warning (10230): Verilog HDL assignment warning at top.v(2502): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2502
Warning (10230): Verilog HDL assignment warning at top.v(2511): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2511
Warning (10230): Verilog HDL assignment warning at top.v(2536): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2536
Warning (10230): Verilog HDL assignment warning at top.v(2550): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2550
Warning (10230): Verilog HDL assignment warning at top.v(2575): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2575
Warning (10230): Verilog HDL assignment warning at top.v(2589): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2589
Warning (10230): Verilog HDL assignment warning at top.v(2611): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2611
Warning (10230): Verilog HDL assignment warning at top.v(2615): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2615
Warning (10230): Verilog HDL assignment warning at top.v(2634): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2634
Warning (10230): Verilog HDL assignment warning at top.v(2721): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 2721
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 1567 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 1380 logic cells
    Info (21062): Implemented 120 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 375 warnings
    Info: Peak virtual memory: 1255 megabytes
    Info: Processing ended: Thu Apr 20 19:06:19 2017
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:47
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 19:06:24 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 280 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 256 registers into blocks of type DSP block
    Extra Info (176220): Created 128 register duplicates
Error (184036): Cannot place the following 28 DSP cells -- a legal placement which satisfies all the DSP requirements could not be found
    Info (184037): Node "Mult33~8"
    Info (184037): Node "Mult41~8"
    Info (184037): Node "Mult69~8"
    Info (184037): Node "Mult68~8"
    Info (184037): Node "Mult31~8"
    Info (184037): Node "Mult46~8"
    Info (184037): Node "Mult36~8"
    Info (184037): Node "Mult27~8"
    Info (184037): Node "Mult18~8"
    Info (184037): Node "Mult13~8"
    Info (184037): Node "Mult23~8"
    Info (184037): Node "Mult43~8"
    Info (184037): Node "Mult8~8"
    Info (184037): Node "Mult5~8"
    Info (184037): Node "Mult40~8"
    Info (184037): Node "Mult39~8"
    Info (184037): Node "Mult1~8"
    Info (184037): Node "Mult30~8"
    Info (184037): Node "Mult11~8"
    Info (184037): Node "Mult16~8"
    Info (184037): Node "Mult22~8"
    Info (184037): Node "Mult7~8"
    Info (184037): Node "Mult4~8"
    Info (184037): Node "Mult3~8"
    Info (184037): Node "Mult21~8"
    Info (184037): Node "Mult20~8"
    Info (184037): Node "Mult10~8"
    Info (184037): Node "Mult15~8"
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:08
Error (11802): Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Info (144001): Generated suppressed messages file /home/cactus/proj/migen-playground/build/top.fit.smsg
Error: Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 1539 megabytes
    Error: Processing ended: Thu Apr 20 19:06:46 2017
    Error: Elapsed time: 00:00:22
    Error: Total CPU time (on all processors): 00:00:22
,,,,,,,,,,,,,,,,................................................................wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
