// Seed: 1892972337
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout id_20;
  output id_19;
  output id_18;
  output id_17;
  input id_16;
  inout id_15;
  inout id_14;
  output id_13;
  output id_12;
  inout id_11;
  inout id_10;
  inout id_9;
  inout id_8;
  input id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic id_20;
  type_27 id_21 (
      .id_0 (id_4 < id_20 ^ id_12),
      .id_1 (1 && "" + 1),
      .id_2 (id_17),
      .id_3 (1),
      .id_4 (1'b0),
      .id_5 (1'd0),
      .id_6 (id_12),
      .id_7 (~id_13),
      .id_8 (1),
      .id_9 (id_4),
      .id_10(id_17),
      .id_11(id_15),
      .id_12(1)
  );
  assign id_12 = 1;
  logic id_22;
  logic id_23 = id_20;
  logic id_24;
  always @(posedge 1 - id_4 or negedge id_20) begin
    SystemTFIdentifier(id_20, 1, (1'd0));
    if (id_2) begin
      id_9 <= id_14;
    end
  end
  logic id_25;
endmodule
