m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Aadhithan/Documents/Verilog_labs/lab4/up_down
vram
!s110 1616773483
!i10b 1
!s100 F=o?L]97fz3hlHWEm<2IM1
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IHP_Wo0TA[<AYTZ[6@83WX0
Z1 dC:/Users/Aadhithan/Documents/Verilog_labs/lab5/sim
w1616755415
8C:/Users/Aadhithan/Documents/Verilog_labs/lab5/rtl/ram.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab5/rtl/ram.v
!i122 3
L0 24 16
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OV;L;2020.3;71
r1
!s85 0
31
!s108 1616773483.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab5/rtl/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab5/rtl/ram.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vram_tb
!s110 1617262568
!i10b 1
!s100 [;6n[iICiJafiW4RBCfjE1
R0
IQ;nKZSUnFjR;Dd993UN@G0
R1
w1617262557
8C:/Users/Aadhithan/Documents/Verilog_labs/lab5/tb/ram_tb.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab5/tb/ram_tb.v
!i122 4
L0 25 78
R2
R3
r1
!s85 0
31
!s108 1617262568.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab5/tb/ram_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab5/tb/ram_tb.v|
!i113 1
R4
R5
