// Seed: 1338863857
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input supply1 id_2
);
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input uwire id_2,
    output supply1 id_3,
    input wire id_4,
    input supply1 id_5
);
  generate
    wire id_7;
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd65
) (
    input tri id_0,
    output tri0 id_1,
    input tri0 id_2
    , id_7,
    output supply1 _id_3,
    output supply1 id_4,
    input tri1 id_5
);
  logic [id_3 : 1] id_8;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5
  );
  assign modCall_1.id_2 = 0;
  logic id_9;
  assign id_7[""] = -1 == 1 ? id_9 + id_2 + id_7 : -1;
endmodule
