--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adamy/Desktop/6.111/final_project/6111phone2/6111phone/ise/6111phone2.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/a/d/adamy/Desktop/6.111/final_project/6111phone2/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -3.186(F)|    3.458(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+--------------------+--------+
            |  Setup to  |  Hold to   |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
button_down |    2.887(R)|   -0.359(R)|analyzer1_clock_OBUF|   0.000|
button_up   |    1.044(R)|    0.360(R)|analyzer1_clock_OBUF|   0.000|
user4<0>    |    0.868(R)|   -0.712(R)|analyzer1_clock_OBUF|   0.000|
user4<1>    |    1.878(R)|    0.426(R)|analyzer1_clock_OBUF|   0.000|
------------+------------+------------+--------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.832(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch        |   13.681(R)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<8> |   16.924(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<9> |   16.830(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<10>|   17.182(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<11>|   16.821(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<12>|   16.264(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<13>|   16.666(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<14>|   16.663(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<15>|   18.142(F)|ac97_bit_clock_BUFGP|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<0> |   18.024(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   17.857(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<2> |   18.276(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.568(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<4> |   17.974(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<5> |   18.135(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<6> |   18.000(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<7> |   18.309(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<8> |   14.199(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<9> |   14.932(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<10>|   14.306(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<11>|   14.706(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<12>|   12.933(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<13>|   14.790(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<14>|   16.019(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<15>|   15.829(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_clock   |   14.903(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<0> |   15.266(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<1> |   14.894(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<2> |   14.715(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<3> |   15.847(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<4> |   16.176(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<5> |   16.260(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<6> |   15.411(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<7> |   15.331(R)|analyzer1_clock_OBUF|   0.000|
audio_reset_b     |   10.093(R)|analyzer1_clock_OBUF|   0.000|
disp_clock        |   10.216(R)|analyzer1_clock_OBUF|   0.000|
led<0>            |   12.789(R)|analyzer1_clock_OBUF|   0.000|
led<1>            |   12.109(R)|analyzer1_clock_OBUF|   0.000|
led<2>            |   11.989(R)|analyzer1_clock_OBUF|   0.000|
led<3>            |   12.271(R)|analyzer1_clock_OBUF|   0.000|
led<4>            |   11.502(R)|analyzer1_clock_OBUF|   0.000|
user1<0>          |   25.482(R)|analyzer1_clock_OBUF|   0.000|
user1<1>          |   16.431(R)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |   10.188|         |    7.251|    3.697|
clock_27mhz    |    4.134|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.970|    7.962|         |         |
clock_27mhz    |    9.743|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clock_27mhz    |analyzer1_clock|   11.385|
---------------+---------------+---------+


Analysis completed Wed Dec  3 19:02:34 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 368 MB



