Analysis & Synthesis report for datapath
Thu Dec 05 15:00:29 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 15. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 16. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 17. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 18. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 19. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 20. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 21. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 22. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "mux3:mux3_1"
 32. Port Connectivity Checks: "regfile:regfile1|reg32:RegX0"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 05 15:00:29 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; datapath                                        ;
; Top-level Entity Name              ; datapath                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,891                                           ;
;     Total combinational functions  ; 2,956                                           ;
;     Dedicated logic registers      ; 2,011                                           ;
; Total registers                    ; 2011                                            ;
; Total pins                         ; 208                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; datapath           ; datapath           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; ../Elementos/reg32.vhd            ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/reg32.vhd                             ;         ;
; ../Elementos/mux32to1.vhd         ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/mux32to1.vhd                          ;         ;
; ../Elementos/UnidadeDeMemoria.vhd ; yes             ; User Wizard-Generated File   ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd                  ;         ;
; ../Elementos/RI.vhd               ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/RI.vhd                                ;         ;
; ../Elementos/regfile.vhd          ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/regfile.vhd                           ;         ;
; ../Elementos/PC.vhd               ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/PC.vhd                                ;         ;
; ../Elementos/mux3.vhd             ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/mux3.vhd                              ;         ;
; ../Elementos/mux2.vhd             ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/mux2.vhd                              ;         ;
; ../Elementos/mux1.vhd             ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/mux1.vhd                              ;         ;
; ../Elementos/mux0.vhd             ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/mux0.vhd                              ;         ;
; ../Elementos/memoria.vhd          ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/memoria.vhd                           ;         ;
; ../Elementos/datapath.vhd         ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/datapath.vhd                          ;         ;
; ../Elementos/branch.vhd           ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/branch.vhd                            ;         ;
; ../Elementos/alu1.vhd             ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/alu1.vhd                              ;         ;
; ../Elementos/outCheck.vhd         ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/outCheck.vhd                          ;         ;
; ../Elementos/inCheck.vhd          ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/inCheck.vhd                           ;         ;
; ../Elementos/addressSignal.vhd    ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/addressSignal.vhd                     ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_m7a1.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/jygos/Projeto Risc V/Datapath/db/altsyncram_m7a1.tdf                 ;         ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 4,891 ;
;                                             ;       ;
; Total combinational functions               ; 2956  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2705  ;
;     -- 3 input functions                    ; 214   ;
;     -- <=2 input functions                  ; 37    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2819  ;
;     -- arithmetic mode                      ; 137   ;
;                                             ;       ;
; Total registers                             ; 2011  ;
;     -- Dedicated logic registers            ; 2011  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 208   ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 2011  ;
; Total fan-out                               ; 17647 ;
; Average fan-out                             ; 3.41  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                 ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                         ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------+--------------+
; |datapath                  ; 2956 (12)         ; 2011 (0)     ; 0           ; 0            ; 0       ; 0         ; 208  ; 0            ; |datapath                                   ; work         ;
;    |PC:PC1|                ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|PC:PC1                            ; work         ;
;    |RI:RI1|                ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|RI:RI1                            ; work         ;
;    |branch:branch1|        ; 171 (171)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|branch:branch1                    ; work         ;
;    |mux0:mux0_1|           ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|mux0:mux0_1                       ; work         ;
;    |outCheck:checkOut|     ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|outCheck:checkOut                 ; work         ;
;    |regfile:regfile1|      ; 2632 (38)         ; 1984 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1                  ; work         ;
;       |mux32to1:Mux_rs1|   ; 1297 (1297)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|mux32to1:Mux_rs1 ; work         ;
;       |mux32to1:Mux_rs2|   ; 1297 (1297)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|mux32to1:Mux_rs2 ; work         ;
;       |reg32:RegX10|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX10     ; work         ;
;       |reg32:RegX11|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX11     ; work         ;
;       |reg32:RegX12|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX12     ; work         ;
;       |reg32:RegX13|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX13     ; work         ;
;       |reg32:RegX14|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX14     ; work         ;
;       |reg32:RegX15|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX15     ; work         ;
;       |reg32:RegX16|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX16     ; work         ;
;       |reg32:RegX17|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX17     ; work         ;
;       |reg32:RegX18|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX18     ; work         ;
;       |reg32:RegX19|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX19     ; work         ;
;       |reg32:RegX1|        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX1      ; work         ;
;       |reg32:RegX20|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX20     ; work         ;
;       |reg32:RegX21|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX21     ; work         ;
;       |reg32:RegX22|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX22     ; work         ;
;       |reg32:RegX23|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX23     ; work         ;
;       |reg32:RegX24|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX24     ; work         ;
;       |reg32:RegX25|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX25     ; work         ;
;       |reg32:RegX26|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX26     ; work         ;
;       |reg32:RegX27|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX27     ; work         ;
;       |reg32:RegX28|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX28     ; work         ;
;       |reg32:RegX29|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX29     ; work         ;
;       |reg32:RegX2|        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX2      ; work         ;
;       |reg32:RegX30|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX30     ; work         ;
;       |reg32:RegX31|       ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX31     ; work         ;
;       |reg32:RegX3|        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX3      ; work         ;
;       |reg32:RegX4|        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX4      ; work         ;
;       |reg32:RegX5|        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX5      ; work         ;
;       |reg32:RegX6|        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX6      ; work         ;
;       |reg32:RegX7|        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX7      ; work         ;
;       |reg32:RegX8|        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX8      ; work         ;
;       |reg32:RegX9|        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX9      ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+--------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+--------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM0 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM1 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM2 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM3 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM4 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM5 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM6 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM7 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; outCheck:checkOut|S[0]                              ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[1]                              ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[2]                              ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[3]                              ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[4]                              ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[5]                              ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[6]                              ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[7]                              ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[8]                              ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[9]                              ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[10]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[11]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[12]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[13]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[14]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[15]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[16]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[17]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[18]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[19]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[20]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[21]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[22]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[23]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[24]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[25]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[26]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[27]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[28]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[29]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[30]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[31]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[32]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[33]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[34]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[35]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[36]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[37]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[38]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[39]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[40]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[41]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[42]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[43]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[44]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[45]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[46]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[47]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[48]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[49]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[50]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[51]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[52]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[53]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[54]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[55]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[56]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[57]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[58]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[59]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[60]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[61]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[62]                             ; enableOUTcheck      ; yes                    ;
; outCheck:checkOut|S[63]                             ; enableOUTcheck      ; yes                    ;
; Number of user-specified and inferred latches = 64  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; regfile:regfile1|reg32:RegX0|AUX[0..63] ; Stuck at GND due to stuck port data_in ;
; RI:RI1|riOUT[12..14]                    ; Lost fanout                            ;
; Total Number of Removed Registers = 67  ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+-------------------------------------+---------------------------+------------------------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register               ;
+-------------------------------------+---------------------------+------------------------------------------------------+
; regfile:regfile1|reg32:RegX0|AUX[0] ; Stuck at GND              ; RI:RI1|riOUT[13], RI:RI1|riOUT[12], RI:RI1|riOUT[14] ;
;                                     ; due to stuck port data_in ;                                                      ;
+-------------------------------------+---------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2011  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2011  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |datapath|PC:PC1|pcOUT[4]                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |datapath|memoria:macroMemoria|data6              ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |datapath|memoria:macroMemoria|dataout            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |datapath|memoria:macroMemoria|data6              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |datapath|memoria:macroMemoria|data0              ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 1280 LEs             ; 64 LEs                 ; No         ; |datapath|regfile:regfile1|mux32to1:Mux_rs1|Mux48 ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 1280 LEs             ; 64 LEs                 ; No         ; |datapath|regfile:regfile1|mux32to1:Mux_rs2|Mux9  ;
; 10:1               ; 64 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |datapath|memoria:macroMemoria|data1[7]           ;
; 13:1               ; 23 bits   ; 184 LEs       ; 161 LEs              ; 23 LEs                 ; No         ; |datapath|mux0:mux0_1|Mux40                       ;
; 13:1               ; 16 bits   ; 128 LEs       ; 112 LEs              ; 16 LEs                 ; No         ; |datapath|mux0:mux0_1|Mux1                        ;
; 21:1               ; 16 bits   ; 224 LEs       ; 112 LEs              ; 112 LEs                ; No         ; |datapath|mux0:mux0_1|Mux29                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; No         ; |datapath|memoria:macroMemoria|address5[9]        ;
; 6:1                ; 11 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; No         ; |datapath|memoria:macroMemoria|address4[4]        ;
; 8:1                ; 11 bits   ; 55 LEs        ; 0 LEs                ; 55 LEs                 ; No         ; |datapath|memoria:macroMemoria|address3[10]       ;
; 11:1               ; 11 bits   ; 77 LEs        ; 0 LEs                ; 77 LEs                 ; No         ; |datapath|memoria:macroMemoria|address2[4]        ;
; 16:1               ; 11 bits   ; 110 LEs       ; 0 LEs                ; 110 LEs                ; No         ; |datapath|memoria:macroMemoria|address1[7]        ;
; 22:1               ; 11 bits   ; 154 LEs       ; 0 LEs                ; 154 LEs                ; No         ; |datapath|memoria:macroMemoria|address0[10]       ;
; 45:1               ; 8 bits    ; 240 LEs       ; 64 LEs               ; 176 LEs                ; No         ; |datapath|mux0:mux0_1|Mux53                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                         ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux3:mux3_1"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; s[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "regfile:regfile1|reg32:RegX0" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; d    ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 05 15:00:17 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/reg32.vhd
    Info (12022): Found design unit 1: reg32-projeto
    Info (12023): Found entity 1: reg32
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux32to1.vhd
    Info (12022): Found design unit 1: mux32to1-projeto
    Info (12023): Found entity 1: mux32to1
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/unidadedememoria.vhd
    Info (12022): Found design unit 1: unidadedememoria-SYN
    Info (12023): Found entity 1: UnidadeDeMemoria
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/ri.vhd
    Info (12022): Found design unit 1: RI-hardware
    Info (12023): Found entity 1: RI
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/regfile.vhd
    Info (12022): Found design unit 1: regfile-projeto
    Info (12023): Found entity 1: regfile
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/pc.vhd
    Info (12022): Found design unit 1: PC-hardware
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux3.vhd
    Info (12022): Found design unit 1: mux3-hardware
    Info (12023): Found entity 1: mux3
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux2.vhd
    Info (12022): Found design unit 1: mux2-hardware
    Info (12023): Found entity 1: mux2
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux1.vhd
    Info (12022): Found design unit 1: mux1-hardware
    Info (12023): Found entity 1: mux1
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux0.vhd
    Info (12022): Found design unit 1: mux0-hardware
    Info (12023): Found entity 1: mux0
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/memoria.vhd
    Info (12022): Found design unit 1: memoria-hardware
    Info (12023): Found entity 1: memoria
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/datapath.vhd
    Info (12022): Found design unit 1: datapath-hardware
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/branch.vhd
    Info (12022): Found design unit 1: branch-hardware
    Info (12023): Found entity 1: branch
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/alu1.vhd
    Info (12022): Found design unit 1: alu1-hardware
    Info (12023): Found entity 1: alu1
Warning (12019): Can't analyze file -- file ../Elementos/mux2to1.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/outcheck.vhd
    Info (12022): Found design unit 1: outCheck-hardware
    Info (12023): Found entity 1: outCheck
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/incheck.vhd
    Info (12022): Found design unit 1: inCheck-hardware
    Info (12023): Found entity 1: inCheck
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/addresssignal.vhd
    Info (12022): Found design unit 1: addressSignal-hardware
    Info (12023): Found entity 1: addressSignal
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Info (12128): Elaborating entity "inCheck" for hierarchy "inCheck:checkIn"
Info (12128): Elaborating entity "outCheck" for hierarchy "outCheck:checkOut"
Info (10041): Inferred latch for "S[0]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[1]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[2]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[3]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[4]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[5]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[6]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[7]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[8]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[9]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[10]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[11]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[12]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[13]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[14]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[15]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[16]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[17]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[18]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[19]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[20]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[21]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[22]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[23]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[24]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[25]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[26]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[27]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[28]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[29]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[30]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[31]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[32]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[33]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[34]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[35]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[36]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[37]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[38]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[39]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[40]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[41]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[42]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[43]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[44]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[45]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[46]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[47]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[48]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[49]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[50]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[51]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[52]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[53]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[54]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[55]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[56]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[57]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[58]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[59]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[60]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[61]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[62]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[63]" at outCheck.vhd(17)
Info (12128): Elaborating entity "addressSignal" for hierarchy "addressSignal:addressSignal_1"
Info (10041): Inferred latch for "S[0]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[1]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[2]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[3]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[4]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[5]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[6]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[7]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[8]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[9]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[10]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[11]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[12]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[13]" at addressSignal.vhd(18)
Info (12128): Elaborating entity "memoria" for hierarchy "memoria:macroMemoria"
Info (12128): Elaborating entity "UnidadeDeMemoria" for hierarchy "memoria:macroMemoria|UnidadeDeMemoria:UM0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m7a1.tdf
    Info (12023): Found entity 1: altsyncram_m7a1
Info (12128): Elaborating entity "altsyncram_m7a1" for hierarchy "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated"
Info (12128): Elaborating entity "RI" for hierarchy "RI:RI1"
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile1"
Info (12128): Elaborating entity "reg32" for hierarchy "regfile:regfile1|reg32:RegX0"
Info (12128): Elaborating entity "mux32to1" for hierarchy "regfile:regfile1|mux32to1:Mux_rs1"
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC1"
Info (12128): Elaborating entity "mux3" for hierarchy "mux3:mux3_1"
Warning (10034): Output port "S" at mux3.vhd(9) has no driver
Warning (12158): Entity "mux3" contains only dangling pins
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux2_1"
Info (12128): Elaborating entity "mux1" for hierarchy "mux1:mux1_1"
Info (12128): Elaborating entity "mux0" for hierarchy "mux0:mux0_1"
Info (12128): Elaborating entity "branch" for hierarchy "branch:branch1"
Info (12128): Elaborating entity "alu1" for hierarchy "alu1:alu1_1"
Warning (10541): VHDL Signal Declaration warning at alu1.vhd(9): used implicit default value for signal "S" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "outAddress[0]" is stuck at GND
    Warning (13410): Pin "outAddress[1]" is stuck at GND
    Warning (13410): Pin "outAddress[2]" is stuck at GND
    Warning (13410): Pin "outAddress[3]" is stuck at GND
    Warning (13410): Pin "outAddress[4]" is stuck at GND
    Warning (13410): Pin "outAddress[5]" is stuck at GND
    Warning (13410): Pin "outAddress[6]" is stuck at GND
    Warning (13410): Pin "outAddress[7]" is stuck at GND
    Warning (13410): Pin "outAddress[8]" is stuck at GND
    Warning (13410): Pin "outAddress[9]" is stuck at GND
    Warning (13410): Pin "outAddress[10]" is stuck at GND
    Warning (13410): Pin "outAddress[11]" is stuck at GND
    Warning (13410): Pin "outAddress[12]" is stuck at GND
    Warning (13410): Pin "outAddress[13]" is stuck at GND
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 27 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "selMUX1"
    Warning (15610): No output dependent on input pin "selMUX2"
    Warning (15610): No output dependent on input pin "selMUX3[0]"
    Warning (15610): No output dependent on input pin "selMUX3[1]"
    Warning (15610): No output dependent on input pin "selAlu[0]"
    Warning (15610): No output dependent on input pin "selAlu[1]"
    Warning (15610): No output dependent on input pin "selAlu[2]"
    Warning (15610): No output dependent on input pin "selAlu[3]"
    Warning (15610): No output dependent on input pin "selAlu[4]"
    Warning (15610): No output dependent on input pin "outMemProg[0]"
    Warning (15610): No output dependent on input pin "outMemProg[1]"
    Warning (15610): No output dependent on input pin "outMemProg[2]"
    Warning (15610): No output dependent on input pin "outMemProg[3]"
    Warning (15610): No output dependent on input pin "outMemProg[4]"
    Warning (15610): No output dependent on input pin "outMemProg[5]"
    Warning (15610): No output dependent on input pin "outMemProg[6]"
    Warning (15610): No output dependent on input pin "outMemProg[25]"
    Warning (15610): No output dependent on input pin "outMemProg[26]"
    Warning (15610): No output dependent on input pin "outMemProg[27]"
    Warning (15610): No output dependent on input pin "outMemProg[28]"
    Warning (15610): No output dependent on input pin "outMemProg[29]"
    Warning (15610): No output dependent on input pin "outMemProg[30]"
    Warning (15610): No output dependent on input pin "outMemProg[31]"
    Warning (15610): No output dependent on input pin "wr"
    Warning (15610): No output dependent on input pin "outMemProg[12]"
    Warning (15610): No output dependent on input pin "outMemProg[13]"
    Warning (15610): No output dependent on input pin "outMemProg[14]"
Info (21057): Implemented 5163 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 115 input pins
    Info (21059): Implemented 93 output pins
    Info (21061): Implemented 4955 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 4683 megabytes
    Info: Processing ended: Thu Dec 05 15:00:29 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


