INFO: [VRFC 10-163] Analyzing VHDL file "L:/VHDL/Vivado_Projects/uart_transmitter/uart_transmitter.srcs/sim_1/new/uart_tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx_tb'
