
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/Project/450.soplex-92B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2895097 heartbeat IPC: 3.45412 cumulative IPC: 3.45412 (Simulation time: 0 hr 0 min 16 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5853191 heartbeat IPC: 3.38055 cumulative IPC: 3.41694 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 7288261 (Simulation time: 0 hr 0 min 41 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 22132196 heartbeat IPC: 0.614288 cumulative IPC: 0.336838 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 48920816 heartbeat IPC: 0.373293 cumulative IPC: 0.360295 (Simulation time: 0 hr 1 min 35 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 78476625 heartbeat IPC: 0.338343 cumulative IPC: 0.351181 (Simulation time: 0 hr 2 min 12 sec) 
Finished CPU 0 instructions: 25000004 cycles: 71188366 cumulative IPC: 0.351181 (Simulation time: 0 hr 2 min 12 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.351181 instructions: 25000004 cycles: 71188366
cpu0_DTLB TOTAL     ACCESS:    4836810  HIT:    4743844  MISS:      92966
cpu0_DTLB LOAD      ACCESS:    3830538  HIT:    3750861  MISS:      79677
cpu0_DTLB RFO       ACCESS:    1006272  HIT:     992983  MISS:      13289
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.9573 cycles
cpu0_ITLB TOTAL     ACCESS:    2184378  HIT:    2184378  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2184378  HIT:    2184378  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     161965  HIT:     161963  MISS:          2
cpu0_L1I LOAD      ACCESS:     161965  HIT:     161963  MISS:          2
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 198 cycles
cpu0_STLB TOTAL     ACCESS:      92966  HIT:      74840  MISS:      18126
cpu0_STLB LOAD      ACCESS:      79677  HIT:      63038  MISS:      16639
cpu0_STLB RFO       ACCESS:      13289  HIT:      11802  MISS:       1487
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 24.7645 cycles
cpu0_L1D TOTAL     ACCESS:    3969297  HIT:    3081689  MISS:     887608
cpu0_L1D LOAD      ACCESS:    2842931  HIT:    2072908  MISS:     770023
cpu0_L1D RFO       ACCESS:    1108602  HIT:     991748  MISS:     116854
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17764  HIT:      17033  MISS:        731
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 252.096 cycles
cpu0_L2C TOTAL     ACCESS:    1235727  HIT:     520003  MISS:     715724
cpu0_L2C LOAD      ACCESS:     769984  HIT:     162875  MISS:     607109
cpu0_L2C RFO       ACCESS:     116853  HIT:       8498  MISS:     108355
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     348159  HIT:     348011  MISS:        148
cpu0_L2C TRANSLATION ACCESS:        731  HIT:        619  MISS:        112
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 298.806 cycles
LLC TOTAL     ACCESS:     978591  HIT:     403415  MISS:     575176
LLC LOAD      ACCESS:     607109  HIT:     121750  MISS:     485359
LLC RFO       ACCESS:     108355  HIT:      18758  MISS:      89597
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     263015  HIT:     262845  MISS:        170
LLC TRANSLATION ACCESS:        112  HIT:         62  MISS:         50
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 345.695 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      87658  ROW_BUFFER_MISS:     487095
 DBUS AVG_CONGESTED_CYCLE:     3.9626
 WQ ROW_BUFFER_HIT:      14233  ROW_BUFFER_MISS:     183073  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.7938% MPKI: 17.2991 Average ROB Occupancy at Mispredict: 33.7688
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 17.2984
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00068

