// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_stencil_stage (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        inter_strm_29_dout,
        inter_strm_29_empty_n,
        inter_strm_29_read,
        inter_strm_29_num_data_valid,
        inter_strm_29_fifo_cap,
        inter_strm_30_din,
        inter_strm_30_full_n,
        inter_strm_30_write,
        inter_strm_30_num_data_valid,
        inter_strm_30_fifo_cap
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [23:0] inter_strm_29_dout;
input   inter_strm_29_empty_n;
output   inter_strm_29_read;
input  [9:0] inter_strm_29_num_data_valid;
input  [9:0] inter_strm_29_fifo_cap;
output  [23:0] inter_strm_30_din;
input   inter_strm_30_full_n;
output   inter_strm_30_write;
input  [31:0] inter_strm_30_num_data_valid;
input  [31:0] inter_strm_30_fifo_cap;

reg ap_idle;
reg inter_strm_29_read;
reg[23:0] inter_strm_30_din;
reg inter_strm_30_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_262_reg_895;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln577_reg_911;
reg   [0:0] icmp_ln577_reg_911_pp0_iter2_reg;
reg   [0:0] empty_264_reg_915;
reg   [0:0] empty_264_reg_915_pp0_iter2_reg;
reg   [0:0] empty_267_reg_919;
reg   [0:0] empty_267_reg_919_pp0_iter2_reg;
reg    ap_predicate_op149_write_state4;
reg    ap_predicate_op151_write_state4;
reg    ap_block_state4_pp0_stage0_iter3_grp1;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln548_fu_331_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    inter_strm_29_blk_n;
wire    ap_block_pp0_stage0;
reg    inter_strm_30_blk_n;
wire    ap_block_pp0_stage0_grp1;
wire   [0:0] tmp_262_fu_249_p3;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] line_buf_addr_reg_899;
reg   [7:0] line_buf_1_addr_reg_905;
wire   [0:0] icmp_ln577_fu_269_p2;
reg   [0:0] icmp_ln577_reg_911_pp0_iter1_reg;
wire   [0:0] empty_264_fu_307_p2;
reg   [0:0] empty_264_reg_915_pp0_iter1_reg;
wire   [0:0] empty_267_fu_325_p2;
reg   [0:0] empty_267_reg_919_pp0_iter1_reg;
reg   [23:0] p_0_0_0261411_load_reg_927;
reg   [23:0] p_0_0_0261411_load_reg_927_pp0_iter2_reg;
wire   [38:0] sum_axis_fu_412_p2;
reg  signed [38:0] sum_axis_reg_933;
wire   [38:0] sum_diag_fu_470_p2;
reg  signed [38:0] sum_diag_reg_938;
reg   [0:0] tmp_263_reg_943;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [37:0] out_reg_949;
reg   [0:0] tmp_264_reg_954;
wire   [7:0] line_buf_address1;
wire   [23:0] line_buf_q1;
wire   [7:0] line_buf_1_address1;
wire   [23:0] line_buf_1_q1;
reg   [23:0] ap_phi_mux_curr_13_phi_fu_215_p4;
reg   [23:0] ap_phi_reg_pp0_iter1_curr_13_reg_211;
wire   [23:0] ap_phi_reg_pp0_iter0_curr_13_reg_211;
wire   [63:0] zext_ln566_fu_257_p1;
reg   [23:0] p_0_0_028_21510_fu_126;
reg   [23:0] p_0_0_028_11312_fu_130;
reg   [23:0] p_0_0_0281114_fu_134;
reg   [16:0] k_0215_fu_138;
wire   [16:0] k_fu_263_p2;
wire    ap_loop_init;
reg   [16:0] ap_sig_allocacmp_k_0215_load;
reg   [23:0] curr_13169_fu_142;
reg   [23:0] p_0_0_0261411_fu_146;
reg   [23:0] p_0_0_0271213_fu_150;
wire   [23:0] select_ln526_90_fu_843_p3;
reg    ap_block_pp0_stage0_01001_grp1;
reg    line_buf_ce1_local;
reg    line_buf_we0_local;
reg    line_buf_ce0_local;
reg    line_buf_1_ce1_local;
reg    line_buf_1_we0_local;
reg    line_buf_1_ce0_local;
wire   [23:0] mul_ln525_30_fu_223_p1;
wire   [25:0] mul_ln525_fu_228_p1;
wire   [7:0] j_fu_245_p1;
wire   [15:0] trunc_ln548_fu_241_p1;
wire   [15:0] out_idx_fu_275_p2;
wire   [7:0] trunc_ln_fu_285_p4;
wire   [0:0] empty_263_fu_301_p2;
wire   [0:0] empty_fu_295_p2;
wire   [7:0] c_fu_281_p1;
wire   [0:0] empty_266_fu_319_p2;
wire   [0:0] empty_265_fu_313_p2;
wire  signed [23:0] curr_1316_cast_fu_360_p0;
wire  signed [23:0] p_0_0_028_113_cast_fu_364_p0;
wire  signed [23:0] p_0_0_02712_cast_fu_368_p0;
wire  signed [24:0] p_0_0_028_113_cast_fu_364_p1;
wire  signed [24:0] curr_1316_cast_fu_360_p1;
wire   [24:0] empty_268_fu_372_p2;
wire  signed [25:0] sext_ln523_fu_378_p1;
wire  signed [25:0] p_0_0_02712_cast_fu_368_p1;
wire   [25:0] add_ln523_fu_382_p2;
wire   [37:0] tmp_fu_388_p3;
wire   [35:0] shl_ln523_s_fu_400_p3;
wire  signed [38:0] sext_ln523_59_fu_396_p1;
wire  signed [38:0] sext_ln523_60_fu_408_p1;
wire  signed [23:0] p_0_0_028_215_cast_fu_418_p0;
wire  signed [23:0] p_0_0_02811_cast_fu_422_p0;
wire  signed [23:0] line_buf_load_cast_fu_426_p0;
wire  signed [24:0] p_0_0_02811_cast_fu_422_p1;
wire  signed [24:0] p_0_0_028_215_cast_fu_418_p1;
wire   [24:0] empty_269_fu_430_p2;
wire  signed [25:0] sext_ln524_fu_436_p1;
wire  signed [25:0] line_buf_load_cast_fu_426_p1;
wire   [25:0] add_ln524_fu_440_p2;
wire   [37:0] tmp_s_fu_446_p3;
wire   [35:0] shl_ln524_s_fu_458_p3;
wire  signed [38:0] sext_ln524_59_fu_454_p1;
wire  signed [38:0] sext_ln524_60_fu_466_p1;
wire   [62:0] shl_ln525_s_fu_506_p3;
wire   [64:0] mul_ln525_fu_228_p2;
wire   [62:0] mul_ln525_30_fu_223_p2;
wire  signed [63:0] sext_ln525_178_fu_517_p1;
wire  signed [63:0] sext_ln525_179_fu_529_p1;
wire   [63:0] add_ln525_fu_533_p2;
wire  signed [65:0] sext_ln525_180_fu_539_p1;
wire  signed [65:0] sext_ln525_176_fu_521_p1;
wire   [65:0] add_ln525_59_fu_543_p2;
wire  signed [38:0] sext_ln525_181_fu_575_p1;
wire   [38:0] zext_ln525_fu_578_p1;
wire  signed [38:0] out_59_fu_581_p2;
wire   [0:0] tmp_265_fu_591_p3;
wire   [0:0] xor_ln525_fu_599_p2;
wire   [0:0] or_ln525_30_fu_604_p2;
wire   [0:0] xor_ln525_59_fu_610_p2;
wire   [0:0] xor_ln525_60_fu_615_p2;
wire   [0:0] or_ln525_fu_621_p2;
wire   [0:0] and_ln525_fu_627_p2;
wire  signed [39:0] sext_ln525_182_fu_587_p1;
wire   [39:0] out_60_fu_633_p3;
wire   [0:0] tmp_267_fu_659_p3;
wire   [23:0] trunc_ln25_fu_649_p4;
wire   [23:0] zext_ln526_fu_675_p1;
wire   [23:0] add_ln526_fu_679_p2;
wire   [0:0] tmp_269_fu_685_p3;
wire   [0:0] tmp_268_fu_667_p3;
wire   [0:0] xor_ln526_fu_693_p2;
wire   [2:0] tmp_271_fu_713_p3;
wire   [3:0] tmp_272_fu_727_p3;
wire   [0:0] and_ln526_fu_699_p2;
wire   [0:0] icmp_ln526_59_fu_735_p2;
wire   [0:0] icmp_ln526_60_fu_741_p2;
wire   [0:0] tmp_270_fu_705_p3;
wire   [0:0] icmp_ln526_fu_721_p2;
wire   [0:0] xor_ln526_117_fu_755_p2;
wire   [0:0] and_ln526_146_fu_761_p2;
wire   [0:0] select_ln526_fu_747_p3;
wire   [0:0] xor_ln526_118_fu_781_p2;
wire   [0:0] tmp_266_fu_641_p3;
wire   [0:0] or_ln526_fu_787_p2;
wire   [0:0] xor_ln526_119_fu_793_p2;
wire   [0:0] select_ln526_88_fu_767_p3;
wire   [0:0] and_ln526_147_fu_775_p2;
wire   [0:0] and_ln526_149_fu_805_p2;
wire   [0:0] or_ln526_31_fu_811_p2;
wire   [0:0] xor_ln526_120_fu_817_p2;
wire   [0:0] and_ln526_148_fu_799_p2;
wire   [0:0] and_ln526_150_fu_823_p2;
wire   [0:0] or_ln526_30_fu_837_p2;
wire   [23:0] select_ln526_89_fu_829_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_212;
reg    ap_condition_726;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 p_0_0_028_21510_fu_126 = 24'd0;
#0 p_0_0_028_11312_fu_130 = 24'd0;
#0 p_0_0_0281114_fu_134 = 24'd0;
#0 k_0215_fu_138 = 17'd0;
#0 curr_13169_fu_142 = 24'd0;
#0 p_0_0_0261411_fu_146 = 24'd0;
#0 p_0_0_0271213_fu_150 = 24'd0;
end

top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
line_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buf_addr_reg_899),
    .ce0(line_buf_ce0_local),
    .we0(line_buf_we0_local),
    .d0(line_buf_1_q1),
    .address1(line_buf_address1),
    .ce1(line_buf_ce1_local),
    .q1(line_buf_q1)
);

top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
line_buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buf_1_addr_reg_905),
    .ce0(line_buf_1_ce0_local),
    .we0(line_buf_1_we0_local),
    .d0(inter_strm_29_dout),
    .address1(line_buf_1_address1),
    .ce1(line_buf_1_ce1_local),
    .q1(line_buf_1_q1)
);

top_kernel_mul_39s_24ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 63 ))
mul_39s_24ns_63_1_1_U125(
    .din0(sum_diag_reg_938),
    .din1(mul_ln525_30_fu_223_p1),
    .dout(mul_ln525_30_fu_223_p2)
);

top_kernel_mul_39s_26ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 65 ))
mul_39s_26ns_65_1_1_U126(
    .din0(sum_axis_reg_933),
    .din1(mul_ln525_fu_228_p1),
    .dout(mul_ln525_fu_228_p2)
);

top_kernel_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_212)) begin
        if ((tmp_262_fu_249_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_curr_13_reg_211 <= 24'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_curr_13_reg_211 <= ap_phi_reg_pp0_iter0_curr_13_reg_211;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_212)) begin
        k_0215_fu_138 <= k_fu_263_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_264_reg_915 <= empty_264_fu_307_p2;
        empty_264_reg_915_pp0_iter1_reg <= empty_264_reg_915;
        empty_267_reg_919 <= empty_267_fu_325_p2;
        empty_267_reg_919_pp0_iter1_reg <= empty_267_reg_919;
        icmp_ln577_reg_911 <= icmp_ln577_fu_269_p2;
        icmp_ln577_reg_911_pp0_iter1_reg <= icmp_ln577_reg_911;
        line_buf_1_addr_reg_905 <= zext_ln566_fu_257_p1;
        line_buf_addr_reg_899 <= zext_ln566_fu_257_p1;
        p_0_0_0261411_load_reg_927 <= p_0_0_0261411_fu_146;
        sum_axis_reg_933[38 : 12] <= sum_axis_fu_412_p2[38 : 12];
        sum_diag_reg_938[38 : 12] <= sum_diag_fu_470_p2[38 : 12];
        tmp_262_reg_895 <= ap_sig_allocacmp_k_0215_load[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        curr_13169_fu_142 <= ap_phi_mux_curr_13_phi_fu_215_p4;
        p_0_0_0261411_fu_146 <= line_buf_1_q1;
        p_0_0_0271213_fu_150 <= line_buf_q1;
        p_0_0_0281114_fu_134 <= p_0_0_0271213_fu_150;
        p_0_0_028_11312_fu_130 <= p_0_0_0261411_fu_146;
        p_0_0_028_21510_fu_126 <= curr_13169_fu_142;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        empty_264_reg_915_pp0_iter2_reg <= empty_264_reg_915_pp0_iter1_reg;
        empty_267_reg_919_pp0_iter2_reg <= empty_267_reg_919_pp0_iter1_reg;
        icmp_ln577_reg_911_pp0_iter2_reg <= icmp_ln577_reg_911_pp0_iter1_reg;
        p_0_0_0261411_load_reg_927_pp0_iter2_reg <= p_0_0_0261411_load_reg_927;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        out_reg_949 <= {{add_ln525_59_fu_543_p2[65:28]}};
        tmp_263_reg_943 <= add_ln525_59_fu_543_p2[32'd65];
        tmp_264_reg_954 <= add_ln525_59_fu_543_p2[32'd27];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln548_fu_331_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_262_reg_895 == 1'd0)) begin
        ap_phi_mux_curr_13_phi_fu_215_p4 = inter_strm_29_dout;
    end else begin
        ap_phi_mux_curr_13_phi_fu_215_p4 = ap_phi_reg_pp0_iter1_curr_13_reg_211;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_k_0215_load = 17'd0;
    end else begin
        ap_sig_allocacmp_k_0215_load = k_0215_fu_138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_262_reg_895 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inter_strm_29_blk_n = inter_strm_29_empty_n;
    end else begin
        inter_strm_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_262_reg_895 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inter_strm_29_read = 1'b1;
    end else begin
        inter_strm_29_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_predicate_op151_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_predicate_op149_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        inter_strm_30_blk_n = inter_strm_30_full_n;
    end else begin
        inter_strm_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_726)) begin
        if ((ap_predicate_op151_write_state4 == 1'b1)) begin
            inter_strm_30_din = p_0_0_0261411_load_reg_927_pp0_iter2_reg;
        end else if ((ap_predicate_op149_write_state4 == 1'b1)) begin
            inter_strm_30_din = select_ln526_90_fu_843_p3;
        end else begin
            inter_strm_30_din = 'bx;
        end
    end else begin
        inter_strm_30_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_predicate_op151_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_predicate_op149_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        inter_strm_30_write = 1'b1;
    end else begin
        inter_strm_30_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_1_ce0_local = 1'b1;
    end else begin
        line_buf_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_1_ce1_local = 1'b1;
    end else begin
        line_buf_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_262_reg_895 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_1_we0_local = 1'b1;
    end else begin
        line_buf_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_ce0_local = 1'b1;
    end else begin
        line_buf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_ce1_local = 1'b1;
    end else begin
        line_buf_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_262_reg_895 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_we0_local = 1'b1;
    end else begin
        line_buf_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln523_fu_382_p2 = ($signed(sext_ln523_fu_378_p1) + $signed(p_0_0_02712_cast_fu_368_p1));

assign add_ln524_fu_440_p2 = ($signed(sext_ln524_fu_436_p1) + $signed(line_buf_load_cast_fu_426_p1));

assign add_ln525_59_fu_543_p2 = ($signed(sext_ln525_180_fu_539_p1) + $signed(sext_ln525_176_fu_521_p1));

assign add_ln525_fu_533_p2 = ($signed(sext_ln525_178_fu_517_p1) + $signed(sext_ln525_179_fu_529_p1));

assign add_ln526_fu_679_p2 = (trunc_ln25_fu_649_p4 + zext_ln526_fu_675_p1);

assign and_ln525_fu_627_p2 = (xor_ln525_fu_599_p2 & or_ln525_fu_621_p2);

assign and_ln526_146_fu_761_p2 = (xor_ln526_117_fu_755_p2 & icmp_ln526_fu_721_p2);

assign and_ln526_147_fu_775_p2 = (icmp_ln526_59_fu_735_p2 & and_ln526_fu_699_p2);

assign and_ln526_148_fu_799_p2 = (xor_ln526_119_fu_793_p2 & or_ln526_fu_787_p2);

assign and_ln526_149_fu_805_p2 = (tmp_269_fu_685_p3 & select_ln526_88_fu_767_p3);

assign and_ln526_150_fu_823_p2 = (xor_ln526_120_fu_817_p2 & tmp_266_fu_641_p3);

assign and_ln526_fu_699_p2 = (xor_ln526_fu_693_p2 & tmp_268_fu_667_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3_grp1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3_grp1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((ap_done_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_262_reg_895 == 1'd0) & (inter_strm_29_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3_grp1 = (((ap_predicate_op151_write_state4 == 1'b1) & (inter_strm_30_full_n == 1'b0)) | ((ap_predicate_op149_write_state4 == 1'b1) & (inter_strm_30_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_212 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_726 = ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_01001_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_curr_13_reg_211 = 'bx;

always @ (*) begin
    ap_predicate_op149_write_state4 = ((empty_267_reg_919_pp0_iter2_reg == 1'd0) & (empty_264_reg_915_pp0_iter2_reg == 1'd0) & (icmp_ln577_reg_911_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op151_write_state4 = (((empty_264_reg_915_pp0_iter2_reg == 1'd1) & (icmp_ln577_reg_911_pp0_iter2_reg == 1'd1)) | ((empty_267_reg_919_pp0_iter2_reg == 1'd1) & (icmp_ln577_reg_911_pp0_iter2_reg == 1'd1)));
end

assign ap_ready = ap_ready_sig;

assign c_fu_281_p1 = out_idx_fu_275_p2[7:0];

assign curr_1316_cast_fu_360_p0 = curr_13169_fu_142;

assign curr_1316_cast_fu_360_p1 = curr_1316_cast_fu_360_p0;

assign empty_263_fu_301_p2 = ((trunc_ln_fu_285_p4 == 8'd0) ? 1'b1 : 1'b0);

assign empty_264_fu_307_p2 = (empty_fu_295_p2 | empty_263_fu_301_p2);

assign empty_265_fu_313_p2 = ((c_fu_281_p1 == 8'd255) ? 1'b1 : 1'b0);

assign empty_266_fu_319_p2 = ((c_fu_281_p1 == 8'd0) ? 1'b1 : 1'b0);

assign empty_267_fu_325_p2 = (empty_266_fu_319_p2 | empty_265_fu_313_p2);

assign empty_268_fu_372_p2 = ($signed(p_0_0_028_113_cast_fu_364_p1) + $signed(curr_1316_cast_fu_360_p1));

assign empty_269_fu_430_p2 = ($signed(p_0_0_02811_cast_fu_422_p1) + $signed(p_0_0_028_215_cast_fu_418_p1));

assign empty_fu_295_p2 = ((trunc_ln_fu_285_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln526_59_fu_735_p2 = ((tmp_272_fu_727_p3 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln526_60_fu_741_p2 = ((tmp_272_fu_727_p3 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln526_fu_721_p2 = ((tmp_271_fu_713_p3 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln548_fu_331_p2 = ((ap_sig_allocacmp_k_0215_load == 17'd65792) ? 1'b1 : 1'b0);

assign icmp_ln577_fu_269_p2 = ((ap_sig_allocacmp_k_0215_load > 17'd256) ? 1'b1 : 1'b0);

assign j_fu_245_p1 = ap_sig_allocacmp_k_0215_load[7:0];

assign k_fu_263_p2 = (ap_sig_allocacmp_k_0215_load + 17'd1);

assign line_buf_1_address1 = zext_ln566_fu_257_p1;

assign line_buf_address1 = zext_ln566_fu_257_p1;

assign line_buf_load_cast_fu_426_p0 = line_buf_q1;

assign line_buf_load_cast_fu_426_p1 = line_buf_load_cast_fu_426_p0;

assign mul_ln525_30_fu_223_p1 = 63'd6709248;

assign mul_ln525_fu_228_p1 = 65'd26845184;

assign or_ln525_30_fu_604_p2 = (xor_ln525_fu_599_p2 | tmp_265_fu_591_p3);

assign or_ln525_fu_621_p2 = (xor_ln525_60_fu_615_p2 | tmp_265_fu_591_p3);

assign or_ln526_30_fu_837_p2 = (and_ln526_150_fu_823_p2 | and_ln526_148_fu_799_p2);

assign or_ln526_31_fu_811_p2 = (and_ln526_149_fu_805_p2 | and_ln526_147_fu_775_p2);

assign or_ln526_fu_787_p2 = (xor_ln526_118_fu_781_p2 | tmp_269_fu_685_p3);

assign out_59_fu_581_p2 = ($signed(sext_ln525_181_fu_575_p1) + $signed(zext_ln525_fu_578_p1));

assign out_60_fu_633_p3 = ((and_ln525_fu_627_p2[0:0] == 1'b1) ? 40'd549755813887 : sext_ln525_182_fu_587_p1);

assign out_idx_fu_275_p2 = ($signed(trunc_ln548_fu_241_p1) + $signed(16'd65279));

assign p_0_0_02712_cast_fu_368_p0 = p_0_0_0271213_fu_150;

assign p_0_0_02712_cast_fu_368_p1 = p_0_0_02712_cast_fu_368_p0;

assign p_0_0_02811_cast_fu_422_p0 = p_0_0_0281114_fu_134;

assign p_0_0_02811_cast_fu_422_p1 = p_0_0_02811_cast_fu_422_p0;

assign p_0_0_028_113_cast_fu_364_p0 = p_0_0_028_11312_fu_130;

assign p_0_0_028_113_cast_fu_364_p1 = p_0_0_028_113_cast_fu_364_p0;

assign p_0_0_028_215_cast_fu_418_p0 = p_0_0_028_21510_fu_126;

assign p_0_0_028_215_cast_fu_418_p1 = p_0_0_028_215_cast_fu_418_p0;

assign select_ln526_88_fu_767_p3 = ((and_ln526_fu_699_p2[0:0] == 1'b1) ? and_ln526_146_fu_761_p2 : icmp_ln526_59_fu_735_p2);

assign select_ln526_89_fu_829_p3 = ((and_ln526_148_fu_799_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln526_90_fu_843_p3 = ((or_ln526_30_fu_837_p2[0:0] == 1'b1) ? select_ln526_89_fu_829_p3 : add_ln526_fu_679_p2);

assign select_ln526_fu_747_p3 = ((and_ln526_fu_699_p2[0:0] == 1'b1) ? icmp_ln526_59_fu_735_p2 : icmp_ln526_60_fu_741_p2);

assign sext_ln523_59_fu_396_p1 = $signed(tmp_fu_388_p3);

assign sext_ln523_60_fu_408_p1 = $signed(shl_ln523_s_fu_400_p3);

assign sext_ln523_fu_378_p1 = $signed(empty_268_fu_372_p2);

assign sext_ln524_59_fu_454_p1 = $signed(tmp_s_fu_446_p3);

assign sext_ln524_60_fu_466_p1 = $signed(shl_ln524_s_fu_458_p3);

assign sext_ln524_fu_436_p1 = $signed(empty_269_fu_430_p2);

assign sext_ln525_176_fu_521_p1 = $signed(mul_ln525_fu_228_p2);

assign sext_ln525_178_fu_517_p1 = $signed(shl_ln525_s_fu_506_p3);

assign sext_ln525_179_fu_529_p1 = $signed(mul_ln525_30_fu_223_p2);

assign sext_ln525_180_fu_539_p1 = $signed(add_ln525_fu_533_p2);

assign sext_ln525_181_fu_575_p1 = $signed(out_reg_949);

assign sext_ln525_182_fu_587_p1 = out_59_fu_581_p2;

assign shl_ln523_s_fu_400_p3 = {{line_buf_1_q1}, {12'd0}};

assign shl_ln524_s_fu_458_p3 = {{ap_phi_mux_curr_13_phi_fu_215_p4}, {12'd0}};

assign shl_ln525_s_fu_506_p3 = {{p_0_0_0261411_load_reg_927}, {39'd0}};

assign sum_axis_fu_412_p2 = ($signed(sext_ln523_59_fu_396_p1) + $signed(sext_ln523_60_fu_408_p1));

assign sum_diag_fu_470_p2 = ($signed(sext_ln524_59_fu_454_p1) + $signed(sext_ln524_60_fu_466_p1));

assign tmp_262_fu_249_p3 = ap_sig_allocacmp_k_0215_load[32'd16];

assign tmp_265_fu_591_p3 = out_59_fu_581_p2[32'd38];

assign tmp_266_fu_641_p3 = out_60_fu_633_p3[32'd39];

assign tmp_267_fu_659_p3 = out_60_fu_633_p3[32'd11];

assign tmp_268_fu_667_p3 = out_60_fu_633_p3[32'd35];

assign tmp_269_fu_685_p3 = add_ln526_fu_679_p2[32'd23];

assign tmp_270_fu_705_p3 = out_60_fu_633_p3[32'd36];

assign tmp_271_fu_713_p3 = {{out_60_fu_633_p3[39:37]}};

assign tmp_272_fu_727_p3 = {{out_60_fu_633_p3[39:36]}};

assign tmp_fu_388_p3 = {{add_ln523_fu_382_p2}, {12'd0}};

assign tmp_s_fu_446_p3 = {{add_ln524_fu_440_p2}, {12'd0}};

assign trunc_ln25_fu_649_p4 = {{out_60_fu_633_p3[35:12]}};

assign trunc_ln548_fu_241_p1 = ap_sig_allocacmp_k_0215_load[15:0];

assign trunc_ln_fu_285_p4 = {{out_idx_fu_275_p2[15:8]}};

assign xor_ln525_59_fu_610_p2 = (tmp_263_reg_943 ^ or_ln525_30_fu_604_p2);

assign xor_ln525_60_fu_615_p2 = (xor_ln525_59_fu_610_p2 ^ 1'd1);

assign xor_ln525_fu_599_p2 = (tmp_263_reg_943 ^ 1'd1);

assign xor_ln526_117_fu_755_p2 = (tmp_270_fu_705_p3 ^ 1'd1);

assign xor_ln526_118_fu_781_p2 = (select_ln526_fu_747_p3 ^ 1'd1);

assign xor_ln526_119_fu_793_p2 = (tmp_266_fu_641_p3 ^ 1'd1);

assign xor_ln526_120_fu_817_p2 = (or_ln526_31_fu_811_p2 ^ 1'd1);

assign xor_ln526_fu_693_p2 = (tmp_269_fu_685_p3 ^ 1'd1);

assign zext_ln525_fu_578_p1 = tmp_264_reg_954;

assign zext_ln526_fu_675_p1 = tmp_267_fu_659_p3;

assign zext_ln566_fu_257_p1 = j_fu_245_p1;

always @ (posedge ap_clk) begin
    sum_axis_reg_933[11:0] <= 12'b000000000000;
    sum_diag_reg_938[11:0] <= 12'b000000000000;
end

endmodule //top_kernel_stencil_stage
