Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne21.ecn.purdue.edu, pid 6275
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/kite_medium_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/kite_medium_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_medium_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de4c15c0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de4cb630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de4d3630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de4de630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de4e6630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de470630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de478630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de482630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de48b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de493630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de49d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de4a5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de42f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de437630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de441630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de44a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de454630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de45c630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de464630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de3ee630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de3f6630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de401630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de409630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de414630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de41c630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de426630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de3ae630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de3b8630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de3c1630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de3c9630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de3d3630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de3db630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de3e5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de36d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de376630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de380630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de389630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de392630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de39b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de3a5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de32d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de337630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de33f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de348630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de352630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de35b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de364630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de2ed630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de2f6630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de300630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de309630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de312630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de31b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de324630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de2ad630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de2b6630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de2bf630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de2c8630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de2d1630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de2d9630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de2e3630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de2eb630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de274630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f99de27f630>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de288320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de288d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de2917f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de29a278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de29acc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de2a3748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de2ac1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de2acc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de2346a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de23e128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de23eb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de2475f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de24e080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de24eac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de257550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de257f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de262a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de26a4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de26aef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1f2978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1fb400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1fbe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de2068d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de20e358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de20eda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de217828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de2202b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de220cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de229780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1b2208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1b2c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1ba6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1c4160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1c4ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1cd630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1d60b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1d6b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1df588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1dffd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1eaa58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1714e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de171f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de17b9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de184438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de184e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de18b908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de195390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de195dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de19f860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1a72e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de1a7d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de12f7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de139240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de139c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de142710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de14c198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de14cbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de153668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de153fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99df20bac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de163550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de163f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de0eda20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f99de0f64a8>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de0f6dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de0fe048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de0fe278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de0fe4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de0fe6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de0fe908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de0feb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de0fed68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de0fef98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de10a208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de10a438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de10a668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de10a898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de10aac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de10acf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f99de10af28>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f99de0bce48>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f99de0c64a8>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_medium_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_medium_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52166069469000 because a thread reached the max instruction count
