
7_bruteforce_learning.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d34  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f8  08003f38  08003f38  00013f38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004430  08004430  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  08004430  08004430  00014430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004438  08004438  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004438  08004438  00014438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800443c  0800443c  0001443c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08004440  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  200001fc  0800463c  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  0800463c  000202ac  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000076c7  00000000  00000000  0002022a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000012c3  00000000  00000000  000278f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000620  00000000  00000000  00028bb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000578  00000000  00000000  000291d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027e25  00000000  00000000  00029750  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005e24  00000000  00000000  00051575  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fb10b  00000000  00000000  00057399  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001524a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020ec  00000000  00000000  00152520  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001fc 	.word	0x200001fc
 800021c:	00000000 	.word	0x00000000
 8000220:	08003f1c 	.word	0x08003f1c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000200 	.word	0x20000200
 800023c:	08003f1c 	.word	0x08003f1c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <printmsg>:
						  double weight,
						  double expected_value,
						  double step_amount,	// epoch numbers
						  uint32_t itr);

void printmsg(char *format, ...){
 80005f0:	b40f      	push	{r0, r1, r2, r3}
 80005f2:	b580      	push	{r7, lr}
 80005f4:	b096      	sub	sp, #88	; 0x58
 80005f6:	af00      	add	r7, sp, #0

	char str[80];

	/*Extract the argument list using VA apis */
	va_list args;
	va_start(args, format);
 80005f8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80005fc:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);
 80005fe:	f107 0308 	add.w	r3, r7, #8
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000606:	4618      	mov	r0, r3
 8000608:	f001 ff88 	bl	800251c <vsiprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 800060c:	f107 0308 	add.w	r3, r7, #8
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff fe15 	bl	8000240 <strlen>
 8000616:	4603      	mov	r3, r0
 8000618:	b29a      	uxth	r2, r3
 800061a:	f107 0108 	add.w	r1, r7, #8
 800061e:	f04f 33ff 	mov.w	r3, #4294967295
 8000622:	4805      	ldr	r0, [pc, #20]	; (8000638 <printmsg+0x48>)
 8000624:	f000 fe58 	bl	80012d8 <HAL_UART_Transmit>
	va_end(args);

}
 8000628:	bf00      	nop
 800062a:	3758      	adds	r7, #88	; 0x58
 800062c:	46bd      	mov	sp, r7
 800062e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000632:	b004      	add	sp, #16
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000224 	.word	0x20000224

0800063c <main>:

int main(void){
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0

	HAL_Init();
 8000640:	f000 f9d7 	bl	80009f2 <HAL_Init>
	SystemClock_Config();
 8000644:	f000 f824 	bl	8000690 <SystemClock_Config>
	UART3_Init();
 8000648:	f000 f82a 	bl	80006a0 <UART3_Init>

	brute_force_learning(input, weight, expected_value, step_amount, 1500);
 800064c:	4b0c      	ldr	r3, [pc, #48]	; (8000680 <main+0x44>)
 800064e:	ed93 7b00 	vldr	d7, [r3]
 8000652:	4b0c      	ldr	r3, [pc, #48]	; (8000684 <main+0x48>)
 8000654:	ed93 6b00 	vldr	d6, [r3]
 8000658:	4b0b      	ldr	r3, [pc, #44]	; (8000688 <main+0x4c>)
 800065a:	ed93 5b00 	vldr	d5, [r3]
 800065e:	4b0b      	ldr	r3, [pc, #44]	; (800068c <main+0x50>)
 8000660:	ed93 4b00 	vldr	d4, [r3]
 8000664:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000668:	eeb0 3b44 	vmov.f64	d3, d4
 800066c:	eeb0 2b45 	vmov.f64	d2, d5
 8000670:	eeb0 1b46 	vmov.f64	d1, d6
 8000674:	eeb0 0b47 	vmov.f64	d0, d7
 8000678:	f000 f83c 	bl	80006f4 <brute_force_learning>

	while(1);
 800067c:	e7fe      	b.n	800067c <main+0x40>
 800067e:	bf00      	nop
 8000680:	20000008 	.word	0x20000008
 8000684:	20000000 	.word	0x20000000
 8000688:	20000010 	.word	0x20000010
 800068c:	20000018 	.word	0x20000018

08000690 <SystemClock_Config>:

}

void SystemClock_Config(void){
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0

}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
	...

080006a0 <UART3_Init>:

void UART3_Init(void){
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0

	huart3.Instance = USART3;
 80006a4:	4b0f      	ldr	r3, [pc, #60]	; (80006e4 <UART3_Init+0x44>)
 80006a6:	4a10      	ldr	r2, [pc, #64]	; (80006e8 <UART3_Init+0x48>)
 80006a8:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80006aa:	4b0e      	ldr	r3, [pc, #56]	; (80006e4 <UART3_Init+0x44>)
 80006ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006b0:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80006b2:	4b0c      	ldr	r3, [pc, #48]	; (80006e4 <UART3_Init+0x44>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80006b8:	4b0a      	ldr	r3, [pc, #40]	; (80006e4 <UART3_Init+0x44>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80006be:	4b09      	ldr	r3, [pc, #36]	; (80006e4 <UART3_Init+0x44>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	611a      	str	r2, [r3, #16]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006c4:	4b07      	ldr	r3, [pc, #28]	; (80006e4 <UART3_Init+0x44>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	619a      	str	r2, [r3, #24]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80006ca:	4b06      	ldr	r3, [pc, #24]	; (80006e4 <UART3_Init+0x44>)
 80006cc:	220c      	movs	r2, #12
 80006ce:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart3) != HAL_OK){
 80006d0:	4804      	ldr	r0, [pc, #16]	; (80006e4 <UART3_Init+0x44>)
 80006d2:	f000 fdb3 	bl	800123c <HAL_UART_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <UART3_Init+0x40>
		Error_Handler();
 80006dc:	f000 f806 	bl	80006ec <Error_Handler>
	}

}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	20000224 	.word	0x20000224
 80006e8:	40004800 	.word	0x40004800

080006ec <Error_Handler>:

void Error_Handler(void){
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  while(1);
 80006f0:	e7fe      	b.n	80006f0 <Error_Handler+0x4>
	...

080006f4 <brute_force_learning>:

void brute_force_learning(double input,
						  double weight,
						  double expected_value,
						  double step_amount,	// epoch numbers
						  uint32_t itr){
 80006f4:	b590      	push	{r4, r7, lr}
 80006f6:	b09b      	sub	sp, #108	; 0x6c
 80006f8:	af02      	add	r7, sp, #8
 80006fa:	ed87 0b08 	vstr	d0, [r7, #32]
 80006fe:	ed87 1b06 	vstr	d1, [r7, #24]
 8000702:	ed87 2b04 	vstr	d2, [r7, #16]
 8000706:	ed87 3b02 	vstr	d3, [r7, #8]
 800070a:	6078      	str	r0, [r7, #4]
double prediction, error;
double up_prediction, down_prediction, up_error, down_error;

	for(int i = 0; i < itr; i++){
 800070c:	2300      	movs	r3, #0
 800070e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000710:	e089      	b.n	8000826 <brute_force_learning+0x132>

		prediction = input * weight;
 8000712:	ed97 6b08 	vldr	d6, [r7, #32]
 8000716:	ed97 7b06 	vldr	d7, [r7, #24]
 800071a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800071e:	ed87 7b14 	vstr	d7, [r7, #80]	; 0x50
		error = powf((prediction - expected_value), 2);
 8000722:	ed97 6b14 	vldr	d6, [r7, #80]	; 0x50
 8000726:	ed97 7b04 	vldr	d7, [r7, #16]
 800072a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800072e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000732:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000736:	eeb0 0a67 	vmov.f32	s0, s15
 800073a:	f003 fa65 	bl	8003c08 <powf>
 800073e:	eef0 7a40 	vmov.f32	s15, s0
 8000742:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000746:	ed87 7b12 	vstr	d7, [r7, #72]	; 0x48

		printmsg("Error: %f   Prediction: %f \r\n", error, prediction);
 800074a:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 800074e:	e9cd 3400 	strd	r3, r4, [sp]
 8000752:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000756:	4838      	ldr	r0, [pc, #224]	; (8000838 <brute_force_learning+0x144>)
 8000758:	f7ff ff4a 	bl	80005f0 <printmsg>

		up_prediction = input * (weight + step_amount);
 800075c:	ed97 6b06 	vldr	d6, [r7, #24]
 8000760:	ed97 7b02 	vldr	d7, [r7, #8]
 8000764:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000768:	ed97 6b08 	vldr	d6, [r7, #32]
 800076c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000770:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
		up_error      = powf((up_prediction - expected_value), 2);
 8000774:	ed97 6b10 	vldr	d6, [r7, #64]	; 0x40
 8000778:	ed97 7b04 	vldr	d7, [r7, #16]
 800077c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000780:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000784:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000788:	eeb0 0a67 	vmov.f32	s0, s15
 800078c:	f003 fa3c 	bl	8003c08 <powf>
 8000790:	eef0 7a40 	vmov.f32	s15, s0
 8000794:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000798:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38

		down_prediction = input * (weight - step_amount);
 800079c:	ed97 6b06 	vldr	d6, [r7, #24]
 80007a0:	ed97 7b02 	vldr	d7, [r7, #8]
 80007a4:	ee36 7b47 	vsub.f64	d7, d6, d7
 80007a8:	ed97 6b08 	vldr	d6, [r7, #32]
 80007ac:	ee26 7b07 	vmul.f64	d7, d6, d7
 80007b0:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
		down_error      = powf((down_prediction - expected_value), 2);
 80007b4:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
 80007b8:	ed97 7b04 	vldr	d7, [r7, #16]
 80007bc:	ee36 7b47 	vsub.f64	d7, d6, d7
 80007c0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80007c4:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80007c8:	eeb0 0a67 	vmov.f32	s0, s15
 80007cc:	f003 fa1c 	bl	8003c08 <powf>
 80007d0:	eef0 7a40 	vmov.f32	s15, s0
 80007d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80007d8:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28

		if(down_error < up_error)
 80007dc:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
 80007e0:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 80007e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80007e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007ec:	d507      	bpl.n	80007fe <brute_force_learning+0x10a>
			weight = weight - step_amount;
 80007ee:	ed97 6b06 	vldr	d6, [r7, #24]
 80007f2:	ed97 7b02 	vldr	d7, [r7, #8]
 80007f6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80007fa:	ed87 7b06 	vstr	d7, [r7, #24]
		if(down_error > up_error)
 80007fe:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
 8000802:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8000806:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800080a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800080e:	dd07      	ble.n	8000820 <brute_force_learning+0x12c>
			weight = weight + step_amount;
 8000810:	ed97 6b06 	vldr	d6, [r7, #24]
 8000814:	ed97 7b02 	vldr	d7, [r7, #8]
 8000818:	ee36 7b07 	vadd.f64	d7, d6, d7
 800081c:	ed87 7b06 	vstr	d7, [r7, #24]
	for(int i = 0; i < itr; i++){
 8000820:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000822:	3301      	adds	r3, #1
 8000824:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000826:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000828:	687a      	ldr	r2, [r7, #4]
 800082a:	429a      	cmp	r2, r3
 800082c:	f63f af71 	bhi.w	8000712 <brute_force_learning+0x1e>
	}
}
 8000830:	bf00      	nop
 8000832:	3764      	adds	r7, #100	; 0x64
 8000834:	46bd      	mov	sp, r7
 8000836:	bd90      	pop	{r4, r7, pc}
 8000838:	08003f38 	.word	0x08003f38

0800083c <HAL_MspInit>:
 *      Author: Mateus Sousa
 */

#include "main.h"

void HAL_MspInit(void){
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
	//__HAL_RCC_PWR_CLK_ENABLE();
	//__HAL_RCC_SYSCFG_CLK_ENABLE();

	//1. Set up the priority grouping of the arm cortex mx processor
	// This line is not required because priority grouping will be 4 by default
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000840:	2003      	movs	r0, #3
 8000842:	f000 fa03 	bl	8000c4c <HAL_NVIC_SetPriorityGrouping>
	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 8000846:	4b0d      	ldr	r3, [pc, #52]	; (800087c <HAL_MspInit+0x40>)
 8000848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800084a:	4a0c      	ldr	r2, [pc, #48]	; (800087c <HAL_MspInit+0x40>)
 800084c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000850:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000852:	2200      	movs	r2, #0
 8000854:	2100      	movs	r1, #0
 8000856:	f06f 000b 	mvn.w	r0, #11
 800085a:	f000 fa02 	bl	8000c62 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800085e:	2200      	movs	r2, #0
 8000860:	2100      	movs	r1, #0
 8000862:	f06f 000a 	mvn.w	r0, #10
 8000866:	f000 f9fc 	bl	8000c62 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800086a:	2200      	movs	r2, #0
 800086c:	2100      	movs	r1, #0
 800086e:	f06f 0009 	mvn.w	r0, #9
 8000872:	f000 f9f6 	bl	8000c62 <HAL_NVIC_SetPriority>

}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	e000ed00 	.word	0xe000ed00

08000880 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart){
 8000880:	b580      	push	{r7, lr}
 8000882:	b08a      	sub	sp, #40	; 0x28
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef gpio_uart;
	//here we are going to do the low level inits. of the USART2 peripheral

	//1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	__HAL_RCC_USART3_CLK_ENABLE();
 8000888:	4b1a      	ldr	r3, [pc, #104]	; (80008f4 <HAL_UART_MspInit+0x74>)
 800088a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800088c:	4a19      	ldr	r2, [pc, #100]	; (80008f4 <HAL_UART_MspInit+0x74>)
 800088e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000892:	6413      	str	r3, [r2, #64]	; 0x40
 8000894:	4b17      	ldr	r3, [pc, #92]	; (80008f4 <HAL_UART_MspInit+0x74>)
 8000896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000898:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800089c:	613b      	str	r3, [r7, #16]
 800089e:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80008a0:	4b14      	ldr	r3, [pc, #80]	; (80008f4 <HAL_UART_MspInit+0x74>)
 80008a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a4:	4a13      	ldr	r2, [pc, #76]	; (80008f4 <HAL_UART_MspInit+0x74>)
 80008a6:	f043 0308 	orr.w	r3, r3, #8
 80008aa:	6313      	str	r3, [r2, #48]	; 0x30
 80008ac:	4b11      	ldr	r3, [pc, #68]	; (80008f4 <HAL_UART_MspInit+0x74>)
 80008ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b0:	f003 0308 	and.w	r3, r3, #8
 80008b4:	60fb      	str	r3, [r7, #12]
 80008b6:	68fb      	ldr	r3, [r7, #12]

	//2. Do the pin muxing configurations
	gpio_uart.Pin = GPIO_PIN_8|GPIO_PIN_9; //UART2_TX
 80008b8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80008bc:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 80008be:	2302      	movs	r3, #2
 80008c0:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 80008c2:	2301      	movs	r3, #1
 80008c4:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80008c6:	2300      	movs	r3, #0
 80008c8:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART3;
 80008ca:	2307      	movs	r3, #7
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_GPIO_Init(GPIOD, &gpio_uart);
 80008ce:	f107 0314 	add.w	r3, r7, #20
 80008d2:	4619      	mov	r1, r3
 80008d4:	4808      	ldr	r0, [pc, #32]	; (80008f8 <HAL_UART_MspInit+0x78>)
 80008d6:	f000 f9fb 	bl	8000cd0 <HAL_GPIO_Init>

	//3. Enable the IRQ and set up the priority (NVIC settings)
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80008da:	2026      	movs	r0, #38	; 0x26
 80008dc:	f000 f9dd 	bl	8000c9a <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 80008e0:	2200      	movs	r2, #0
 80008e2:	210f      	movs	r1, #15
 80008e4:	2026      	movs	r0, #38	; 0x26
 80008e6:	f000 f9bc 	bl	8000c62 <HAL_NVIC_SetPriority>

}
 80008ea:	bf00      	nop
 80008ec:	3728      	adds	r7, #40	; 0x28
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40020c00 	.word	0x40020c00

080008fc <SysTick_Handler>:
 */

#include "main.h"
#include "stm32f7xx_it.h"

void SysTick_Handler(void){
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000900:	f000 f8b4 	bl	8000a6c <HAL_IncTick>
}
 8000904:	bf00      	nop
 8000906:	bd80      	pop	{r7, pc}

08000908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000910:	4a14      	ldr	r2, [pc, #80]	; (8000964 <_sbrk+0x5c>)
 8000912:	4b15      	ldr	r3, [pc, #84]	; (8000968 <_sbrk+0x60>)
 8000914:	1ad3      	subs	r3, r2, r3
 8000916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800091c:	4b13      	ldr	r3, [pc, #76]	; (800096c <_sbrk+0x64>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d102      	bne.n	800092a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000924:	4b11      	ldr	r3, [pc, #68]	; (800096c <_sbrk+0x64>)
 8000926:	4a12      	ldr	r2, [pc, #72]	; (8000970 <_sbrk+0x68>)
 8000928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800092a:	4b10      	ldr	r3, [pc, #64]	; (800096c <_sbrk+0x64>)
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4413      	add	r3, r2
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	429a      	cmp	r2, r3
 8000936:	d207      	bcs.n	8000948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000938:	f001 f96c 	bl	8001c14 <__errno>
 800093c:	4602      	mov	r2, r0
 800093e:	230c      	movs	r3, #12
 8000940:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000942:	f04f 33ff 	mov.w	r3, #4294967295
 8000946:	e009      	b.n	800095c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000948:	4b08      	ldr	r3, [pc, #32]	; (800096c <_sbrk+0x64>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800094e:	4b07      	ldr	r3, [pc, #28]	; (800096c <_sbrk+0x64>)
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4413      	add	r3, r2
 8000956:	4a05      	ldr	r2, [pc, #20]	; (800096c <_sbrk+0x64>)
 8000958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800095a:	68fb      	ldr	r3, [r7, #12]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3718      	adds	r7, #24
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20080000 	.word	0x20080000
 8000968:	00000400 	.word	0x00000400
 800096c:	20000218 	.word	0x20000218
 8000970:	200002b0 	.word	0x200002b0

08000974 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000978:	4b08      	ldr	r3, [pc, #32]	; (800099c <SystemInit+0x28>)
 800097a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800097e:	4a07      	ldr	r2, [pc, #28]	; (800099c <SystemInit+0x28>)
 8000980:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000984:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000988:	4b04      	ldr	r3, [pc, #16]	; (800099c <SystemInit+0x28>)
 800098a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800098e:	609a      	str	r2, [r3, #8]
#endif
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	e000ed00 	.word	0xe000ed00

080009a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80009a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009d8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80009a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80009a6:	e003      	b.n	80009b0 <LoopCopyDataInit>

080009a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80009a8:	4b0c      	ldr	r3, [pc, #48]	; (80009dc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80009aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80009ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80009ae:	3104      	adds	r1, #4

080009b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80009b0:	480b      	ldr	r0, [pc, #44]	; (80009e0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80009b2:	4b0c      	ldr	r3, [pc, #48]	; (80009e4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80009b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80009b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80009b8:	d3f6      	bcc.n	80009a8 <CopyDataInit>
  ldr  r2, =_sbss
 80009ba:	4a0b      	ldr	r2, [pc, #44]	; (80009e8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80009bc:	e002      	b.n	80009c4 <LoopFillZerobss>

080009be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80009be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80009c0:	f842 3b04 	str.w	r3, [r2], #4

080009c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009c4:	4b09      	ldr	r3, [pc, #36]	; (80009ec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80009c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009c8:	d3f9      	bcc.n	80009be <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80009ca:	f7ff ffd3 	bl	8000974 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009ce:	f001 f927 	bl	8001c20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009d2:	f7ff fe33 	bl	800063c <main>
  bx  lr    
 80009d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009d8:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80009dc:	08004440 	.word	0x08004440
  ldr  r0, =_sdata
 80009e0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80009e4:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 80009e8:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 80009ec:	200002ac 	.word	0x200002ac

080009f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009f0:	e7fe      	b.n	80009f0 <ADC_IRQHandler>

080009f2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009f2:	b580      	push	{r7, lr}
 80009f4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009f6:	2003      	movs	r0, #3
 80009f8:	f000 f928 	bl	8000c4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009fc:	2000      	movs	r0, #0
 80009fe:	f000 f805 	bl	8000a0c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000a02:	f7ff ff1b 	bl	800083c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000a06:	2300      	movs	r3, #0
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a14:	4b12      	ldr	r3, [pc, #72]	; (8000a60 <HAL_InitTick+0x54>)
 8000a16:	681a      	ldr	r2, [r3, #0]
 8000a18:	4b12      	ldr	r3, [pc, #72]	; (8000a64 <HAL_InitTick+0x58>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a22:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f000 f943 	bl	8000cb6 <HAL_SYSTICK_Config>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a36:	2301      	movs	r3, #1
 8000a38:	e00e      	b.n	8000a58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	2b0f      	cmp	r3, #15
 8000a3e:	d80a      	bhi.n	8000a56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a40:	2200      	movs	r2, #0
 8000a42:	6879      	ldr	r1, [r7, #4]
 8000a44:	f04f 30ff 	mov.w	r0, #4294967295
 8000a48:	f000 f90b 	bl	8000c62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a4c:	4a06      	ldr	r2, [pc, #24]	; (8000a68 <HAL_InitTick+0x5c>)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a52:	2300      	movs	r3, #0
 8000a54:	e000      	b.n	8000a58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	3708      	adds	r7, #8
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000020 	.word	0x20000020
 8000a64:	20000028 	.word	0x20000028
 8000a68:	20000024 	.word	0x20000024

08000a6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a70:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <HAL_IncTick+0x20>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	461a      	mov	r2, r3
 8000a76:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <HAL_IncTick+0x24>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	4a04      	ldr	r2, [pc, #16]	; (8000a90 <HAL_IncTick+0x24>)
 8000a7e:	6013      	str	r3, [r2, #0]
}
 8000a80:	bf00      	nop
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	20000028 	.word	0x20000028
 8000a90:	200002a4 	.word	0x200002a4

08000a94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  return uwTick;
 8000a98:	4b03      	ldr	r3, [pc, #12]	; (8000aa8 <HAL_GetTick+0x14>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	200002a4 	.word	0x200002a4

08000aac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	f003 0307 	and.w	r3, r3, #7
 8000aba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000abc:	4b0b      	ldr	r3, [pc, #44]	; (8000aec <__NVIC_SetPriorityGrouping+0x40>)
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ac2:	68ba      	ldr	r2, [r7, #8]
 8000ac4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ac8:	4013      	ands	r3, r2
 8000aca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ad4:	4b06      	ldr	r3, [pc, #24]	; (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ada:	4a04      	ldr	r2, [pc, #16]	; (8000aec <__NVIC_SetPriorityGrouping+0x40>)
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	60d3      	str	r3, [r2, #12]
}
 8000ae0:	bf00      	nop
 8000ae2:	3714      	adds	r7, #20
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr
 8000aec:	e000ed00 	.word	0xe000ed00
 8000af0:	05fa0000 	.word	0x05fa0000

08000af4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000af8:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <__NVIC_GetPriorityGrouping+0x18>)
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	0a1b      	lsrs	r3, r3, #8
 8000afe:	f003 0307 	and.w	r3, r3, #7
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	db0b      	blt.n	8000b3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	f003 021f 	and.w	r2, r3, #31
 8000b28:	4907      	ldr	r1, [pc, #28]	; (8000b48 <__NVIC_EnableIRQ+0x38>)
 8000b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2e:	095b      	lsrs	r3, r3, #5
 8000b30:	2001      	movs	r0, #1
 8000b32:	fa00 f202 	lsl.w	r2, r0, r2
 8000b36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b3a:	bf00      	nop
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	e000e100 	.word	0xe000e100

08000b4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	6039      	str	r1, [r7, #0]
 8000b56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	db0a      	blt.n	8000b76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	b2da      	uxtb	r2, r3
 8000b64:	490c      	ldr	r1, [pc, #48]	; (8000b98 <__NVIC_SetPriority+0x4c>)
 8000b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6a:	0112      	lsls	r2, r2, #4
 8000b6c:	b2d2      	uxtb	r2, r2
 8000b6e:	440b      	add	r3, r1
 8000b70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b74:	e00a      	b.n	8000b8c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	b2da      	uxtb	r2, r3
 8000b7a:	4908      	ldr	r1, [pc, #32]	; (8000b9c <__NVIC_SetPriority+0x50>)
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	f003 030f 	and.w	r3, r3, #15
 8000b82:	3b04      	subs	r3, #4
 8000b84:	0112      	lsls	r2, r2, #4
 8000b86:	b2d2      	uxtb	r2, r2
 8000b88:	440b      	add	r3, r1
 8000b8a:	761a      	strb	r2, [r3, #24]
}
 8000b8c:	bf00      	nop
 8000b8e:	370c      	adds	r7, #12
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	e000e100 	.word	0xe000e100
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b089      	sub	sp, #36	; 0x24
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	60f8      	str	r0, [r7, #12]
 8000ba8:	60b9      	str	r1, [r7, #8]
 8000baa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	f003 0307 	and.w	r3, r3, #7
 8000bb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bb4:	69fb      	ldr	r3, [r7, #28]
 8000bb6:	f1c3 0307 	rsb	r3, r3, #7
 8000bba:	2b04      	cmp	r3, #4
 8000bbc:	bf28      	it	cs
 8000bbe:	2304      	movcs	r3, #4
 8000bc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	3304      	adds	r3, #4
 8000bc6:	2b06      	cmp	r3, #6
 8000bc8:	d902      	bls.n	8000bd0 <NVIC_EncodePriority+0x30>
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3b03      	subs	r3, #3
 8000bce:	e000      	b.n	8000bd2 <NVIC_EncodePriority+0x32>
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8000bd8:	69bb      	ldr	r3, [r7, #24]
 8000bda:	fa02 f303 	lsl.w	r3, r2, r3
 8000bde:	43da      	mvns	r2, r3
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	401a      	ands	r2, r3
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be8:	f04f 31ff 	mov.w	r1, #4294967295
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf2:	43d9      	mvns	r1, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf8:	4313      	orrs	r3, r2
         );
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3724      	adds	r7, #36	; 0x24
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
	...

08000c08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	3b01      	subs	r3, #1
 8000c14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c18:	d301      	bcc.n	8000c1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e00f      	b.n	8000c3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c1e:	4a0a      	ldr	r2, [pc, #40]	; (8000c48 <SysTick_Config+0x40>)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	3b01      	subs	r3, #1
 8000c24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c26:	210f      	movs	r1, #15
 8000c28:	f04f 30ff 	mov.w	r0, #4294967295
 8000c2c:	f7ff ff8e 	bl	8000b4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c30:	4b05      	ldr	r3, [pc, #20]	; (8000c48 <SysTick_Config+0x40>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c36:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <SysTick_Config+0x40>)
 8000c38:	2207      	movs	r2, #7
 8000c3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c3c:	2300      	movs	r3, #0
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	e000e010 	.word	0xe000e010

08000c4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f7ff ff29 	bl	8000aac <__NVIC_SetPriorityGrouping>
}
 8000c5a:	bf00      	nop
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b086      	sub	sp, #24
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	4603      	mov	r3, r0
 8000c6a:	60b9      	str	r1, [r7, #8]
 8000c6c:	607a      	str	r2, [r7, #4]
 8000c6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c74:	f7ff ff3e 	bl	8000af4 <__NVIC_GetPriorityGrouping>
 8000c78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c7a:	687a      	ldr	r2, [r7, #4]
 8000c7c:	68b9      	ldr	r1, [r7, #8]
 8000c7e:	6978      	ldr	r0, [r7, #20]
 8000c80:	f7ff ff8e 	bl	8000ba0 <NVIC_EncodePriority>
 8000c84:	4602      	mov	r2, r0
 8000c86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c8a:	4611      	mov	r1, r2
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff ff5d 	bl	8000b4c <__NVIC_SetPriority>
}
 8000c92:	bf00      	nop
 8000c94:	3718      	adds	r7, #24
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}

08000c9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c9a:	b580      	push	{r7, lr}
 8000c9c:	b082      	sub	sp, #8
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff ff31 	bl	8000b10 <__NVIC_EnableIRQ>
}
 8000cae:	bf00      	nop
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b082      	sub	sp, #8
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f7ff ffa2 	bl	8000c08 <SysTick_Config>
 8000cc4:	4603      	mov	r3, r0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
	...

08000cd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b089      	sub	sp, #36	; 0x24
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000cea:	2300      	movs	r3, #0
 8000cec:	61fb      	str	r3, [r7, #28]
 8000cee:	e175      	b.n	8000fdc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	697a      	ldr	r2, [r7, #20]
 8000d00:	4013      	ands	r3, r2
 8000d02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d04:	693a      	ldr	r2, [r7, #16]
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	f040 8164 	bne.w	8000fd6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d00b      	beq.n	8000d2e <HAL_GPIO_Init+0x5e>
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	2b02      	cmp	r3, #2
 8000d1c:	d007      	beq.n	8000d2e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d22:	2b11      	cmp	r3, #17
 8000d24:	d003      	beq.n	8000d2e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	2b12      	cmp	r3, #18
 8000d2c:	d130      	bne.n	8000d90 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000d34:	69fb      	ldr	r3, [r7, #28]
 8000d36:	005b      	lsls	r3, r3, #1
 8000d38:	2203      	movs	r2, #3
 8000d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3e:	43db      	mvns	r3, r3
 8000d40:	69ba      	ldr	r2, [r7, #24]
 8000d42:	4013      	ands	r3, r2
 8000d44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	68da      	ldr	r2, [r3, #12]
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	69ba      	ldr	r2, [r7, #24]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	69ba      	ldr	r2, [r7, #24]
 8000d5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d64:	2201      	movs	r2, #1
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	69ba      	ldr	r2, [r7, #24]
 8000d70:	4013      	ands	r3, r2
 8000d72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	091b      	lsrs	r3, r3, #4
 8000d7a:	f003 0201 	and.w	r2, r3, #1
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	fa02 f303 	lsl.w	r3, r2, r3
 8000d84:	69ba      	ldr	r2, [r7, #24]
 8000d86:	4313      	orrs	r3, r2
 8000d88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	69ba      	ldr	r2, [r7, #24]
 8000d8e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	2203      	movs	r2, #3
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	43db      	mvns	r3, r3
 8000da2:	69ba      	ldr	r2, [r7, #24]
 8000da4:	4013      	ands	r3, r2
 8000da6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	689a      	ldr	r2, [r3, #8]
 8000dac:	69fb      	ldr	r3, [r7, #28]
 8000dae:	005b      	lsls	r3, r3, #1
 8000db0:	fa02 f303 	lsl.w	r3, r2, r3
 8000db4:	69ba      	ldr	r2, [r7, #24]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	69ba      	ldr	r2, [r7, #24]
 8000dbe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d003      	beq.n	8000dd0 <HAL_GPIO_Init+0x100>
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	2b12      	cmp	r3, #18
 8000dce:	d123      	bne.n	8000e18 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	08da      	lsrs	r2, r3, #3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	3208      	adds	r2, #8
 8000dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	f003 0307 	and.w	r3, r3, #7
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	220f      	movs	r2, #15
 8000de8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dec:	43db      	mvns	r3, r3
 8000dee:	69ba      	ldr	r2, [r7, #24]
 8000df0:	4013      	ands	r3, r2
 8000df2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	691a      	ldr	r2, [r3, #16]
 8000df8:	69fb      	ldr	r3, [r7, #28]
 8000dfa:	f003 0307 	and.w	r3, r3, #7
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	69ba      	ldr	r2, [r7, #24]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	08da      	lsrs	r2, r3, #3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	3208      	adds	r2, #8
 8000e12:	69b9      	ldr	r1, [r7, #24]
 8000e14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	2203      	movs	r2, #3
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	69ba      	ldr	r2, [r7, #24]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	f003 0203 	and.w	r2, r3, #3
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	69ba      	ldr	r2, [r7, #24]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	69ba      	ldr	r2, [r7, #24]
 8000e4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	f000 80be 	beq.w	8000fd6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5a:	4b65      	ldr	r3, [pc, #404]	; (8000ff0 <HAL_GPIO_Init+0x320>)
 8000e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e5e:	4a64      	ldr	r2, [pc, #400]	; (8000ff0 <HAL_GPIO_Init+0x320>)
 8000e60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e64:	6453      	str	r3, [r2, #68]	; 0x44
 8000e66:	4b62      	ldr	r3, [pc, #392]	; (8000ff0 <HAL_GPIO_Init+0x320>)
 8000e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e6e:	60fb      	str	r3, [r7, #12]
 8000e70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000e72:	4a60      	ldr	r2, [pc, #384]	; (8000ff4 <HAL_GPIO_Init+0x324>)
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	089b      	lsrs	r3, r3, #2
 8000e78:	3302      	adds	r3, #2
 8000e7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000e80:	69fb      	ldr	r3, [r7, #28]
 8000e82:	f003 0303 	and.w	r3, r3, #3
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	220f      	movs	r2, #15
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	43db      	mvns	r3, r3
 8000e90:	69ba      	ldr	r2, [r7, #24]
 8000e92:	4013      	ands	r3, r2
 8000e94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4a57      	ldr	r2, [pc, #348]	; (8000ff8 <HAL_GPIO_Init+0x328>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d037      	beq.n	8000f0e <HAL_GPIO_Init+0x23e>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4a56      	ldr	r2, [pc, #344]	; (8000ffc <HAL_GPIO_Init+0x32c>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d031      	beq.n	8000f0a <HAL_GPIO_Init+0x23a>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4a55      	ldr	r2, [pc, #340]	; (8001000 <HAL_GPIO_Init+0x330>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d02b      	beq.n	8000f06 <HAL_GPIO_Init+0x236>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a54      	ldr	r2, [pc, #336]	; (8001004 <HAL_GPIO_Init+0x334>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d025      	beq.n	8000f02 <HAL_GPIO_Init+0x232>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4a53      	ldr	r2, [pc, #332]	; (8001008 <HAL_GPIO_Init+0x338>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d01f      	beq.n	8000efe <HAL_GPIO_Init+0x22e>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4a52      	ldr	r2, [pc, #328]	; (800100c <HAL_GPIO_Init+0x33c>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d019      	beq.n	8000efa <HAL_GPIO_Init+0x22a>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a51      	ldr	r2, [pc, #324]	; (8001010 <HAL_GPIO_Init+0x340>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d013      	beq.n	8000ef6 <HAL_GPIO_Init+0x226>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4a50      	ldr	r2, [pc, #320]	; (8001014 <HAL_GPIO_Init+0x344>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d00d      	beq.n	8000ef2 <HAL_GPIO_Init+0x222>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4a4f      	ldr	r2, [pc, #316]	; (8001018 <HAL_GPIO_Init+0x348>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d007      	beq.n	8000eee <HAL_GPIO_Init+0x21e>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4a4e      	ldr	r2, [pc, #312]	; (800101c <HAL_GPIO_Init+0x34c>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d101      	bne.n	8000eea <HAL_GPIO_Init+0x21a>
 8000ee6:	2309      	movs	r3, #9
 8000ee8:	e012      	b.n	8000f10 <HAL_GPIO_Init+0x240>
 8000eea:	230a      	movs	r3, #10
 8000eec:	e010      	b.n	8000f10 <HAL_GPIO_Init+0x240>
 8000eee:	2308      	movs	r3, #8
 8000ef0:	e00e      	b.n	8000f10 <HAL_GPIO_Init+0x240>
 8000ef2:	2307      	movs	r3, #7
 8000ef4:	e00c      	b.n	8000f10 <HAL_GPIO_Init+0x240>
 8000ef6:	2306      	movs	r3, #6
 8000ef8:	e00a      	b.n	8000f10 <HAL_GPIO_Init+0x240>
 8000efa:	2305      	movs	r3, #5
 8000efc:	e008      	b.n	8000f10 <HAL_GPIO_Init+0x240>
 8000efe:	2304      	movs	r3, #4
 8000f00:	e006      	b.n	8000f10 <HAL_GPIO_Init+0x240>
 8000f02:	2303      	movs	r3, #3
 8000f04:	e004      	b.n	8000f10 <HAL_GPIO_Init+0x240>
 8000f06:	2302      	movs	r3, #2
 8000f08:	e002      	b.n	8000f10 <HAL_GPIO_Init+0x240>
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e000      	b.n	8000f10 <HAL_GPIO_Init+0x240>
 8000f0e:	2300      	movs	r3, #0
 8000f10:	69fa      	ldr	r2, [r7, #28]
 8000f12:	f002 0203 	and.w	r2, r2, #3
 8000f16:	0092      	lsls	r2, r2, #2
 8000f18:	4093      	lsls	r3, r2
 8000f1a:	69ba      	ldr	r2, [r7, #24]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000f20:	4934      	ldr	r1, [pc, #208]	; (8000ff4 <HAL_GPIO_Init+0x324>)
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	089b      	lsrs	r3, r3, #2
 8000f26:	3302      	adds	r3, #2
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f2e:	4b3c      	ldr	r3, [pc, #240]	; (8001020 <HAL_GPIO_Init+0x350>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	43db      	mvns	r3, r3
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d003      	beq.n	8000f52 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000f4a:	69ba      	ldr	r2, [r7, #24]
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f52:	4a33      	ldr	r2, [pc, #204]	; (8001020 <HAL_GPIO_Init+0x350>)
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f58:	4b31      	ldr	r3, [pc, #196]	; (8001020 <HAL_GPIO_Init+0x350>)
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	43db      	mvns	r3, r3
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4013      	ands	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d003      	beq.n	8000f7c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f7c:	4a28      	ldr	r2, [pc, #160]	; (8001020 <HAL_GPIO_Init+0x350>)
 8000f7e:	69bb      	ldr	r3, [r7, #24]
 8000f80:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f82:	4b27      	ldr	r3, [pc, #156]	; (8001020 <HAL_GPIO_Init+0x350>)
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	43db      	mvns	r3, r3
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d003      	beq.n	8000fa6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000f9e:	69ba      	ldr	r2, [r7, #24]
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fa6:	4a1e      	ldr	r2, [pc, #120]	; (8001020 <HAL_GPIO_Init+0x350>)
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fac:	4b1c      	ldr	r3, [pc, #112]	; (8001020 <HAL_GPIO_Init+0x350>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	43db      	mvns	r3, r3
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d003      	beq.n	8000fd0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fd0:	4a13      	ldr	r2, [pc, #76]	; (8001020 <HAL_GPIO_Init+0x350>)
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	61fb      	str	r3, [r7, #28]
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	2b0f      	cmp	r3, #15
 8000fe0:	f67f ae86 	bls.w	8000cf0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8000fe4:	bf00      	nop
 8000fe6:	3724      	adds	r7, #36	; 0x24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	40023800 	.word	0x40023800
 8000ff4:	40013800 	.word	0x40013800
 8000ff8:	40020000 	.word	0x40020000
 8000ffc:	40020400 	.word	0x40020400
 8001000:	40020800 	.word	0x40020800
 8001004:	40020c00 	.word	0x40020c00
 8001008:	40021000 	.word	0x40021000
 800100c:	40021400 	.word	0x40021400
 8001010:	40021800 	.word	0x40021800
 8001014:	40021c00 	.word	0x40021c00
 8001018:	40022000 	.word	0x40022000
 800101c:	40022400 	.word	0x40022400
 8001020:	40013c00 	.word	0x40013c00

08001024 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	2300      	movs	r3, #0
 8001034:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800103a:	4b63      	ldr	r3, [pc, #396]	; (80011c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	f003 030c 	and.w	r3, r3, #12
 8001042:	2b04      	cmp	r3, #4
 8001044:	d007      	beq.n	8001056 <HAL_RCC_GetSysClockFreq+0x32>
 8001046:	2b08      	cmp	r3, #8
 8001048:	d008      	beq.n	800105c <HAL_RCC_GetSysClockFreq+0x38>
 800104a:	2b00      	cmp	r3, #0
 800104c:	f040 80b4 	bne.w	80011b8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001050:	4b5e      	ldr	r3, [pc, #376]	; (80011cc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001052:	60bb      	str	r3, [r7, #8]
      break;
 8001054:	e0b3      	b.n	80011be <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001056:	4b5e      	ldr	r3, [pc, #376]	; (80011d0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001058:	60bb      	str	r3, [r7, #8]
      break;
 800105a:	e0b0      	b.n	80011be <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800105c:	4b5a      	ldr	r3, [pc, #360]	; (80011c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001064:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001066:	4b58      	ldr	r3, [pc, #352]	; (80011c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800106e:	2b00      	cmp	r3, #0
 8001070:	d04a      	beq.n	8001108 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001072:	4b55      	ldr	r3, [pc, #340]	; (80011c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	099b      	lsrs	r3, r3, #6
 8001078:	f04f 0400 	mov.w	r4, #0
 800107c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001080:	f04f 0200 	mov.w	r2, #0
 8001084:	ea03 0501 	and.w	r5, r3, r1
 8001088:	ea04 0602 	and.w	r6, r4, r2
 800108c:	4629      	mov	r1, r5
 800108e:	4632      	mov	r2, r6
 8001090:	f04f 0300 	mov.w	r3, #0
 8001094:	f04f 0400 	mov.w	r4, #0
 8001098:	0154      	lsls	r4, r2, #5
 800109a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800109e:	014b      	lsls	r3, r1, #5
 80010a0:	4619      	mov	r1, r3
 80010a2:	4622      	mov	r2, r4
 80010a4:	1b49      	subs	r1, r1, r5
 80010a6:	eb62 0206 	sbc.w	r2, r2, r6
 80010aa:	f04f 0300 	mov.w	r3, #0
 80010ae:	f04f 0400 	mov.w	r4, #0
 80010b2:	0194      	lsls	r4, r2, #6
 80010b4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80010b8:	018b      	lsls	r3, r1, #6
 80010ba:	1a5b      	subs	r3, r3, r1
 80010bc:	eb64 0402 	sbc.w	r4, r4, r2
 80010c0:	f04f 0100 	mov.w	r1, #0
 80010c4:	f04f 0200 	mov.w	r2, #0
 80010c8:	00e2      	lsls	r2, r4, #3
 80010ca:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80010ce:	00d9      	lsls	r1, r3, #3
 80010d0:	460b      	mov	r3, r1
 80010d2:	4614      	mov	r4, r2
 80010d4:	195b      	adds	r3, r3, r5
 80010d6:	eb44 0406 	adc.w	r4, r4, r6
 80010da:	f04f 0100 	mov.w	r1, #0
 80010de:	f04f 0200 	mov.w	r2, #0
 80010e2:	0262      	lsls	r2, r4, #9
 80010e4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80010e8:	0259      	lsls	r1, r3, #9
 80010ea:	460b      	mov	r3, r1
 80010ec:	4614      	mov	r4, r2
 80010ee:	4618      	mov	r0, r3
 80010f0:	4621      	mov	r1, r4
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f04f 0400 	mov.w	r4, #0
 80010f8:	461a      	mov	r2, r3
 80010fa:	4623      	mov	r3, r4
 80010fc:	f7ff f8f8 	bl	80002f0 <__aeabi_uldivmod>
 8001100:	4603      	mov	r3, r0
 8001102:	460c      	mov	r4, r1
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	e049      	b.n	800119c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001108:	4b2f      	ldr	r3, [pc, #188]	; (80011c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	099b      	lsrs	r3, r3, #6
 800110e:	f04f 0400 	mov.w	r4, #0
 8001112:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	ea03 0501 	and.w	r5, r3, r1
 800111e:	ea04 0602 	and.w	r6, r4, r2
 8001122:	4629      	mov	r1, r5
 8001124:	4632      	mov	r2, r6
 8001126:	f04f 0300 	mov.w	r3, #0
 800112a:	f04f 0400 	mov.w	r4, #0
 800112e:	0154      	lsls	r4, r2, #5
 8001130:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001134:	014b      	lsls	r3, r1, #5
 8001136:	4619      	mov	r1, r3
 8001138:	4622      	mov	r2, r4
 800113a:	1b49      	subs	r1, r1, r5
 800113c:	eb62 0206 	sbc.w	r2, r2, r6
 8001140:	f04f 0300 	mov.w	r3, #0
 8001144:	f04f 0400 	mov.w	r4, #0
 8001148:	0194      	lsls	r4, r2, #6
 800114a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800114e:	018b      	lsls	r3, r1, #6
 8001150:	1a5b      	subs	r3, r3, r1
 8001152:	eb64 0402 	sbc.w	r4, r4, r2
 8001156:	f04f 0100 	mov.w	r1, #0
 800115a:	f04f 0200 	mov.w	r2, #0
 800115e:	00e2      	lsls	r2, r4, #3
 8001160:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001164:	00d9      	lsls	r1, r3, #3
 8001166:	460b      	mov	r3, r1
 8001168:	4614      	mov	r4, r2
 800116a:	195b      	adds	r3, r3, r5
 800116c:	eb44 0406 	adc.w	r4, r4, r6
 8001170:	f04f 0100 	mov.w	r1, #0
 8001174:	f04f 0200 	mov.w	r2, #0
 8001178:	02a2      	lsls	r2, r4, #10
 800117a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800117e:	0299      	lsls	r1, r3, #10
 8001180:	460b      	mov	r3, r1
 8001182:	4614      	mov	r4, r2
 8001184:	4618      	mov	r0, r3
 8001186:	4621      	mov	r1, r4
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f04f 0400 	mov.w	r4, #0
 800118e:	461a      	mov	r2, r3
 8001190:	4623      	mov	r3, r4
 8001192:	f7ff f8ad 	bl	80002f0 <__aeabi_uldivmod>
 8001196:	4603      	mov	r3, r0
 8001198:	460c      	mov	r4, r1
 800119a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800119c:	4b0a      	ldr	r3, [pc, #40]	; (80011c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	0c1b      	lsrs	r3, r3, #16
 80011a2:	f003 0303 	and.w	r3, r3, #3
 80011a6:	3301      	adds	r3, #1
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80011ac:	68fa      	ldr	r2, [r7, #12]
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b4:	60bb      	str	r3, [r7, #8]
      break;
 80011b6:	e002      	b.n	80011be <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80011b8:	4b04      	ldr	r3, [pc, #16]	; (80011cc <HAL_RCC_GetSysClockFreq+0x1a8>)
 80011ba:	60bb      	str	r3, [r7, #8]
      break;
 80011bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80011be:	68bb      	ldr	r3, [r7, #8]
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3714      	adds	r7, #20
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011c8:	40023800 	.word	0x40023800
 80011cc:	00f42400 	.word	0x00f42400
 80011d0:	007a1200 	.word	0x007a1200

080011d4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80011d8:	4b03      	ldr	r3, [pc, #12]	; (80011e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80011da:	681b      	ldr	r3, [r3, #0]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	20000020 	.word	0x20000020

080011ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80011f0:	f7ff fff0 	bl	80011d4 <HAL_RCC_GetHCLKFreq>
 80011f4:	4601      	mov	r1, r0
 80011f6:	4b05      	ldr	r3, [pc, #20]	; (800120c <HAL_RCC_GetPCLK1Freq+0x20>)
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	0a9b      	lsrs	r3, r3, #10
 80011fc:	f003 0307 	and.w	r3, r3, #7
 8001200:	4a03      	ldr	r2, [pc, #12]	; (8001210 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001202:	5cd3      	ldrb	r3, [r2, r3]
 8001204:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001208:	4618      	mov	r0, r3
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40023800 	.word	0x40023800
 8001210:	08003f58 	.word	0x08003f58

08001214 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001218:	f7ff ffdc 	bl	80011d4 <HAL_RCC_GetHCLKFreq>
 800121c:	4601      	mov	r1, r0
 800121e:	4b05      	ldr	r3, [pc, #20]	; (8001234 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	0b5b      	lsrs	r3, r3, #13
 8001224:	f003 0307 	and.w	r3, r3, #7
 8001228:	4a03      	ldr	r2, [pc, #12]	; (8001238 <HAL_RCC_GetPCLK2Freq+0x24>)
 800122a:	5cd3      	ldrb	r3, [r2, r3]
 800122c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001230:	4618      	mov	r0, r3
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40023800 	.word	0x40023800
 8001238:	08003f58 	.word	0x08003f58

0800123c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d101      	bne.n	800124e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e040      	b.n	80012d0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001252:	2b00      	cmp	r3, #0
 8001254:	d106      	bne.n	8001264 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2200      	movs	r2, #0
 800125a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f7ff fb0e 	bl	8000880 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2224      	movs	r2, #36	; 0x24
 8001268:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f022 0201 	bic.w	r2, r2, #1
 8001278:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f000 f8be 	bl	80013fc <UART_SetConfig>
 8001280:	4603      	mov	r3, r0
 8001282:	2b01      	cmp	r3, #1
 8001284:	d101      	bne.n	800128a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e022      	b.n	80012d0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800128e:	2b00      	cmp	r3, #0
 8001290:	d002      	beq.n	8001298 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f000 fb5c 	bl	8001950 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	685a      	ldr	r2, [r3, #4]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80012a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	689a      	ldr	r2, [r3, #8]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80012b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f042 0201 	orr.w	r2, r2, #1
 80012c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f000 fbe3 	bl	8001a94 <UART_CheckIdleState>
 80012ce:	4603      	mov	r3, r0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	; 0x28
 80012dc:	af02      	add	r7, sp, #8
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	603b      	str	r3, [r7, #0]
 80012e4:	4613      	mov	r3, r2
 80012e6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012ec:	2b20      	cmp	r3, #32
 80012ee:	d17f      	bne.n	80013f0 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d002      	beq.n	80012fc <HAL_UART_Transmit+0x24>
 80012f6:	88fb      	ldrh	r3, [r7, #6]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d101      	bne.n	8001300 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	e078      	b.n	80013f2 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001306:	2b01      	cmp	r3, #1
 8001308:	d101      	bne.n	800130e <HAL_UART_Transmit+0x36>
 800130a:	2302      	movs	r3, #2
 800130c:	e071      	b.n	80013f2 <HAL_UART_Transmit+0x11a>
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2201      	movs	r2, #1
 8001312:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	2200      	movs	r2, #0
 800131a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2221      	movs	r2, #33	; 0x21
 8001320:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8001322:	f7ff fbb7 	bl	8000a94 <HAL_GetTick>
 8001326:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	88fa      	ldrh	r2, [r7, #6]
 800132c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	88fa      	ldrh	r2, [r7, #6]
 8001334:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001340:	d108      	bne.n	8001354 <HAL_UART_Transmit+0x7c>
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	691b      	ldr	r3, [r3, #16]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d104      	bne.n	8001354 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800134a:	2300      	movs	r3, #0
 800134c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	61bb      	str	r3, [r7, #24]
 8001352:	e003      	b.n	800135c <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001358:	2300      	movs	r3, #0
 800135a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	2200      	movs	r2, #0
 8001360:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8001364:	e02c      	b.n	80013c0 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	2200      	movs	r2, #0
 800136e:	2180      	movs	r1, #128	; 0x80
 8001370:	68f8      	ldr	r0, [r7, #12]
 8001372:	f000 fbd4 	bl	8001b1e <UART_WaitOnFlagUntilTimeout>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 800137c:	2303      	movs	r3, #3
 800137e:	e038      	b.n	80013f2 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d10b      	bne.n	800139e <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	881b      	ldrh	r3, [r3, #0]
 800138a:	461a      	mov	r2, r3
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001394:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001396:	69bb      	ldr	r3, [r7, #24]
 8001398:	3302      	adds	r3, #2
 800139a:	61bb      	str	r3, [r7, #24]
 800139c:	e007      	b.n	80013ae <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	781a      	ldrb	r2, [r3, #0]
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	3301      	adds	r3, #1
 80013ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	3b01      	subs	r3, #1
 80013b8:	b29a      	uxth	r2, r3
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d1cc      	bne.n	8001366 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	2200      	movs	r2, #0
 80013d4:	2140      	movs	r1, #64	; 0x40
 80013d6:	68f8      	ldr	r0, [r7, #12]
 80013d8:	f000 fba1 	bl	8001b1e <UART_WaitOnFlagUntilTimeout>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e005      	b.n	80013f2 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	2220      	movs	r2, #32
 80013ea:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80013ec:	2300      	movs	r3, #0
 80013ee:	e000      	b.n	80013f2 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80013f0:	2302      	movs	r3, #2
  }
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3720      	adds	r7, #32
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b088      	sub	sp, #32
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8001404:	2300      	movs	r3, #0
 8001406:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001408:	2300      	movs	r3, #0
 800140a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	689a      	ldr	r2, [r3, #8]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	691b      	ldr	r3, [r3, #16]
 8001414:	431a      	orrs	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	695b      	ldr	r3, [r3, #20]
 800141a:	431a      	orrs	r2, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	69db      	ldr	r3, [r3, #28]
 8001420:	4313      	orrs	r3, r2
 8001422:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	4bb1      	ldr	r3, [pc, #708]	; (80016f0 <UART_SetConfig+0x2f4>)
 800142c:	4013      	ands	r3, r2
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	6812      	ldr	r2, [r2, #0]
 8001432:	6939      	ldr	r1, [r7, #16]
 8001434:	430b      	orrs	r3, r1
 8001436:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	68da      	ldr	r2, [r3, #12]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	430a      	orrs	r2, r1
 800144c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	699b      	ldr	r3, [r3, #24]
 8001452:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6a1b      	ldr	r3, [r3, #32]
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	4313      	orrs	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	693a      	ldr	r2, [r7, #16]
 800146e:	430a      	orrs	r2, r1
 8001470:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a9f      	ldr	r2, [pc, #636]	; (80016f4 <UART_SetConfig+0x2f8>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d121      	bne.n	80014c0 <UART_SetConfig+0xc4>
 800147c:	4b9e      	ldr	r3, [pc, #632]	; (80016f8 <UART_SetConfig+0x2fc>)
 800147e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001482:	f003 0303 	and.w	r3, r3, #3
 8001486:	2b03      	cmp	r3, #3
 8001488:	d816      	bhi.n	80014b8 <UART_SetConfig+0xbc>
 800148a:	a201      	add	r2, pc, #4	; (adr r2, 8001490 <UART_SetConfig+0x94>)
 800148c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001490:	080014a1 	.word	0x080014a1
 8001494:	080014ad 	.word	0x080014ad
 8001498:	080014a7 	.word	0x080014a7
 800149c:	080014b3 	.word	0x080014b3
 80014a0:	2301      	movs	r3, #1
 80014a2:	77fb      	strb	r3, [r7, #31]
 80014a4:	e151      	b.n	800174a <UART_SetConfig+0x34e>
 80014a6:	2302      	movs	r3, #2
 80014a8:	77fb      	strb	r3, [r7, #31]
 80014aa:	e14e      	b.n	800174a <UART_SetConfig+0x34e>
 80014ac:	2304      	movs	r3, #4
 80014ae:	77fb      	strb	r3, [r7, #31]
 80014b0:	e14b      	b.n	800174a <UART_SetConfig+0x34e>
 80014b2:	2308      	movs	r3, #8
 80014b4:	77fb      	strb	r3, [r7, #31]
 80014b6:	e148      	b.n	800174a <UART_SetConfig+0x34e>
 80014b8:	2310      	movs	r3, #16
 80014ba:	77fb      	strb	r3, [r7, #31]
 80014bc:	bf00      	nop
 80014be:	e144      	b.n	800174a <UART_SetConfig+0x34e>
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a8d      	ldr	r2, [pc, #564]	; (80016fc <UART_SetConfig+0x300>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d134      	bne.n	8001534 <UART_SetConfig+0x138>
 80014ca:	4b8b      	ldr	r3, [pc, #556]	; (80016f8 <UART_SetConfig+0x2fc>)
 80014cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014d0:	f003 030c 	and.w	r3, r3, #12
 80014d4:	2b0c      	cmp	r3, #12
 80014d6:	d829      	bhi.n	800152c <UART_SetConfig+0x130>
 80014d8:	a201      	add	r2, pc, #4	; (adr r2, 80014e0 <UART_SetConfig+0xe4>)
 80014da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014de:	bf00      	nop
 80014e0:	08001515 	.word	0x08001515
 80014e4:	0800152d 	.word	0x0800152d
 80014e8:	0800152d 	.word	0x0800152d
 80014ec:	0800152d 	.word	0x0800152d
 80014f0:	08001521 	.word	0x08001521
 80014f4:	0800152d 	.word	0x0800152d
 80014f8:	0800152d 	.word	0x0800152d
 80014fc:	0800152d 	.word	0x0800152d
 8001500:	0800151b 	.word	0x0800151b
 8001504:	0800152d 	.word	0x0800152d
 8001508:	0800152d 	.word	0x0800152d
 800150c:	0800152d 	.word	0x0800152d
 8001510:	08001527 	.word	0x08001527
 8001514:	2300      	movs	r3, #0
 8001516:	77fb      	strb	r3, [r7, #31]
 8001518:	e117      	b.n	800174a <UART_SetConfig+0x34e>
 800151a:	2302      	movs	r3, #2
 800151c:	77fb      	strb	r3, [r7, #31]
 800151e:	e114      	b.n	800174a <UART_SetConfig+0x34e>
 8001520:	2304      	movs	r3, #4
 8001522:	77fb      	strb	r3, [r7, #31]
 8001524:	e111      	b.n	800174a <UART_SetConfig+0x34e>
 8001526:	2308      	movs	r3, #8
 8001528:	77fb      	strb	r3, [r7, #31]
 800152a:	e10e      	b.n	800174a <UART_SetConfig+0x34e>
 800152c:	2310      	movs	r3, #16
 800152e:	77fb      	strb	r3, [r7, #31]
 8001530:	bf00      	nop
 8001532:	e10a      	b.n	800174a <UART_SetConfig+0x34e>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a71      	ldr	r2, [pc, #452]	; (8001700 <UART_SetConfig+0x304>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d120      	bne.n	8001580 <UART_SetConfig+0x184>
 800153e:	4b6e      	ldr	r3, [pc, #440]	; (80016f8 <UART_SetConfig+0x2fc>)
 8001540:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001544:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001548:	2b10      	cmp	r3, #16
 800154a:	d00f      	beq.n	800156c <UART_SetConfig+0x170>
 800154c:	2b10      	cmp	r3, #16
 800154e:	d802      	bhi.n	8001556 <UART_SetConfig+0x15a>
 8001550:	2b00      	cmp	r3, #0
 8001552:	d005      	beq.n	8001560 <UART_SetConfig+0x164>
 8001554:	e010      	b.n	8001578 <UART_SetConfig+0x17c>
 8001556:	2b20      	cmp	r3, #32
 8001558:	d005      	beq.n	8001566 <UART_SetConfig+0x16a>
 800155a:	2b30      	cmp	r3, #48	; 0x30
 800155c:	d009      	beq.n	8001572 <UART_SetConfig+0x176>
 800155e:	e00b      	b.n	8001578 <UART_SetConfig+0x17c>
 8001560:	2300      	movs	r3, #0
 8001562:	77fb      	strb	r3, [r7, #31]
 8001564:	e0f1      	b.n	800174a <UART_SetConfig+0x34e>
 8001566:	2302      	movs	r3, #2
 8001568:	77fb      	strb	r3, [r7, #31]
 800156a:	e0ee      	b.n	800174a <UART_SetConfig+0x34e>
 800156c:	2304      	movs	r3, #4
 800156e:	77fb      	strb	r3, [r7, #31]
 8001570:	e0eb      	b.n	800174a <UART_SetConfig+0x34e>
 8001572:	2308      	movs	r3, #8
 8001574:	77fb      	strb	r3, [r7, #31]
 8001576:	e0e8      	b.n	800174a <UART_SetConfig+0x34e>
 8001578:	2310      	movs	r3, #16
 800157a:	77fb      	strb	r3, [r7, #31]
 800157c:	bf00      	nop
 800157e:	e0e4      	b.n	800174a <UART_SetConfig+0x34e>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a5f      	ldr	r2, [pc, #380]	; (8001704 <UART_SetConfig+0x308>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d120      	bne.n	80015cc <UART_SetConfig+0x1d0>
 800158a:	4b5b      	ldr	r3, [pc, #364]	; (80016f8 <UART_SetConfig+0x2fc>)
 800158c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001590:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001594:	2b40      	cmp	r3, #64	; 0x40
 8001596:	d00f      	beq.n	80015b8 <UART_SetConfig+0x1bc>
 8001598:	2b40      	cmp	r3, #64	; 0x40
 800159a:	d802      	bhi.n	80015a2 <UART_SetConfig+0x1a6>
 800159c:	2b00      	cmp	r3, #0
 800159e:	d005      	beq.n	80015ac <UART_SetConfig+0x1b0>
 80015a0:	e010      	b.n	80015c4 <UART_SetConfig+0x1c8>
 80015a2:	2b80      	cmp	r3, #128	; 0x80
 80015a4:	d005      	beq.n	80015b2 <UART_SetConfig+0x1b6>
 80015a6:	2bc0      	cmp	r3, #192	; 0xc0
 80015a8:	d009      	beq.n	80015be <UART_SetConfig+0x1c2>
 80015aa:	e00b      	b.n	80015c4 <UART_SetConfig+0x1c8>
 80015ac:	2300      	movs	r3, #0
 80015ae:	77fb      	strb	r3, [r7, #31]
 80015b0:	e0cb      	b.n	800174a <UART_SetConfig+0x34e>
 80015b2:	2302      	movs	r3, #2
 80015b4:	77fb      	strb	r3, [r7, #31]
 80015b6:	e0c8      	b.n	800174a <UART_SetConfig+0x34e>
 80015b8:	2304      	movs	r3, #4
 80015ba:	77fb      	strb	r3, [r7, #31]
 80015bc:	e0c5      	b.n	800174a <UART_SetConfig+0x34e>
 80015be:	2308      	movs	r3, #8
 80015c0:	77fb      	strb	r3, [r7, #31]
 80015c2:	e0c2      	b.n	800174a <UART_SetConfig+0x34e>
 80015c4:	2310      	movs	r3, #16
 80015c6:	77fb      	strb	r3, [r7, #31]
 80015c8:	bf00      	nop
 80015ca:	e0be      	b.n	800174a <UART_SetConfig+0x34e>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a4d      	ldr	r2, [pc, #308]	; (8001708 <UART_SetConfig+0x30c>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d124      	bne.n	8001620 <UART_SetConfig+0x224>
 80015d6:	4b48      	ldr	r3, [pc, #288]	; (80016f8 <UART_SetConfig+0x2fc>)
 80015d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80015e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015e4:	d012      	beq.n	800160c <UART_SetConfig+0x210>
 80015e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015ea:	d802      	bhi.n	80015f2 <UART_SetConfig+0x1f6>
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d007      	beq.n	8001600 <UART_SetConfig+0x204>
 80015f0:	e012      	b.n	8001618 <UART_SetConfig+0x21c>
 80015f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015f6:	d006      	beq.n	8001606 <UART_SetConfig+0x20a>
 80015f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80015fc:	d009      	beq.n	8001612 <UART_SetConfig+0x216>
 80015fe:	e00b      	b.n	8001618 <UART_SetConfig+0x21c>
 8001600:	2300      	movs	r3, #0
 8001602:	77fb      	strb	r3, [r7, #31]
 8001604:	e0a1      	b.n	800174a <UART_SetConfig+0x34e>
 8001606:	2302      	movs	r3, #2
 8001608:	77fb      	strb	r3, [r7, #31]
 800160a:	e09e      	b.n	800174a <UART_SetConfig+0x34e>
 800160c:	2304      	movs	r3, #4
 800160e:	77fb      	strb	r3, [r7, #31]
 8001610:	e09b      	b.n	800174a <UART_SetConfig+0x34e>
 8001612:	2308      	movs	r3, #8
 8001614:	77fb      	strb	r3, [r7, #31]
 8001616:	e098      	b.n	800174a <UART_SetConfig+0x34e>
 8001618:	2310      	movs	r3, #16
 800161a:	77fb      	strb	r3, [r7, #31]
 800161c:	bf00      	nop
 800161e:	e094      	b.n	800174a <UART_SetConfig+0x34e>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a39      	ldr	r2, [pc, #228]	; (800170c <UART_SetConfig+0x310>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d124      	bne.n	8001674 <UART_SetConfig+0x278>
 800162a:	4b33      	ldr	r3, [pc, #204]	; (80016f8 <UART_SetConfig+0x2fc>)
 800162c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001630:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001634:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001638:	d012      	beq.n	8001660 <UART_SetConfig+0x264>
 800163a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800163e:	d802      	bhi.n	8001646 <UART_SetConfig+0x24a>
 8001640:	2b00      	cmp	r3, #0
 8001642:	d007      	beq.n	8001654 <UART_SetConfig+0x258>
 8001644:	e012      	b.n	800166c <UART_SetConfig+0x270>
 8001646:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800164a:	d006      	beq.n	800165a <UART_SetConfig+0x25e>
 800164c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001650:	d009      	beq.n	8001666 <UART_SetConfig+0x26a>
 8001652:	e00b      	b.n	800166c <UART_SetConfig+0x270>
 8001654:	2301      	movs	r3, #1
 8001656:	77fb      	strb	r3, [r7, #31]
 8001658:	e077      	b.n	800174a <UART_SetConfig+0x34e>
 800165a:	2302      	movs	r3, #2
 800165c:	77fb      	strb	r3, [r7, #31]
 800165e:	e074      	b.n	800174a <UART_SetConfig+0x34e>
 8001660:	2304      	movs	r3, #4
 8001662:	77fb      	strb	r3, [r7, #31]
 8001664:	e071      	b.n	800174a <UART_SetConfig+0x34e>
 8001666:	2308      	movs	r3, #8
 8001668:	77fb      	strb	r3, [r7, #31]
 800166a:	e06e      	b.n	800174a <UART_SetConfig+0x34e>
 800166c:	2310      	movs	r3, #16
 800166e:	77fb      	strb	r3, [r7, #31]
 8001670:	bf00      	nop
 8001672:	e06a      	b.n	800174a <UART_SetConfig+0x34e>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a25      	ldr	r2, [pc, #148]	; (8001710 <UART_SetConfig+0x314>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d124      	bne.n	80016c8 <UART_SetConfig+0x2cc>
 800167e:	4b1e      	ldr	r3, [pc, #120]	; (80016f8 <UART_SetConfig+0x2fc>)
 8001680:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001684:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800168c:	d012      	beq.n	80016b4 <UART_SetConfig+0x2b8>
 800168e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001692:	d802      	bhi.n	800169a <UART_SetConfig+0x29e>
 8001694:	2b00      	cmp	r3, #0
 8001696:	d007      	beq.n	80016a8 <UART_SetConfig+0x2ac>
 8001698:	e012      	b.n	80016c0 <UART_SetConfig+0x2c4>
 800169a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800169e:	d006      	beq.n	80016ae <UART_SetConfig+0x2b2>
 80016a0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80016a4:	d009      	beq.n	80016ba <UART_SetConfig+0x2be>
 80016a6:	e00b      	b.n	80016c0 <UART_SetConfig+0x2c4>
 80016a8:	2300      	movs	r3, #0
 80016aa:	77fb      	strb	r3, [r7, #31]
 80016ac:	e04d      	b.n	800174a <UART_SetConfig+0x34e>
 80016ae:	2302      	movs	r3, #2
 80016b0:	77fb      	strb	r3, [r7, #31]
 80016b2:	e04a      	b.n	800174a <UART_SetConfig+0x34e>
 80016b4:	2304      	movs	r3, #4
 80016b6:	77fb      	strb	r3, [r7, #31]
 80016b8:	e047      	b.n	800174a <UART_SetConfig+0x34e>
 80016ba:	2308      	movs	r3, #8
 80016bc:	77fb      	strb	r3, [r7, #31]
 80016be:	e044      	b.n	800174a <UART_SetConfig+0x34e>
 80016c0:	2310      	movs	r3, #16
 80016c2:	77fb      	strb	r3, [r7, #31]
 80016c4:	bf00      	nop
 80016c6:	e040      	b.n	800174a <UART_SetConfig+0x34e>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a11      	ldr	r2, [pc, #68]	; (8001714 <UART_SetConfig+0x318>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d139      	bne.n	8001746 <UART_SetConfig+0x34a>
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <UART_SetConfig+0x2fc>)
 80016d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80016e0:	d027      	beq.n	8001732 <UART_SetConfig+0x336>
 80016e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80016e6:	d817      	bhi.n	8001718 <UART_SetConfig+0x31c>
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d01c      	beq.n	8001726 <UART_SetConfig+0x32a>
 80016ec:	e027      	b.n	800173e <UART_SetConfig+0x342>
 80016ee:	bf00      	nop
 80016f0:	efff69f3 	.word	0xefff69f3
 80016f4:	40011000 	.word	0x40011000
 80016f8:	40023800 	.word	0x40023800
 80016fc:	40004400 	.word	0x40004400
 8001700:	40004800 	.word	0x40004800
 8001704:	40004c00 	.word	0x40004c00
 8001708:	40005000 	.word	0x40005000
 800170c:	40011400 	.word	0x40011400
 8001710:	40007800 	.word	0x40007800
 8001714:	40007c00 	.word	0x40007c00
 8001718:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800171c:	d006      	beq.n	800172c <UART_SetConfig+0x330>
 800171e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001722:	d009      	beq.n	8001738 <UART_SetConfig+0x33c>
 8001724:	e00b      	b.n	800173e <UART_SetConfig+0x342>
 8001726:	2300      	movs	r3, #0
 8001728:	77fb      	strb	r3, [r7, #31]
 800172a:	e00e      	b.n	800174a <UART_SetConfig+0x34e>
 800172c:	2302      	movs	r3, #2
 800172e:	77fb      	strb	r3, [r7, #31]
 8001730:	e00b      	b.n	800174a <UART_SetConfig+0x34e>
 8001732:	2304      	movs	r3, #4
 8001734:	77fb      	strb	r3, [r7, #31]
 8001736:	e008      	b.n	800174a <UART_SetConfig+0x34e>
 8001738:	2308      	movs	r3, #8
 800173a:	77fb      	strb	r3, [r7, #31]
 800173c:	e005      	b.n	800174a <UART_SetConfig+0x34e>
 800173e:	2310      	movs	r3, #16
 8001740:	77fb      	strb	r3, [r7, #31]
 8001742:	bf00      	nop
 8001744:	e001      	b.n	800174a <UART_SetConfig+0x34e>
 8001746:	2310      	movs	r3, #16
 8001748:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	69db      	ldr	r3, [r3, #28]
 800174e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001752:	d17f      	bne.n	8001854 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8001754:	7ffb      	ldrb	r3, [r7, #31]
 8001756:	2b08      	cmp	r3, #8
 8001758:	d85c      	bhi.n	8001814 <UART_SetConfig+0x418>
 800175a:	a201      	add	r2, pc, #4	; (adr r2, 8001760 <UART_SetConfig+0x364>)
 800175c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001760:	08001785 	.word	0x08001785
 8001764:	080017a5 	.word	0x080017a5
 8001768:	080017c5 	.word	0x080017c5
 800176c:	08001815 	.word	0x08001815
 8001770:	080017dd 	.word	0x080017dd
 8001774:	08001815 	.word	0x08001815
 8001778:	08001815 	.word	0x08001815
 800177c:	08001815 	.word	0x08001815
 8001780:	080017fd 	.word	0x080017fd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001784:	f7ff fd32 	bl	80011ec <HAL_RCC_GetPCLK1Freq>
 8001788:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	005a      	lsls	r2, r3, #1
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	085b      	lsrs	r3, r3, #1
 8001794:	441a      	add	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	fbb2 f3f3 	udiv	r3, r2, r3
 800179e:	b29b      	uxth	r3, r3
 80017a0:	61bb      	str	r3, [r7, #24]
        break;
 80017a2:	e03a      	b.n	800181a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80017a4:	f7ff fd36 	bl	8001214 <HAL_RCC_GetPCLK2Freq>
 80017a8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	005a      	lsls	r2, r3, #1
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	085b      	lsrs	r3, r3, #1
 80017b4:	441a      	add	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80017be:	b29b      	uxth	r3, r3
 80017c0:	61bb      	str	r3, [r7, #24]
        break;
 80017c2:	e02a      	b.n	800181a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	085a      	lsrs	r2, r3, #1
 80017ca:	4b5f      	ldr	r3, [pc, #380]	; (8001948 <UART_SetConfig+0x54c>)
 80017cc:	4413      	add	r3, r2
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	6852      	ldr	r2, [r2, #4]
 80017d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	61bb      	str	r3, [r7, #24]
        break;
 80017da:	e01e      	b.n	800181a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80017dc:	f7ff fc22 	bl	8001024 <HAL_RCC_GetSysClockFreq>
 80017e0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	005a      	lsls	r2, r3, #1
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	085b      	lsrs	r3, r3, #1
 80017ec:	441a      	add	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	61bb      	str	r3, [r7, #24]
        break;
 80017fa:	e00e      	b.n	800181a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	085b      	lsrs	r3, r3, #1
 8001802:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	fbb2 f3f3 	udiv	r3, r2, r3
 800180e:	b29b      	uxth	r3, r3
 8001810:	61bb      	str	r3, [r7, #24]
        break;
 8001812:	e002      	b.n	800181a <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	75fb      	strb	r3, [r7, #23]
        break;
 8001818:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	2b0f      	cmp	r3, #15
 800181e:	d916      	bls.n	800184e <UART_SetConfig+0x452>
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001826:	d212      	bcs.n	800184e <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	b29b      	uxth	r3, r3
 800182c:	f023 030f 	bic.w	r3, r3, #15
 8001830:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	085b      	lsrs	r3, r3, #1
 8001836:	b29b      	uxth	r3, r3
 8001838:	f003 0307 	and.w	r3, r3, #7
 800183c:	b29a      	uxth	r2, r3
 800183e:	897b      	ldrh	r3, [r7, #10]
 8001840:	4313      	orrs	r3, r2
 8001842:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	897a      	ldrh	r2, [r7, #10]
 800184a:	60da      	str	r2, [r3, #12]
 800184c:	e070      	b.n	8001930 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	75fb      	strb	r3, [r7, #23]
 8001852:	e06d      	b.n	8001930 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8001854:	7ffb      	ldrb	r3, [r7, #31]
 8001856:	2b08      	cmp	r3, #8
 8001858:	d859      	bhi.n	800190e <UART_SetConfig+0x512>
 800185a:	a201      	add	r2, pc, #4	; (adr r2, 8001860 <UART_SetConfig+0x464>)
 800185c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001860:	08001885 	.word	0x08001885
 8001864:	080018a3 	.word	0x080018a3
 8001868:	080018c1 	.word	0x080018c1
 800186c:	0800190f 	.word	0x0800190f
 8001870:	080018d9 	.word	0x080018d9
 8001874:	0800190f 	.word	0x0800190f
 8001878:	0800190f 	.word	0x0800190f
 800187c:	0800190f 	.word	0x0800190f
 8001880:	080018f7 	.word	0x080018f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001884:	f7ff fcb2 	bl	80011ec <HAL_RCC_GetPCLK1Freq>
 8001888:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	085a      	lsrs	r2, r3, #1
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	441a      	add	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	fbb2 f3f3 	udiv	r3, r2, r3
 800189c:	b29b      	uxth	r3, r3
 800189e:	61bb      	str	r3, [r7, #24]
        break;
 80018a0:	e038      	b.n	8001914 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80018a2:	f7ff fcb7 	bl	8001214 <HAL_RCC_GetPCLK2Freq>
 80018a6:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	085a      	lsrs	r2, r3, #1
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	441a      	add	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	61bb      	str	r3, [r7, #24]
        break;
 80018be:	e029      	b.n	8001914 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	085a      	lsrs	r2, r3, #1
 80018c6:	4b21      	ldr	r3, [pc, #132]	; (800194c <UART_SetConfig+0x550>)
 80018c8:	4413      	add	r3, r2
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	6852      	ldr	r2, [r2, #4]
 80018ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	61bb      	str	r3, [r7, #24]
        break;
 80018d6:	e01d      	b.n	8001914 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80018d8:	f7ff fba4 	bl	8001024 <HAL_RCC_GetSysClockFreq>
 80018dc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	085a      	lsrs	r2, r3, #1
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	441a      	add	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	61bb      	str	r3, [r7, #24]
        break;
 80018f4:	e00e      	b.n	8001914 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	085b      	lsrs	r3, r3, #1
 80018fc:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	fbb2 f3f3 	udiv	r3, r2, r3
 8001908:	b29b      	uxth	r3, r3
 800190a:	61bb      	str	r3, [r7, #24]
        break;
 800190c:	e002      	b.n	8001914 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	75fb      	strb	r3, [r7, #23]
        break;
 8001912:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001914:	69bb      	ldr	r3, [r7, #24]
 8001916:	2b0f      	cmp	r3, #15
 8001918:	d908      	bls.n	800192c <UART_SetConfig+0x530>
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001920:	d204      	bcs.n	800192c <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	60da      	str	r2, [r3, #12]
 800192a:	e001      	b.n	8001930 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2200      	movs	r2, #0
 8001934:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800193c:	7dfb      	ldrb	r3, [r7, #23]
}
 800193e:	4618      	mov	r0, r3
 8001940:	3720      	adds	r7, #32
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	01e84800 	.word	0x01e84800
 800194c:	00f42400 	.word	0x00f42400

08001950 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195c:	f003 0301 	and.w	r3, r3, #1
 8001960:	2b00      	cmp	r3, #0
 8001962:	d00a      	beq.n	800197a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	430a      	orrs	r2, r1
 8001978:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	2b00      	cmp	r3, #0
 8001984:	d00a      	beq.n	800199c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	430a      	orrs	r2, r1
 800199a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a0:	f003 0304 	and.w	r3, r3, #4
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d00a      	beq.n	80019be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	430a      	orrs	r2, r1
 80019bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c2:	f003 0308 	and.w	r3, r3, #8
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00a      	beq.n	80019e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	430a      	orrs	r2, r1
 80019de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e4:	f003 0310 	and.w	r3, r3, #16
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d00a      	beq.n	8001a02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	430a      	orrs	r2, r1
 8001a00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a06:	f003 0320 	and.w	r3, r3, #32
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d00a      	beq.n	8001a24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	430a      	orrs	r2, r1
 8001a22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d01a      	beq.n	8001a66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001a4e:	d10a      	bne.n	8001a66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	430a      	orrs	r2, r1
 8001a64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d00a      	beq.n	8001a88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	430a      	orrs	r2, r1
 8001a86:	605a      	str	r2, [r3, #4]
  }
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af02      	add	r7, sp, #8
 8001a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8001aa2:	f7fe fff7 	bl	8000a94 <HAL_GetTick>
 8001aa6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0308 	and.w	r3, r3, #8
 8001ab2:	2b08      	cmp	r3, #8
 8001ab4:	d10e      	bne.n	8001ad4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001ab6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001aba:	9300      	str	r3, [sp, #0]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f000 f82a 	bl	8001b1e <UART_WaitOnFlagUntilTimeout>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	e020      	b.n	8001b16 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0304 	and.w	r3, r3, #4
 8001ade:	2b04      	cmp	r3, #4
 8001ae0:	d10e      	bne.n	8001b00 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001ae2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	2200      	movs	r2, #0
 8001aec:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f000 f814 	bl	8001b1e <UART_WaitOnFlagUntilTimeout>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e00a      	b.n	8001b16 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2220      	movs	r2, #32
 8001b04:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2220      	movs	r2, #32
 8001b0a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b084      	sub	sp, #16
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	60f8      	str	r0, [r7, #12]
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	603b      	str	r3, [r7, #0]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b2e:	e05d      	b.n	8001bec <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b36:	d059      	beq.n	8001bec <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b38:	f7fe ffac 	bl	8000a94 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d302      	bcc.n	8001b4e <UART_WaitOnFlagUntilTimeout+0x30>
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d11b      	bne.n	8001b86 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001b5c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f022 0201 	bic.w	r2, r2, #1
 8001b6c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2220      	movs	r2, #32
 8001b72:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	2220      	movs	r2, #32
 8001b78:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e042      	b.n	8001c0c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0304 	and.w	r3, r3, #4
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d02b      	beq.n	8001bec <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001ba2:	d123      	bne.n	8001bec <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bac:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001bbc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	689a      	ldr	r2, [r3, #8]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f022 0201 	bic.w	r2, r2, #1
 8001bcc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2220      	movs	r2, #32
 8001bd2:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2220      	movs	r2, #32
 8001bd8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	2220      	movs	r2, #32
 8001bde:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2200      	movs	r2, #0
 8001be4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e00f      	b.n	8001c0c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	69da      	ldr	r2, [r3, #28]
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	68ba      	ldr	r2, [r7, #8]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	bf0c      	ite	eq
 8001bfc:	2301      	moveq	r3, #1
 8001bfe:	2300      	movne	r3, #0
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	461a      	mov	r2, r3
 8001c04:	79fb      	ldrb	r3, [r7, #7]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d092      	beq.n	8001b30 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3710      	adds	r7, #16
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <__errno>:
 8001c14:	4b01      	ldr	r3, [pc, #4]	; (8001c1c <__errno+0x8>)
 8001c16:	6818      	ldr	r0, [r3, #0]
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	2000002c 	.word	0x2000002c

08001c20 <__libc_init_array>:
 8001c20:	b570      	push	{r4, r5, r6, lr}
 8001c22:	4e0d      	ldr	r6, [pc, #52]	; (8001c58 <__libc_init_array+0x38>)
 8001c24:	4c0d      	ldr	r4, [pc, #52]	; (8001c5c <__libc_init_array+0x3c>)
 8001c26:	1ba4      	subs	r4, r4, r6
 8001c28:	10a4      	asrs	r4, r4, #2
 8001c2a:	2500      	movs	r5, #0
 8001c2c:	42a5      	cmp	r5, r4
 8001c2e:	d109      	bne.n	8001c44 <__libc_init_array+0x24>
 8001c30:	4e0b      	ldr	r6, [pc, #44]	; (8001c60 <__libc_init_array+0x40>)
 8001c32:	4c0c      	ldr	r4, [pc, #48]	; (8001c64 <__libc_init_array+0x44>)
 8001c34:	f002 f972 	bl	8003f1c <_init>
 8001c38:	1ba4      	subs	r4, r4, r6
 8001c3a:	10a4      	asrs	r4, r4, #2
 8001c3c:	2500      	movs	r5, #0
 8001c3e:	42a5      	cmp	r5, r4
 8001c40:	d105      	bne.n	8001c4e <__libc_init_array+0x2e>
 8001c42:	bd70      	pop	{r4, r5, r6, pc}
 8001c44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c48:	4798      	blx	r3
 8001c4a:	3501      	adds	r5, #1
 8001c4c:	e7ee      	b.n	8001c2c <__libc_init_array+0xc>
 8001c4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c52:	4798      	blx	r3
 8001c54:	3501      	adds	r5, #1
 8001c56:	e7f2      	b.n	8001c3e <__libc_init_array+0x1e>
 8001c58:	08004438 	.word	0x08004438
 8001c5c:	08004438 	.word	0x08004438
 8001c60:	08004438 	.word	0x08004438
 8001c64:	0800443c 	.word	0x0800443c

08001c68 <memset>:
 8001c68:	4402      	add	r2, r0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d100      	bne.n	8001c72 <memset+0xa>
 8001c70:	4770      	bx	lr
 8001c72:	f803 1b01 	strb.w	r1, [r3], #1
 8001c76:	e7f9      	b.n	8001c6c <memset+0x4>

08001c78 <__cvt>:
 8001c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c7a:	ed2d 8b02 	vpush	{d8}
 8001c7e:	eeb0 8b40 	vmov.f64	d8, d0
 8001c82:	b085      	sub	sp, #20
 8001c84:	4617      	mov	r7, r2
 8001c86:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8001c88:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8001c8a:	ee18 2a90 	vmov	r2, s17
 8001c8e:	f025 0520 	bic.w	r5, r5, #32
 8001c92:	2a00      	cmp	r2, #0
 8001c94:	bfb6      	itet	lt
 8001c96:	222d      	movlt	r2, #45	; 0x2d
 8001c98:	2200      	movge	r2, #0
 8001c9a:	eeb1 8b40 	vneglt.f64	d8, d0
 8001c9e:	2d46      	cmp	r5, #70	; 0x46
 8001ca0:	460c      	mov	r4, r1
 8001ca2:	701a      	strb	r2, [r3, #0]
 8001ca4:	d004      	beq.n	8001cb0 <__cvt+0x38>
 8001ca6:	2d45      	cmp	r5, #69	; 0x45
 8001ca8:	d100      	bne.n	8001cac <__cvt+0x34>
 8001caa:	3401      	adds	r4, #1
 8001cac:	2102      	movs	r1, #2
 8001cae:	e000      	b.n	8001cb2 <__cvt+0x3a>
 8001cb0:	2103      	movs	r1, #3
 8001cb2:	ab03      	add	r3, sp, #12
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	ab02      	add	r3, sp, #8
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	4622      	mov	r2, r4
 8001cbc:	4633      	mov	r3, r6
 8001cbe:	eeb0 0b48 	vmov.f64	d0, d8
 8001cc2:	f000 fcc1 	bl	8002648 <_dtoa_r>
 8001cc6:	2d47      	cmp	r5, #71	; 0x47
 8001cc8:	d101      	bne.n	8001cce <__cvt+0x56>
 8001cca:	07fb      	lsls	r3, r7, #31
 8001ccc:	d51e      	bpl.n	8001d0c <__cvt+0x94>
 8001cce:	2d46      	cmp	r5, #70	; 0x46
 8001cd0:	eb00 0304 	add.w	r3, r0, r4
 8001cd4:	d10c      	bne.n	8001cf0 <__cvt+0x78>
 8001cd6:	7802      	ldrb	r2, [r0, #0]
 8001cd8:	2a30      	cmp	r2, #48	; 0x30
 8001cda:	d107      	bne.n	8001cec <__cvt+0x74>
 8001cdc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8001ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce4:	bf1c      	itt	ne
 8001ce6:	f1c4 0401 	rsbne	r4, r4, #1
 8001cea:	6034      	strne	r4, [r6, #0]
 8001cec:	6832      	ldr	r2, [r6, #0]
 8001cee:	4413      	add	r3, r2
 8001cf0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8001cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf8:	d007      	beq.n	8001d0a <__cvt+0x92>
 8001cfa:	2130      	movs	r1, #48	; 0x30
 8001cfc:	9a03      	ldr	r2, [sp, #12]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d204      	bcs.n	8001d0c <__cvt+0x94>
 8001d02:	1c54      	adds	r4, r2, #1
 8001d04:	9403      	str	r4, [sp, #12]
 8001d06:	7011      	strb	r1, [r2, #0]
 8001d08:	e7f8      	b.n	8001cfc <__cvt+0x84>
 8001d0a:	9303      	str	r3, [sp, #12]
 8001d0c:	9b03      	ldr	r3, [sp, #12]
 8001d0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001d10:	1a1b      	subs	r3, r3, r0
 8001d12:	6013      	str	r3, [r2, #0]
 8001d14:	b005      	add	sp, #20
 8001d16:	ecbd 8b02 	vpop	{d8}
 8001d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001d1c <__exponent>:
 8001d1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001d1e:	2900      	cmp	r1, #0
 8001d20:	4604      	mov	r4, r0
 8001d22:	bfba      	itte	lt
 8001d24:	4249      	neglt	r1, r1
 8001d26:	232d      	movlt	r3, #45	; 0x2d
 8001d28:	232b      	movge	r3, #43	; 0x2b
 8001d2a:	2909      	cmp	r1, #9
 8001d2c:	f804 2b02 	strb.w	r2, [r4], #2
 8001d30:	7043      	strb	r3, [r0, #1]
 8001d32:	dd20      	ble.n	8001d76 <__exponent+0x5a>
 8001d34:	f10d 0307 	add.w	r3, sp, #7
 8001d38:	461f      	mov	r7, r3
 8001d3a:	260a      	movs	r6, #10
 8001d3c:	fb91 f5f6 	sdiv	r5, r1, r6
 8001d40:	fb06 1115 	mls	r1, r6, r5, r1
 8001d44:	3130      	adds	r1, #48	; 0x30
 8001d46:	2d09      	cmp	r5, #9
 8001d48:	f803 1c01 	strb.w	r1, [r3, #-1]
 8001d4c:	f103 32ff 	add.w	r2, r3, #4294967295
 8001d50:	4629      	mov	r1, r5
 8001d52:	dc09      	bgt.n	8001d68 <__exponent+0x4c>
 8001d54:	3130      	adds	r1, #48	; 0x30
 8001d56:	3b02      	subs	r3, #2
 8001d58:	f802 1c01 	strb.w	r1, [r2, #-1]
 8001d5c:	42bb      	cmp	r3, r7
 8001d5e:	4622      	mov	r2, r4
 8001d60:	d304      	bcc.n	8001d6c <__exponent+0x50>
 8001d62:	1a10      	subs	r0, r2, r0
 8001d64:	b003      	add	sp, #12
 8001d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d68:	4613      	mov	r3, r2
 8001d6a:	e7e7      	b.n	8001d3c <__exponent+0x20>
 8001d6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001d70:	f804 2b01 	strb.w	r2, [r4], #1
 8001d74:	e7f2      	b.n	8001d5c <__exponent+0x40>
 8001d76:	2330      	movs	r3, #48	; 0x30
 8001d78:	4419      	add	r1, r3
 8001d7a:	7083      	strb	r3, [r0, #2]
 8001d7c:	1d02      	adds	r2, r0, #4
 8001d7e:	70c1      	strb	r1, [r0, #3]
 8001d80:	e7ef      	b.n	8001d62 <__exponent+0x46>
 8001d82:	0000      	movs	r0, r0
 8001d84:	0000      	movs	r0, r0
	...

08001d88 <_printf_float>:
 8001d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d8c:	b08d      	sub	sp, #52	; 0x34
 8001d8e:	460c      	mov	r4, r1
 8001d90:	4616      	mov	r6, r2
 8001d92:	461f      	mov	r7, r3
 8001d94:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8001d98:	4605      	mov	r5, r0
 8001d9a:	f001 f9a1 	bl	80030e0 <_localeconv_r>
 8001d9e:	f8d0 b000 	ldr.w	fp, [r0]
 8001da2:	4658      	mov	r0, fp
 8001da4:	f7fe fa4c 	bl	8000240 <strlen>
 8001da8:	2300      	movs	r3, #0
 8001daa:	930a      	str	r3, [sp, #40]	; 0x28
 8001dac:	f8d8 3000 	ldr.w	r3, [r8]
 8001db0:	9005      	str	r0, [sp, #20]
 8001db2:	3307      	adds	r3, #7
 8001db4:	f023 0307 	bic.w	r3, r3, #7
 8001db8:	f103 0108 	add.w	r1, r3, #8
 8001dbc:	f894 9018 	ldrb.w	r9, [r4, #24]
 8001dc0:	6822      	ldr	r2, [r4, #0]
 8001dc2:	f8c8 1000 	str.w	r1, [r8]
 8001dc6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001dca:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8001dce:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8002058 <_printf_float+0x2d0>
 8001dd2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8001dd6:	eeb0 6bc0 	vabs.f64	d6, d0
 8001dda:	eeb4 6b47 	vcmp.f64	d6, d7
 8001dde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de2:	dd24      	ble.n	8001e2e <_printf_float+0xa6>
 8001de4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8001de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dec:	d502      	bpl.n	8001df4 <_printf_float+0x6c>
 8001dee:	232d      	movs	r3, #45	; 0x2d
 8001df0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001df4:	499a      	ldr	r1, [pc, #616]	; (8002060 <_printf_float+0x2d8>)
 8001df6:	4b9b      	ldr	r3, [pc, #620]	; (8002064 <_printf_float+0x2dc>)
 8001df8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8001dfc:	bf8c      	ite	hi
 8001dfe:	4688      	movhi	r8, r1
 8001e00:	4698      	movls	r8, r3
 8001e02:	f022 0204 	bic.w	r2, r2, #4
 8001e06:	2303      	movs	r3, #3
 8001e08:	6123      	str	r3, [r4, #16]
 8001e0a:	6022      	str	r2, [r4, #0]
 8001e0c:	f04f 0a00 	mov.w	sl, #0
 8001e10:	9700      	str	r7, [sp, #0]
 8001e12:	4633      	mov	r3, r6
 8001e14:	aa0b      	add	r2, sp, #44	; 0x2c
 8001e16:	4621      	mov	r1, r4
 8001e18:	4628      	mov	r0, r5
 8001e1a:	f000 f9e1 	bl	80021e0 <_printf_common>
 8001e1e:	3001      	adds	r0, #1
 8001e20:	f040 8089 	bne.w	8001f36 <_printf_float+0x1ae>
 8001e24:	f04f 30ff 	mov.w	r0, #4294967295
 8001e28:	b00d      	add	sp, #52	; 0x34
 8001e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e2e:	eeb4 0b40 	vcmp.f64	d0, d0
 8001e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e36:	d702      	bvc.n	8001e3e <_printf_float+0xb6>
 8001e38:	498b      	ldr	r1, [pc, #556]	; (8002068 <_printf_float+0x2e0>)
 8001e3a:	4b8c      	ldr	r3, [pc, #560]	; (800206c <_printf_float+0x2e4>)
 8001e3c:	e7dc      	b.n	8001df8 <_printf_float+0x70>
 8001e3e:	6861      	ldr	r1, [r4, #4]
 8001e40:	1c4b      	adds	r3, r1, #1
 8001e42:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e46:	ab0a      	add	r3, sp, #40	; 0x28
 8001e48:	a809      	add	r0, sp, #36	; 0x24
 8001e4a:	d13b      	bne.n	8001ec4 <_printf_float+0x13c>
 8001e4c:	2106      	movs	r1, #6
 8001e4e:	6061      	str	r1, [r4, #4]
 8001e50:	f04f 0c00 	mov.w	ip, #0
 8001e54:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8001e58:	e9cd 0900 	strd	r0, r9, [sp]
 8001e5c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8001e60:	6022      	str	r2, [r4, #0]
 8001e62:	6861      	ldr	r1, [r4, #4]
 8001e64:	4628      	mov	r0, r5
 8001e66:	f7ff ff07 	bl	8001c78 <__cvt>
 8001e6a:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 8001e6e:	2b47      	cmp	r3, #71	; 0x47
 8001e70:	4680      	mov	r8, r0
 8001e72:	d109      	bne.n	8001e88 <_printf_float+0x100>
 8001e74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e76:	1cd8      	adds	r0, r3, #3
 8001e78:	db02      	blt.n	8001e80 <_printf_float+0xf8>
 8001e7a:	6862      	ldr	r2, [r4, #4]
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	dd47      	ble.n	8001f10 <_printf_float+0x188>
 8001e80:	f1a9 0902 	sub.w	r9, r9, #2
 8001e84:	fa5f f989 	uxtb.w	r9, r9
 8001e88:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8001e8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001e8e:	d824      	bhi.n	8001eda <_printf_float+0x152>
 8001e90:	3901      	subs	r1, #1
 8001e92:	464a      	mov	r2, r9
 8001e94:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8001e98:	9109      	str	r1, [sp, #36]	; 0x24
 8001e9a:	f7ff ff3f 	bl	8001d1c <__exponent>
 8001e9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001ea0:	1813      	adds	r3, r2, r0
 8001ea2:	2a01      	cmp	r2, #1
 8001ea4:	4682      	mov	sl, r0
 8001ea6:	6123      	str	r3, [r4, #16]
 8001ea8:	dc02      	bgt.n	8001eb0 <_printf_float+0x128>
 8001eaa:	6822      	ldr	r2, [r4, #0]
 8001eac:	07d1      	lsls	r1, r2, #31
 8001eae:	d501      	bpl.n	8001eb4 <_printf_float+0x12c>
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	6123      	str	r3, [r4, #16]
 8001eb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d0a9      	beq.n	8001e10 <_printf_float+0x88>
 8001ebc:	232d      	movs	r3, #45	; 0x2d
 8001ebe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001ec2:	e7a5      	b.n	8001e10 <_printf_float+0x88>
 8001ec4:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8001ec8:	f000 8178 	beq.w	80021bc <_printf_float+0x434>
 8001ecc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8001ed0:	d1be      	bne.n	8001e50 <_printf_float+0xc8>
 8001ed2:	2900      	cmp	r1, #0
 8001ed4:	d1bc      	bne.n	8001e50 <_printf_float+0xc8>
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	e7b9      	b.n	8001e4e <_printf_float+0xc6>
 8001eda:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8001ede:	d119      	bne.n	8001f14 <_printf_float+0x18c>
 8001ee0:	2900      	cmp	r1, #0
 8001ee2:	6863      	ldr	r3, [r4, #4]
 8001ee4:	dd0c      	ble.n	8001f00 <_printf_float+0x178>
 8001ee6:	6121      	str	r1, [r4, #16]
 8001ee8:	b913      	cbnz	r3, 8001ef0 <_printf_float+0x168>
 8001eea:	6822      	ldr	r2, [r4, #0]
 8001eec:	07d2      	lsls	r2, r2, #31
 8001eee:	d502      	bpl.n	8001ef6 <_printf_float+0x16e>
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	440b      	add	r3, r1
 8001ef4:	6123      	str	r3, [r4, #16]
 8001ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001ef8:	65a3      	str	r3, [r4, #88]	; 0x58
 8001efa:	f04f 0a00 	mov.w	sl, #0
 8001efe:	e7d9      	b.n	8001eb4 <_printf_float+0x12c>
 8001f00:	b913      	cbnz	r3, 8001f08 <_printf_float+0x180>
 8001f02:	6822      	ldr	r2, [r4, #0]
 8001f04:	07d0      	lsls	r0, r2, #31
 8001f06:	d501      	bpl.n	8001f0c <_printf_float+0x184>
 8001f08:	3302      	adds	r3, #2
 8001f0a:	e7f3      	b.n	8001ef4 <_printf_float+0x16c>
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e7f1      	b.n	8001ef4 <_printf_float+0x16c>
 8001f10:	f04f 0967 	mov.w	r9, #103	; 0x67
 8001f14:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	db05      	blt.n	8001f28 <_printf_float+0x1a0>
 8001f1c:	6822      	ldr	r2, [r4, #0]
 8001f1e:	6123      	str	r3, [r4, #16]
 8001f20:	07d1      	lsls	r1, r2, #31
 8001f22:	d5e8      	bpl.n	8001ef6 <_printf_float+0x16e>
 8001f24:	3301      	adds	r3, #1
 8001f26:	e7e5      	b.n	8001ef4 <_printf_float+0x16c>
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	bfd4      	ite	le
 8001f2c:	f1c3 0302 	rsble	r3, r3, #2
 8001f30:	2301      	movgt	r3, #1
 8001f32:	4413      	add	r3, r2
 8001f34:	e7de      	b.n	8001ef4 <_printf_float+0x16c>
 8001f36:	6823      	ldr	r3, [r4, #0]
 8001f38:	055a      	lsls	r2, r3, #21
 8001f3a:	d407      	bmi.n	8001f4c <_printf_float+0x1c4>
 8001f3c:	6923      	ldr	r3, [r4, #16]
 8001f3e:	4642      	mov	r2, r8
 8001f40:	4631      	mov	r1, r6
 8001f42:	4628      	mov	r0, r5
 8001f44:	47b8      	blx	r7
 8001f46:	3001      	adds	r0, #1
 8001f48:	d12a      	bne.n	8001fa0 <_printf_float+0x218>
 8001f4a:	e76b      	b.n	8001e24 <_printf_float+0x9c>
 8001f4c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8001f50:	f240 80de 	bls.w	8002110 <_printf_float+0x388>
 8001f54:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8001f58:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f60:	d133      	bne.n	8001fca <_printf_float+0x242>
 8001f62:	2301      	movs	r3, #1
 8001f64:	4a42      	ldr	r2, [pc, #264]	; (8002070 <_printf_float+0x2e8>)
 8001f66:	4631      	mov	r1, r6
 8001f68:	4628      	mov	r0, r5
 8001f6a:	47b8      	blx	r7
 8001f6c:	3001      	adds	r0, #1
 8001f6e:	f43f af59 	beq.w	8001e24 <_printf_float+0x9c>
 8001f72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8001f76:	429a      	cmp	r2, r3
 8001f78:	db02      	blt.n	8001f80 <_printf_float+0x1f8>
 8001f7a:	6823      	ldr	r3, [r4, #0]
 8001f7c:	07d8      	lsls	r0, r3, #31
 8001f7e:	d50f      	bpl.n	8001fa0 <_printf_float+0x218>
 8001f80:	9b05      	ldr	r3, [sp, #20]
 8001f82:	465a      	mov	r2, fp
 8001f84:	4631      	mov	r1, r6
 8001f86:	4628      	mov	r0, r5
 8001f88:	47b8      	blx	r7
 8001f8a:	3001      	adds	r0, #1
 8001f8c:	f43f af4a 	beq.w	8001e24 <_printf_float+0x9c>
 8001f90:	f04f 0800 	mov.w	r8, #0
 8001f94:	f104 091a 	add.w	r9, r4, #26
 8001f98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	4543      	cmp	r3, r8
 8001f9e:	dc09      	bgt.n	8001fb4 <_printf_float+0x22c>
 8001fa0:	6823      	ldr	r3, [r4, #0]
 8001fa2:	079b      	lsls	r3, r3, #30
 8001fa4:	f100 8105 	bmi.w	80021b2 <_printf_float+0x42a>
 8001fa8:	68e0      	ldr	r0, [r4, #12]
 8001faa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001fac:	4298      	cmp	r0, r3
 8001fae:	bfb8      	it	lt
 8001fb0:	4618      	movlt	r0, r3
 8001fb2:	e739      	b.n	8001e28 <_printf_float+0xa0>
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	464a      	mov	r2, r9
 8001fb8:	4631      	mov	r1, r6
 8001fba:	4628      	mov	r0, r5
 8001fbc:	47b8      	blx	r7
 8001fbe:	3001      	adds	r0, #1
 8001fc0:	f43f af30 	beq.w	8001e24 <_printf_float+0x9c>
 8001fc4:	f108 0801 	add.w	r8, r8, #1
 8001fc8:	e7e6      	b.n	8001f98 <_printf_float+0x210>
 8001fca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	dc2b      	bgt.n	8002028 <_printf_float+0x2a0>
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	4a27      	ldr	r2, [pc, #156]	; (8002070 <_printf_float+0x2e8>)
 8001fd4:	4631      	mov	r1, r6
 8001fd6:	4628      	mov	r0, r5
 8001fd8:	47b8      	blx	r7
 8001fda:	3001      	adds	r0, #1
 8001fdc:	f43f af22 	beq.w	8001e24 <_printf_float+0x9c>
 8001fe0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001fe2:	b923      	cbnz	r3, 8001fee <_printf_float+0x266>
 8001fe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001fe6:	b913      	cbnz	r3, 8001fee <_printf_float+0x266>
 8001fe8:	6823      	ldr	r3, [r4, #0]
 8001fea:	07d9      	lsls	r1, r3, #31
 8001fec:	d5d8      	bpl.n	8001fa0 <_printf_float+0x218>
 8001fee:	9b05      	ldr	r3, [sp, #20]
 8001ff0:	465a      	mov	r2, fp
 8001ff2:	4631      	mov	r1, r6
 8001ff4:	4628      	mov	r0, r5
 8001ff6:	47b8      	blx	r7
 8001ff8:	3001      	adds	r0, #1
 8001ffa:	f43f af13 	beq.w	8001e24 <_printf_float+0x9c>
 8001ffe:	f04f 0900 	mov.w	r9, #0
 8002002:	f104 0a1a 	add.w	sl, r4, #26
 8002006:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002008:	425b      	negs	r3, r3
 800200a:	454b      	cmp	r3, r9
 800200c:	dc01      	bgt.n	8002012 <_printf_float+0x28a>
 800200e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002010:	e795      	b.n	8001f3e <_printf_float+0x1b6>
 8002012:	2301      	movs	r3, #1
 8002014:	4652      	mov	r2, sl
 8002016:	4631      	mov	r1, r6
 8002018:	4628      	mov	r0, r5
 800201a:	47b8      	blx	r7
 800201c:	3001      	adds	r0, #1
 800201e:	f43f af01 	beq.w	8001e24 <_printf_float+0x9c>
 8002022:	f109 0901 	add.w	r9, r9, #1
 8002026:	e7ee      	b.n	8002006 <_printf_float+0x27e>
 8002028:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800202a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800202c:	429a      	cmp	r2, r3
 800202e:	bfa8      	it	ge
 8002030:	461a      	movge	r2, r3
 8002032:	2a00      	cmp	r2, #0
 8002034:	4691      	mov	r9, r2
 8002036:	dd07      	ble.n	8002048 <_printf_float+0x2c0>
 8002038:	4613      	mov	r3, r2
 800203a:	4631      	mov	r1, r6
 800203c:	4642      	mov	r2, r8
 800203e:	4628      	mov	r0, r5
 8002040:	47b8      	blx	r7
 8002042:	3001      	adds	r0, #1
 8002044:	f43f aeee 	beq.w	8001e24 <_printf_float+0x9c>
 8002048:	f104 031a 	add.w	r3, r4, #26
 800204c:	f04f 0a00 	mov.w	sl, #0
 8002050:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002054:	9307      	str	r3, [sp, #28]
 8002056:	e017      	b.n	8002088 <_printf_float+0x300>
 8002058:	ffffffff 	.word	0xffffffff
 800205c:	7fefffff 	.word	0x7fefffff
 8002060:	08003f64 	.word	0x08003f64
 8002064:	08003f60 	.word	0x08003f60
 8002068:	08003f6c 	.word	0x08003f6c
 800206c:	08003f68 	.word	0x08003f68
 8002070:	08003f70 	.word	0x08003f70
 8002074:	2301      	movs	r3, #1
 8002076:	9a07      	ldr	r2, [sp, #28]
 8002078:	4631      	mov	r1, r6
 800207a:	4628      	mov	r0, r5
 800207c:	47b8      	blx	r7
 800207e:	3001      	adds	r0, #1
 8002080:	f43f aed0 	beq.w	8001e24 <_printf_float+0x9c>
 8002084:	f10a 0a01 	add.w	sl, sl, #1
 8002088:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800208a:	9306      	str	r3, [sp, #24]
 800208c:	eba3 0309 	sub.w	r3, r3, r9
 8002090:	4553      	cmp	r3, sl
 8002092:	dcef      	bgt.n	8002074 <_printf_float+0x2ec>
 8002094:	9b06      	ldr	r3, [sp, #24]
 8002096:	4498      	add	r8, r3
 8002098:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800209c:	429a      	cmp	r2, r3
 800209e:	db15      	blt.n	80020cc <_printf_float+0x344>
 80020a0:	6823      	ldr	r3, [r4, #0]
 80020a2:	07da      	lsls	r2, r3, #31
 80020a4:	d412      	bmi.n	80020cc <_printf_float+0x344>
 80020a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80020a8:	9a06      	ldr	r2, [sp, #24]
 80020aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80020ac:	1a9a      	subs	r2, r3, r2
 80020ae:	eba3 0a01 	sub.w	sl, r3, r1
 80020b2:	4592      	cmp	sl, r2
 80020b4:	bfa8      	it	ge
 80020b6:	4692      	movge	sl, r2
 80020b8:	f1ba 0f00 	cmp.w	sl, #0
 80020bc:	dc0e      	bgt.n	80020dc <_printf_float+0x354>
 80020be:	f04f 0800 	mov.w	r8, #0
 80020c2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80020c6:	f104 091a 	add.w	r9, r4, #26
 80020ca:	e019      	b.n	8002100 <_printf_float+0x378>
 80020cc:	9b05      	ldr	r3, [sp, #20]
 80020ce:	465a      	mov	r2, fp
 80020d0:	4631      	mov	r1, r6
 80020d2:	4628      	mov	r0, r5
 80020d4:	47b8      	blx	r7
 80020d6:	3001      	adds	r0, #1
 80020d8:	d1e5      	bne.n	80020a6 <_printf_float+0x31e>
 80020da:	e6a3      	b.n	8001e24 <_printf_float+0x9c>
 80020dc:	4653      	mov	r3, sl
 80020de:	4642      	mov	r2, r8
 80020e0:	4631      	mov	r1, r6
 80020e2:	4628      	mov	r0, r5
 80020e4:	47b8      	blx	r7
 80020e6:	3001      	adds	r0, #1
 80020e8:	d1e9      	bne.n	80020be <_printf_float+0x336>
 80020ea:	e69b      	b.n	8001e24 <_printf_float+0x9c>
 80020ec:	2301      	movs	r3, #1
 80020ee:	464a      	mov	r2, r9
 80020f0:	4631      	mov	r1, r6
 80020f2:	4628      	mov	r0, r5
 80020f4:	47b8      	blx	r7
 80020f6:	3001      	adds	r0, #1
 80020f8:	f43f ae94 	beq.w	8001e24 <_printf_float+0x9c>
 80020fc:	f108 0801 	add.w	r8, r8, #1
 8002100:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002104:	1a9b      	subs	r3, r3, r2
 8002106:	eba3 030a 	sub.w	r3, r3, sl
 800210a:	4543      	cmp	r3, r8
 800210c:	dcee      	bgt.n	80020ec <_printf_float+0x364>
 800210e:	e747      	b.n	8001fa0 <_printf_float+0x218>
 8002110:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002112:	2a01      	cmp	r2, #1
 8002114:	dc01      	bgt.n	800211a <_printf_float+0x392>
 8002116:	07db      	lsls	r3, r3, #31
 8002118:	d539      	bpl.n	800218e <_printf_float+0x406>
 800211a:	2301      	movs	r3, #1
 800211c:	4642      	mov	r2, r8
 800211e:	4631      	mov	r1, r6
 8002120:	4628      	mov	r0, r5
 8002122:	47b8      	blx	r7
 8002124:	3001      	adds	r0, #1
 8002126:	f43f ae7d 	beq.w	8001e24 <_printf_float+0x9c>
 800212a:	9b05      	ldr	r3, [sp, #20]
 800212c:	465a      	mov	r2, fp
 800212e:	4631      	mov	r1, r6
 8002130:	4628      	mov	r0, r5
 8002132:	47b8      	blx	r7
 8002134:	3001      	adds	r0, #1
 8002136:	f108 0801 	add.w	r8, r8, #1
 800213a:	f43f ae73 	beq.w	8001e24 <_printf_float+0x9c>
 800213e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8002142:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002144:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8002148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800214c:	f103 33ff 	add.w	r3, r3, #4294967295
 8002150:	d018      	beq.n	8002184 <_printf_float+0x3fc>
 8002152:	4642      	mov	r2, r8
 8002154:	4631      	mov	r1, r6
 8002156:	4628      	mov	r0, r5
 8002158:	47b8      	blx	r7
 800215a:	3001      	adds	r0, #1
 800215c:	d10e      	bne.n	800217c <_printf_float+0x3f4>
 800215e:	e661      	b.n	8001e24 <_printf_float+0x9c>
 8002160:	2301      	movs	r3, #1
 8002162:	464a      	mov	r2, r9
 8002164:	4631      	mov	r1, r6
 8002166:	4628      	mov	r0, r5
 8002168:	47b8      	blx	r7
 800216a:	3001      	adds	r0, #1
 800216c:	f43f ae5a 	beq.w	8001e24 <_printf_float+0x9c>
 8002170:	f108 0801 	add.w	r8, r8, #1
 8002174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002176:	3b01      	subs	r3, #1
 8002178:	4543      	cmp	r3, r8
 800217a:	dcf1      	bgt.n	8002160 <_printf_float+0x3d8>
 800217c:	4653      	mov	r3, sl
 800217e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002182:	e6dd      	b.n	8001f40 <_printf_float+0x1b8>
 8002184:	f04f 0800 	mov.w	r8, #0
 8002188:	f104 091a 	add.w	r9, r4, #26
 800218c:	e7f2      	b.n	8002174 <_printf_float+0x3ec>
 800218e:	2301      	movs	r3, #1
 8002190:	e7df      	b.n	8002152 <_printf_float+0x3ca>
 8002192:	2301      	movs	r3, #1
 8002194:	464a      	mov	r2, r9
 8002196:	4631      	mov	r1, r6
 8002198:	4628      	mov	r0, r5
 800219a:	47b8      	blx	r7
 800219c:	3001      	adds	r0, #1
 800219e:	f43f ae41 	beq.w	8001e24 <_printf_float+0x9c>
 80021a2:	f108 0801 	add.w	r8, r8, #1
 80021a6:	68e3      	ldr	r3, [r4, #12]
 80021a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80021aa:	1a9b      	subs	r3, r3, r2
 80021ac:	4543      	cmp	r3, r8
 80021ae:	dcf0      	bgt.n	8002192 <_printf_float+0x40a>
 80021b0:	e6fa      	b.n	8001fa8 <_printf_float+0x220>
 80021b2:	f04f 0800 	mov.w	r8, #0
 80021b6:	f104 0919 	add.w	r9, r4, #25
 80021ba:	e7f4      	b.n	80021a6 <_printf_float+0x41e>
 80021bc:	2900      	cmp	r1, #0
 80021be:	f43f ae8a 	beq.w	8001ed6 <_printf_float+0x14e>
 80021c2:	f04f 0c00 	mov.w	ip, #0
 80021c6:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 80021ca:	e9cd 0900 	strd	r0, r9, [sp]
 80021ce:	6022      	str	r2, [r4, #0]
 80021d0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80021d4:	4628      	mov	r0, r5
 80021d6:	f7ff fd4f 	bl	8001c78 <__cvt>
 80021da:	4680      	mov	r8, r0
 80021dc:	e64a      	b.n	8001e74 <_printf_float+0xec>
 80021de:	bf00      	nop

080021e0 <_printf_common>:
 80021e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021e4:	4691      	mov	r9, r2
 80021e6:	461f      	mov	r7, r3
 80021e8:	688a      	ldr	r2, [r1, #8]
 80021ea:	690b      	ldr	r3, [r1, #16]
 80021ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80021f0:	4293      	cmp	r3, r2
 80021f2:	bfb8      	it	lt
 80021f4:	4613      	movlt	r3, r2
 80021f6:	f8c9 3000 	str.w	r3, [r9]
 80021fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80021fe:	4606      	mov	r6, r0
 8002200:	460c      	mov	r4, r1
 8002202:	b112      	cbz	r2, 800220a <_printf_common+0x2a>
 8002204:	3301      	adds	r3, #1
 8002206:	f8c9 3000 	str.w	r3, [r9]
 800220a:	6823      	ldr	r3, [r4, #0]
 800220c:	0699      	lsls	r1, r3, #26
 800220e:	bf42      	ittt	mi
 8002210:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002214:	3302      	addmi	r3, #2
 8002216:	f8c9 3000 	strmi.w	r3, [r9]
 800221a:	6825      	ldr	r5, [r4, #0]
 800221c:	f015 0506 	ands.w	r5, r5, #6
 8002220:	d107      	bne.n	8002232 <_printf_common+0x52>
 8002222:	f104 0a19 	add.w	sl, r4, #25
 8002226:	68e3      	ldr	r3, [r4, #12]
 8002228:	f8d9 2000 	ldr.w	r2, [r9]
 800222c:	1a9b      	subs	r3, r3, r2
 800222e:	42ab      	cmp	r3, r5
 8002230:	dc28      	bgt.n	8002284 <_printf_common+0xa4>
 8002232:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002236:	6822      	ldr	r2, [r4, #0]
 8002238:	3300      	adds	r3, #0
 800223a:	bf18      	it	ne
 800223c:	2301      	movne	r3, #1
 800223e:	0692      	lsls	r2, r2, #26
 8002240:	d42d      	bmi.n	800229e <_printf_common+0xbe>
 8002242:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002246:	4639      	mov	r1, r7
 8002248:	4630      	mov	r0, r6
 800224a:	47c0      	blx	r8
 800224c:	3001      	adds	r0, #1
 800224e:	d020      	beq.n	8002292 <_printf_common+0xb2>
 8002250:	6823      	ldr	r3, [r4, #0]
 8002252:	68e5      	ldr	r5, [r4, #12]
 8002254:	f8d9 2000 	ldr.w	r2, [r9]
 8002258:	f003 0306 	and.w	r3, r3, #6
 800225c:	2b04      	cmp	r3, #4
 800225e:	bf08      	it	eq
 8002260:	1aad      	subeq	r5, r5, r2
 8002262:	68a3      	ldr	r3, [r4, #8]
 8002264:	6922      	ldr	r2, [r4, #16]
 8002266:	bf0c      	ite	eq
 8002268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800226c:	2500      	movne	r5, #0
 800226e:	4293      	cmp	r3, r2
 8002270:	bfc4      	itt	gt
 8002272:	1a9b      	subgt	r3, r3, r2
 8002274:	18ed      	addgt	r5, r5, r3
 8002276:	f04f 0900 	mov.w	r9, #0
 800227a:	341a      	adds	r4, #26
 800227c:	454d      	cmp	r5, r9
 800227e:	d11a      	bne.n	80022b6 <_printf_common+0xd6>
 8002280:	2000      	movs	r0, #0
 8002282:	e008      	b.n	8002296 <_printf_common+0xb6>
 8002284:	2301      	movs	r3, #1
 8002286:	4652      	mov	r2, sl
 8002288:	4639      	mov	r1, r7
 800228a:	4630      	mov	r0, r6
 800228c:	47c0      	blx	r8
 800228e:	3001      	adds	r0, #1
 8002290:	d103      	bne.n	800229a <_printf_common+0xba>
 8002292:	f04f 30ff 	mov.w	r0, #4294967295
 8002296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800229a:	3501      	adds	r5, #1
 800229c:	e7c3      	b.n	8002226 <_printf_common+0x46>
 800229e:	18e1      	adds	r1, r4, r3
 80022a0:	1c5a      	adds	r2, r3, #1
 80022a2:	2030      	movs	r0, #48	; 0x30
 80022a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80022a8:	4422      	add	r2, r4
 80022aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80022ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80022b2:	3302      	adds	r3, #2
 80022b4:	e7c5      	b.n	8002242 <_printf_common+0x62>
 80022b6:	2301      	movs	r3, #1
 80022b8:	4622      	mov	r2, r4
 80022ba:	4639      	mov	r1, r7
 80022bc:	4630      	mov	r0, r6
 80022be:	47c0      	blx	r8
 80022c0:	3001      	adds	r0, #1
 80022c2:	d0e6      	beq.n	8002292 <_printf_common+0xb2>
 80022c4:	f109 0901 	add.w	r9, r9, #1
 80022c8:	e7d8      	b.n	800227c <_printf_common+0x9c>
	...

080022cc <_printf_i>:
 80022cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80022d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80022d4:	460c      	mov	r4, r1
 80022d6:	7e09      	ldrb	r1, [r1, #24]
 80022d8:	b085      	sub	sp, #20
 80022da:	296e      	cmp	r1, #110	; 0x6e
 80022dc:	4617      	mov	r7, r2
 80022de:	4606      	mov	r6, r0
 80022e0:	4698      	mov	r8, r3
 80022e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80022e4:	f000 80b3 	beq.w	800244e <_printf_i+0x182>
 80022e8:	d822      	bhi.n	8002330 <_printf_i+0x64>
 80022ea:	2963      	cmp	r1, #99	; 0x63
 80022ec:	d036      	beq.n	800235c <_printf_i+0x90>
 80022ee:	d80a      	bhi.n	8002306 <_printf_i+0x3a>
 80022f0:	2900      	cmp	r1, #0
 80022f2:	f000 80b9 	beq.w	8002468 <_printf_i+0x19c>
 80022f6:	2958      	cmp	r1, #88	; 0x58
 80022f8:	f000 8083 	beq.w	8002402 <_printf_i+0x136>
 80022fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002300:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002304:	e032      	b.n	800236c <_printf_i+0xa0>
 8002306:	2964      	cmp	r1, #100	; 0x64
 8002308:	d001      	beq.n	800230e <_printf_i+0x42>
 800230a:	2969      	cmp	r1, #105	; 0x69
 800230c:	d1f6      	bne.n	80022fc <_printf_i+0x30>
 800230e:	6820      	ldr	r0, [r4, #0]
 8002310:	6813      	ldr	r3, [r2, #0]
 8002312:	0605      	lsls	r5, r0, #24
 8002314:	f103 0104 	add.w	r1, r3, #4
 8002318:	d52a      	bpl.n	8002370 <_printf_i+0xa4>
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6011      	str	r1, [r2, #0]
 800231e:	2b00      	cmp	r3, #0
 8002320:	da03      	bge.n	800232a <_printf_i+0x5e>
 8002322:	222d      	movs	r2, #45	; 0x2d
 8002324:	425b      	negs	r3, r3
 8002326:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800232a:	486f      	ldr	r0, [pc, #444]	; (80024e8 <_printf_i+0x21c>)
 800232c:	220a      	movs	r2, #10
 800232e:	e039      	b.n	80023a4 <_printf_i+0xd8>
 8002330:	2973      	cmp	r1, #115	; 0x73
 8002332:	f000 809d 	beq.w	8002470 <_printf_i+0x1a4>
 8002336:	d808      	bhi.n	800234a <_printf_i+0x7e>
 8002338:	296f      	cmp	r1, #111	; 0x6f
 800233a:	d020      	beq.n	800237e <_printf_i+0xb2>
 800233c:	2970      	cmp	r1, #112	; 0x70
 800233e:	d1dd      	bne.n	80022fc <_printf_i+0x30>
 8002340:	6823      	ldr	r3, [r4, #0]
 8002342:	f043 0320 	orr.w	r3, r3, #32
 8002346:	6023      	str	r3, [r4, #0]
 8002348:	e003      	b.n	8002352 <_printf_i+0x86>
 800234a:	2975      	cmp	r1, #117	; 0x75
 800234c:	d017      	beq.n	800237e <_printf_i+0xb2>
 800234e:	2978      	cmp	r1, #120	; 0x78
 8002350:	d1d4      	bne.n	80022fc <_printf_i+0x30>
 8002352:	2378      	movs	r3, #120	; 0x78
 8002354:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002358:	4864      	ldr	r0, [pc, #400]	; (80024ec <_printf_i+0x220>)
 800235a:	e055      	b.n	8002408 <_printf_i+0x13c>
 800235c:	6813      	ldr	r3, [r2, #0]
 800235e:	1d19      	adds	r1, r3, #4
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6011      	str	r1, [r2, #0]
 8002364:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002368:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800236c:	2301      	movs	r3, #1
 800236e:	e08c      	b.n	800248a <_printf_i+0x1be>
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	6011      	str	r1, [r2, #0]
 8002374:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002378:	bf18      	it	ne
 800237a:	b21b      	sxthne	r3, r3
 800237c:	e7cf      	b.n	800231e <_printf_i+0x52>
 800237e:	6813      	ldr	r3, [r2, #0]
 8002380:	6825      	ldr	r5, [r4, #0]
 8002382:	1d18      	adds	r0, r3, #4
 8002384:	6010      	str	r0, [r2, #0]
 8002386:	0628      	lsls	r0, r5, #24
 8002388:	d501      	bpl.n	800238e <_printf_i+0xc2>
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	e002      	b.n	8002394 <_printf_i+0xc8>
 800238e:	0668      	lsls	r0, r5, #25
 8002390:	d5fb      	bpl.n	800238a <_printf_i+0xbe>
 8002392:	881b      	ldrh	r3, [r3, #0]
 8002394:	4854      	ldr	r0, [pc, #336]	; (80024e8 <_printf_i+0x21c>)
 8002396:	296f      	cmp	r1, #111	; 0x6f
 8002398:	bf14      	ite	ne
 800239a:	220a      	movne	r2, #10
 800239c:	2208      	moveq	r2, #8
 800239e:	2100      	movs	r1, #0
 80023a0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80023a4:	6865      	ldr	r5, [r4, #4]
 80023a6:	60a5      	str	r5, [r4, #8]
 80023a8:	2d00      	cmp	r5, #0
 80023aa:	f2c0 8095 	blt.w	80024d8 <_printf_i+0x20c>
 80023ae:	6821      	ldr	r1, [r4, #0]
 80023b0:	f021 0104 	bic.w	r1, r1, #4
 80023b4:	6021      	str	r1, [r4, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d13d      	bne.n	8002436 <_printf_i+0x16a>
 80023ba:	2d00      	cmp	r5, #0
 80023bc:	f040 808e 	bne.w	80024dc <_printf_i+0x210>
 80023c0:	4665      	mov	r5, ip
 80023c2:	2a08      	cmp	r2, #8
 80023c4:	d10b      	bne.n	80023de <_printf_i+0x112>
 80023c6:	6823      	ldr	r3, [r4, #0]
 80023c8:	07db      	lsls	r3, r3, #31
 80023ca:	d508      	bpl.n	80023de <_printf_i+0x112>
 80023cc:	6923      	ldr	r3, [r4, #16]
 80023ce:	6862      	ldr	r2, [r4, #4]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	bfde      	ittt	le
 80023d4:	2330      	movle	r3, #48	; 0x30
 80023d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80023da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80023de:	ebac 0305 	sub.w	r3, ip, r5
 80023e2:	6123      	str	r3, [r4, #16]
 80023e4:	f8cd 8000 	str.w	r8, [sp]
 80023e8:	463b      	mov	r3, r7
 80023ea:	aa03      	add	r2, sp, #12
 80023ec:	4621      	mov	r1, r4
 80023ee:	4630      	mov	r0, r6
 80023f0:	f7ff fef6 	bl	80021e0 <_printf_common>
 80023f4:	3001      	adds	r0, #1
 80023f6:	d14d      	bne.n	8002494 <_printf_i+0x1c8>
 80023f8:	f04f 30ff 	mov.w	r0, #4294967295
 80023fc:	b005      	add	sp, #20
 80023fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002402:	4839      	ldr	r0, [pc, #228]	; (80024e8 <_printf_i+0x21c>)
 8002404:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002408:	6813      	ldr	r3, [r2, #0]
 800240a:	6821      	ldr	r1, [r4, #0]
 800240c:	1d1d      	adds	r5, r3, #4
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6015      	str	r5, [r2, #0]
 8002412:	060a      	lsls	r2, r1, #24
 8002414:	d50b      	bpl.n	800242e <_printf_i+0x162>
 8002416:	07ca      	lsls	r2, r1, #31
 8002418:	bf44      	itt	mi
 800241a:	f041 0120 	orrmi.w	r1, r1, #32
 800241e:	6021      	strmi	r1, [r4, #0]
 8002420:	b91b      	cbnz	r3, 800242a <_printf_i+0x15e>
 8002422:	6822      	ldr	r2, [r4, #0]
 8002424:	f022 0220 	bic.w	r2, r2, #32
 8002428:	6022      	str	r2, [r4, #0]
 800242a:	2210      	movs	r2, #16
 800242c:	e7b7      	b.n	800239e <_printf_i+0xd2>
 800242e:	064d      	lsls	r5, r1, #25
 8002430:	bf48      	it	mi
 8002432:	b29b      	uxthmi	r3, r3
 8002434:	e7ef      	b.n	8002416 <_printf_i+0x14a>
 8002436:	4665      	mov	r5, ip
 8002438:	fbb3 f1f2 	udiv	r1, r3, r2
 800243c:	fb02 3311 	mls	r3, r2, r1, r3
 8002440:	5cc3      	ldrb	r3, [r0, r3]
 8002442:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002446:	460b      	mov	r3, r1
 8002448:	2900      	cmp	r1, #0
 800244a:	d1f5      	bne.n	8002438 <_printf_i+0x16c>
 800244c:	e7b9      	b.n	80023c2 <_printf_i+0xf6>
 800244e:	6813      	ldr	r3, [r2, #0]
 8002450:	6825      	ldr	r5, [r4, #0]
 8002452:	6961      	ldr	r1, [r4, #20]
 8002454:	1d18      	adds	r0, r3, #4
 8002456:	6010      	str	r0, [r2, #0]
 8002458:	0628      	lsls	r0, r5, #24
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	d501      	bpl.n	8002462 <_printf_i+0x196>
 800245e:	6019      	str	r1, [r3, #0]
 8002460:	e002      	b.n	8002468 <_printf_i+0x19c>
 8002462:	066a      	lsls	r2, r5, #25
 8002464:	d5fb      	bpl.n	800245e <_printf_i+0x192>
 8002466:	8019      	strh	r1, [r3, #0]
 8002468:	2300      	movs	r3, #0
 800246a:	6123      	str	r3, [r4, #16]
 800246c:	4665      	mov	r5, ip
 800246e:	e7b9      	b.n	80023e4 <_printf_i+0x118>
 8002470:	6813      	ldr	r3, [r2, #0]
 8002472:	1d19      	adds	r1, r3, #4
 8002474:	6011      	str	r1, [r2, #0]
 8002476:	681d      	ldr	r5, [r3, #0]
 8002478:	6862      	ldr	r2, [r4, #4]
 800247a:	2100      	movs	r1, #0
 800247c:	4628      	mov	r0, r5
 800247e:	f7fd fee7 	bl	8000250 <memchr>
 8002482:	b108      	cbz	r0, 8002488 <_printf_i+0x1bc>
 8002484:	1b40      	subs	r0, r0, r5
 8002486:	6060      	str	r0, [r4, #4]
 8002488:	6863      	ldr	r3, [r4, #4]
 800248a:	6123      	str	r3, [r4, #16]
 800248c:	2300      	movs	r3, #0
 800248e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002492:	e7a7      	b.n	80023e4 <_printf_i+0x118>
 8002494:	6923      	ldr	r3, [r4, #16]
 8002496:	462a      	mov	r2, r5
 8002498:	4639      	mov	r1, r7
 800249a:	4630      	mov	r0, r6
 800249c:	47c0      	blx	r8
 800249e:	3001      	adds	r0, #1
 80024a0:	d0aa      	beq.n	80023f8 <_printf_i+0x12c>
 80024a2:	6823      	ldr	r3, [r4, #0]
 80024a4:	079b      	lsls	r3, r3, #30
 80024a6:	d413      	bmi.n	80024d0 <_printf_i+0x204>
 80024a8:	68e0      	ldr	r0, [r4, #12]
 80024aa:	9b03      	ldr	r3, [sp, #12]
 80024ac:	4298      	cmp	r0, r3
 80024ae:	bfb8      	it	lt
 80024b0:	4618      	movlt	r0, r3
 80024b2:	e7a3      	b.n	80023fc <_printf_i+0x130>
 80024b4:	2301      	movs	r3, #1
 80024b6:	464a      	mov	r2, r9
 80024b8:	4639      	mov	r1, r7
 80024ba:	4630      	mov	r0, r6
 80024bc:	47c0      	blx	r8
 80024be:	3001      	adds	r0, #1
 80024c0:	d09a      	beq.n	80023f8 <_printf_i+0x12c>
 80024c2:	3501      	adds	r5, #1
 80024c4:	68e3      	ldr	r3, [r4, #12]
 80024c6:	9a03      	ldr	r2, [sp, #12]
 80024c8:	1a9b      	subs	r3, r3, r2
 80024ca:	42ab      	cmp	r3, r5
 80024cc:	dcf2      	bgt.n	80024b4 <_printf_i+0x1e8>
 80024ce:	e7eb      	b.n	80024a8 <_printf_i+0x1dc>
 80024d0:	2500      	movs	r5, #0
 80024d2:	f104 0919 	add.w	r9, r4, #25
 80024d6:	e7f5      	b.n	80024c4 <_printf_i+0x1f8>
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d1ac      	bne.n	8002436 <_printf_i+0x16a>
 80024dc:	7803      	ldrb	r3, [r0, #0]
 80024de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80024e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80024e6:	e76c      	b.n	80023c2 <_printf_i+0xf6>
 80024e8:	08003f72 	.word	0x08003f72
 80024ec:	08003f83 	.word	0x08003f83

080024f0 <_vsiprintf_r>:
 80024f0:	b500      	push	{lr}
 80024f2:	b09b      	sub	sp, #108	; 0x6c
 80024f4:	9100      	str	r1, [sp, #0]
 80024f6:	9104      	str	r1, [sp, #16]
 80024f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80024fc:	9105      	str	r1, [sp, #20]
 80024fe:	9102      	str	r1, [sp, #8]
 8002500:	4905      	ldr	r1, [pc, #20]	; (8002518 <_vsiprintf_r+0x28>)
 8002502:	9103      	str	r1, [sp, #12]
 8002504:	4669      	mov	r1, sp
 8002506:	f001 f9f7 	bl	80038f8 <_svfiprintf_r>
 800250a:	9b00      	ldr	r3, [sp, #0]
 800250c:	2200      	movs	r2, #0
 800250e:	701a      	strb	r2, [r3, #0]
 8002510:	b01b      	add	sp, #108	; 0x6c
 8002512:	f85d fb04 	ldr.w	pc, [sp], #4
 8002516:	bf00      	nop
 8002518:	ffff0208 	.word	0xffff0208

0800251c <vsiprintf>:
 800251c:	4613      	mov	r3, r2
 800251e:	460a      	mov	r2, r1
 8002520:	4601      	mov	r1, r0
 8002522:	4802      	ldr	r0, [pc, #8]	; (800252c <vsiprintf+0x10>)
 8002524:	6800      	ldr	r0, [r0, #0]
 8002526:	f7ff bfe3 	b.w	80024f0 <_vsiprintf_r>
 800252a:	bf00      	nop
 800252c:	2000002c 	.word	0x2000002c

08002530 <quorem>:
 8002530:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002534:	6903      	ldr	r3, [r0, #16]
 8002536:	690c      	ldr	r4, [r1, #16]
 8002538:	42a3      	cmp	r3, r4
 800253a:	4680      	mov	r8, r0
 800253c:	f2c0 8082 	blt.w	8002644 <quorem+0x114>
 8002540:	3c01      	subs	r4, #1
 8002542:	f101 0714 	add.w	r7, r1, #20
 8002546:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800254a:	f100 0614 	add.w	r6, r0, #20
 800254e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8002552:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002556:	eb06 030c 	add.w	r3, r6, ip
 800255a:	3501      	adds	r5, #1
 800255c:	eb07 090c 	add.w	r9, r7, ip
 8002560:	9301      	str	r3, [sp, #4]
 8002562:	fbb0 f5f5 	udiv	r5, r0, r5
 8002566:	b395      	cbz	r5, 80025ce <quorem+0x9e>
 8002568:	f04f 0a00 	mov.w	sl, #0
 800256c:	4638      	mov	r0, r7
 800256e:	46b6      	mov	lr, r6
 8002570:	46d3      	mov	fp, sl
 8002572:	f850 2b04 	ldr.w	r2, [r0], #4
 8002576:	b293      	uxth	r3, r2
 8002578:	fb05 a303 	mla	r3, r5, r3, sl
 800257c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002580:	b29b      	uxth	r3, r3
 8002582:	ebab 0303 	sub.w	r3, fp, r3
 8002586:	0c12      	lsrs	r2, r2, #16
 8002588:	f8de b000 	ldr.w	fp, [lr]
 800258c:	fb05 a202 	mla	r2, r5, r2, sl
 8002590:	fa13 f38b 	uxtah	r3, r3, fp
 8002594:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8002598:	fa1f fb82 	uxth.w	fp, r2
 800259c:	f8de 2000 	ldr.w	r2, [lr]
 80025a0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80025a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80025ae:	4581      	cmp	r9, r0
 80025b0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80025b4:	f84e 3b04 	str.w	r3, [lr], #4
 80025b8:	d2db      	bcs.n	8002572 <quorem+0x42>
 80025ba:	f856 300c 	ldr.w	r3, [r6, ip]
 80025be:	b933      	cbnz	r3, 80025ce <quorem+0x9e>
 80025c0:	9b01      	ldr	r3, [sp, #4]
 80025c2:	3b04      	subs	r3, #4
 80025c4:	429e      	cmp	r6, r3
 80025c6:	461a      	mov	r2, r3
 80025c8:	d330      	bcc.n	800262c <quorem+0xfc>
 80025ca:	f8c8 4010 	str.w	r4, [r8, #16]
 80025ce:	4640      	mov	r0, r8
 80025d0:	f000 ffbc 	bl	800354c <__mcmp>
 80025d4:	2800      	cmp	r0, #0
 80025d6:	db25      	blt.n	8002624 <quorem+0xf4>
 80025d8:	3501      	adds	r5, #1
 80025da:	4630      	mov	r0, r6
 80025dc:	f04f 0c00 	mov.w	ip, #0
 80025e0:	f857 2b04 	ldr.w	r2, [r7], #4
 80025e4:	f8d0 e000 	ldr.w	lr, [r0]
 80025e8:	b293      	uxth	r3, r2
 80025ea:	ebac 0303 	sub.w	r3, ip, r3
 80025ee:	0c12      	lsrs	r2, r2, #16
 80025f0:	fa13 f38e 	uxtah	r3, r3, lr
 80025f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80025f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002602:	45b9      	cmp	r9, r7
 8002604:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8002608:	f840 3b04 	str.w	r3, [r0], #4
 800260c:	d2e8      	bcs.n	80025e0 <quorem+0xb0>
 800260e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8002612:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8002616:	b92a      	cbnz	r2, 8002624 <quorem+0xf4>
 8002618:	3b04      	subs	r3, #4
 800261a:	429e      	cmp	r6, r3
 800261c:	461a      	mov	r2, r3
 800261e:	d30b      	bcc.n	8002638 <quorem+0x108>
 8002620:	f8c8 4010 	str.w	r4, [r8, #16]
 8002624:	4628      	mov	r0, r5
 8002626:	b003      	add	sp, #12
 8002628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800262c:	6812      	ldr	r2, [r2, #0]
 800262e:	3b04      	subs	r3, #4
 8002630:	2a00      	cmp	r2, #0
 8002632:	d1ca      	bne.n	80025ca <quorem+0x9a>
 8002634:	3c01      	subs	r4, #1
 8002636:	e7c5      	b.n	80025c4 <quorem+0x94>
 8002638:	6812      	ldr	r2, [r2, #0]
 800263a:	3b04      	subs	r3, #4
 800263c:	2a00      	cmp	r2, #0
 800263e:	d1ef      	bne.n	8002620 <quorem+0xf0>
 8002640:	3c01      	subs	r4, #1
 8002642:	e7ea      	b.n	800261a <quorem+0xea>
 8002644:	2000      	movs	r0, #0
 8002646:	e7ee      	b.n	8002626 <quorem+0xf6>

08002648 <_dtoa_r>:
 8002648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800264c:	ec57 6b10 	vmov	r6, r7, d0
 8002650:	b095      	sub	sp, #84	; 0x54
 8002652:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8002654:	9108      	str	r1, [sp, #32]
 8002656:	4604      	mov	r4, r0
 8002658:	920a      	str	r2, [sp, #40]	; 0x28
 800265a:	9311      	str	r3, [sp, #68]	; 0x44
 800265c:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8002660:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8002664:	b93d      	cbnz	r5, 8002676 <_dtoa_r+0x2e>
 8002666:	2010      	movs	r0, #16
 8002668:	f000 fd48 	bl	80030fc <malloc>
 800266c:	6260      	str	r0, [r4, #36]	; 0x24
 800266e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8002672:	6005      	str	r5, [r0, #0]
 8002674:	60c5      	str	r5, [r0, #12]
 8002676:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002678:	6819      	ldr	r1, [r3, #0]
 800267a:	b151      	cbz	r1, 8002692 <_dtoa_r+0x4a>
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	604a      	str	r2, [r1, #4]
 8002680:	2301      	movs	r3, #1
 8002682:	4093      	lsls	r3, r2
 8002684:	608b      	str	r3, [r1, #8]
 8002686:	4620      	mov	r0, r4
 8002688:	f000 fd7f 	bl	800318a <_Bfree>
 800268c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800268e:	2200      	movs	r2, #0
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	1e3b      	subs	r3, r7, #0
 8002694:	bfb9      	ittee	lt
 8002696:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800269a:	9303      	strlt	r3, [sp, #12]
 800269c:	2300      	movge	r3, #0
 800269e:	f8c8 3000 	strge.w	r3, [r8]
 80026a2:	9d03      	ldr	r5, [sp, #12]
 80026a4:	4bac      	ldr	r3, [pc, #688]	; (8002958 <_dtoa_r+0x310>)
 80026a6:	bfbc      	itt	lt
 80026a8:	2201      	movlt	r2, #1
 80026aa:	f8c8 2000 	strlt.w	r2, [r8]
 80026ae:	43ab      	bics	r3, r5
 80026b0:	d11b      	bne.n	80026ea <_dtoa_r+0xa2>
 80026b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80026b4:	f242 730f 	movw	r3, #9999	; 0x270f
 80026b8:	6013      	str	r3, [r2, #0]
 80026ba:	9b02      	ldr	r3, [sp, #8]
 80026bc:	b923      	cbnz	r3, 80026c8 <_dtoa_r+0x80>
 80026be:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80026c2:	2d00      	cmp	r5, #0
 80026c4:	f000 84dd 	beq.w	8003082 <_dtoa_r+0xa3a>
 80026c8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80026ca:	b953      	cbnz	r3, 80026e2 <_dtoa_r+0x9a>
 80026cc:	4ba3      	ldr	r3, [pc, #652]	; (800295c <_dtoa_r+0x314>)
 80026ce:	e020      	b.n	8002712 <_dtoa_r+0xca>
 80026d0:	4ba3      	ldr	r3, [pc, #652]	; (8002960 <_dtoa_r+0x318>)
 80026d2:	9304      	str	r3, [sp, #16]
 80026d4:	3308      	adds	r3, #8
 80026d6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80026d8:	6013      	str	r3, [r2, #0]
 80026da:	9804      	ldr	r0, [sp, #16]
 80026dc:	b015      	add	sp, #84	; 0x54
 80026de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026e2:	4b9e      	ldr	r3, [pc, #632]	; (800295c <_dtoa_r+0x314>)
 80026e4:	9304      	str	r3, [sp, #16]
 80026e6:	3303      	adds	r3, #3
 80026e8:	e7f5      	b.n	80026d6 <_dtoa_r+0x8e>
 80026ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 80026ee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80026f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f6:	ed8d 7b04 	vstr	d7, [sp, #16]
 80026fa:	d10c      	bne.n	8002716 <_dtoa_r+0xce>
 80026fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80026fe:	2301      	movs	r3, #1
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002704:	2b00      	cmp	r3, #0
 8002706:	f000 84b9 	beq.w	800307c <_dtoa_r+0xa34>
 800270a:	4b96      	ldr	r3, [pc, #600]	; (8002964 <_dtoa_r+0x31c>)
 800270c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800270e:	6013      	str	r3, [r2, #0]
 8002710:	3b01      	subs	r3, #1
 8002712:	9304      	str	r3, [sp, #16]
 8002714:	e7e1      	b.n	80026da <_dtoa_r+0x92>
 8002716:	a913      	add	r1, sp, #76	; 0x4c
 8002718:	aa12      	add	r2, sp, #72	; 0x48
 800271a:	ed9d 0b04 	vldr	d0, [sp, #16]
 800271e:	4620      	mov	r0, r4
 8002720:	f000 ff8b 	bl	800363a <__d2b>
 8002724:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8002728:	9001      	str	r0, [sp, #4]
 800272a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800272c:	2e00      	cmp	r6, #0
 800272e:	d046      	beq.n	80027be <_dtoa_r+0x176>
 8002730:	9805      	ldr	r0, [sp, #20]
 8002732:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8002736:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800273a:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 800273e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8002742:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 8002746:	2700      	movs	r7, #0
 8002748:	ee07 aa90 	vmov	s15, sl
 800274c:	ec43 2b16 	vmov	d6, r2, r3
 8002750:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8002754:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8002940 <_dtoa_r+0x2f8>
 8002758:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800275c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002760:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8002948 <_dtoa_r+0x300>
 8002764:	eea7 6b04 	vfma.f64	d6, d7, d4
 8002768:	eeb0 7b46 	vmov.f64	d7, d6
 800276c:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8002950 <_dtoa_r+0x308>
 8002770:	eea5 7b06 	vfma.f64	d7, d5, d6
 8002774:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8002778:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800277c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002780:	ee16 ba90 	vmov	fp, s13
 8002784:	d508      	bpl.n	8002798 <_dtoa_r+0x150>
 8002786:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800278a:	eeb4 6b47 	vcmp.f64	d6, d7
 800278e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002792:	bf18      	it	ne
 8002794:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8002798:	f1bb 0f16 	cmp.w	fp, #22
 800279c:	d834      	bhi.n	8002808 <_dtoa_r+0x1c0>
 800279e:	4b72      	ldr	r3, [pc, #456]	; (8002968 <_dtoa_r+0x320>)
 80027a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80027a4:	ed93 7b00 	vldr	d7, [r3]
 80027a8:	ed9d 6b02 	vldr	d6, [sp, #8]
 80027ac:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80027b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b4:	dd01      	ble.n	80027ba <_dtoa_r+0x172>
 80027b6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80027ba:	2300      	movs	r3, #0
 80027bc:	e025      	b.n	800280a <_dtoa_r+0x1c2>
 80027be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80027c0:	eb01 0a03 	add.w	sl, r1, r3
 80027c4:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 80027c8:	2b20      	cmp	r3, #32
 80027ca:	dd17      	ble.n	80027fc <_dtoa_r+0x1b4>
 80027cc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80027d0:	9a02      	ldr	r2, [sp, #8]
 80027d2:	409d      	lsls	r5, r3
 80027d4:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 80027d8:	fa22 f303 	lsr.w	r3, r2, r3
 80027dc:	432b      	orrs	r3, r5
 80027de:	ee07 3a90 	vmov	s15, r3
 80027e2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80027e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80027ea:	ed8d 7b04 	vstr	d7, [sp, #16]
 80027ee:	9805      	ldr	r0, [sp, #20]
 80027f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80027f4:	2701      	movs	r7, #1
 80027f6:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 80027fa:	e7a5      	b.n	8002748 <_dtoa_r+0x100>
 80027fc:	9a02      	ldr	r2, [sp, #8]
 80027fe:	f1c3 0320 	rsb	r3, r3, #32
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	e7ea      	b.n	80027de <_dtoa_r+0x196>
 8002808:	2301      	movs	r3, #1
 800280a:	eba1 0a0a 	sub.w	sl, r1, sl
 800280e:	9310      	str	r3, [sp, #64]	; 0x40
 8002810:	f1ba 0301 	subs.w	r3, sl, #1
 8002814:	9307      	str	r3, [sp, #28]
 8002816:	bf43      	ittte	mi
 8002818:	2300      	movmi	r3, #0
 800281a:	f1ca 0a01 	rsbmi	sl, sl, #1
 800281e:	9307      	strmi	r3, [sp, #28]
 8002820:	f04f 0a00 	movpl.w	sl, #0
 8002824:	f1bb 0f00 	cmp.w	fp, #0
 8002828:	db19      	blt.n	800285e <_dtoa_r+0x216>
 800282a:	9b07      	ldr	r3, [sp, #28]
 800282c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8002830:	445b      	add	r3, fp
 8002832:	9307      	str	r3, [sp, #28]
 8002834:	f04f 0800 	mov.w	r8, #0
 8002838:	9b08      	ldr	r3, [sp, #32]
 800283a:	2b09      	cmp	r3, #9
 800283c:	d866      	bhi.n	800290c <_dtoa_r+0x2c4>
 800283e:	2b05      	cmp	r3, #5
 8002840:	bfc4      	itt	gt
 8002842:	3b04      	subgt	r3, #4
 8002844:	9308      	strgt	r3, [sp, #32]
 8002846:	9b08      	ldr	r3, [sp, #32]
 8002848:	f1a3 0302 	sub.w	r3, r3, #2
 800284c:	bfcc      	ite	gt
 800284e:	2500      	movgt	r5, #0
 8002850:	2501      	movle	r5, #1
 8002852:	2b03      	cmp	r3, #3
 8002854:	d866      	bhi.n	8002924 <_dtoa_r+0x2dc>
 8002856:	e8df f003 	tbb	[pc, r3]
 800285a:	5755      	.short	0x5755
 800285c:	4909      	.short	0x4909
 800285e:	2300      	movs	r3, #0
 8002860:	ebaa 0a0b 	sub.w	sl, sl, fp
 8002864:	f1cb 0800 	rsb	r8, fp, #0
 8002868:	930b      	str	r3, [sp, #44]	; 0x2c
 800286a:	e7e5      	b.n	8002838 <_dtoa_r+0x1f0>
 800286c:	2301      	movs	r3, #1
 800286e:	9309      	str	r3, [sp, #36]	; 0x24
 8002870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002872:	2b00      	cmp	r3, #0
 8002874:	dd59      	ble.n	800292a <_dtoa_r+0x2e2>
 8002876:	9306      	str	r3, [sp, #24]
 8002878:	4699      	mov	r9, r3
 800287a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800287c:	2200      	movs	r2, #0
 800287e:	6072      	str	r2, [r6, #4]
 8002880:	2204      	movs	r2, #4
 8002882:	f102 0014 	add.w	r0, r2, #20
 8002886:	4298      	cmp	r0, r3
 8002888:	6871      	ldr	r1, [r6, #4]
 800288a:	d953      	bls.n	8002934 <_dtoa_r+0x2ec>
 800288c:	4620      	mov	r0, r4
 800288e:	f000 fc48 	bl	8003122 <_Balloc>
 8002892:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002894:	6030      	str	r0, [r6, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	9304      	str	r3, [sp, #16]
 800289a:	f1b9 0f0e 	cmp.w	r9, #14
 800289e:	f200 80c2 	bhi.w	8002a26 <_dtoa_r+0x3de>
 80028a2:	2d00      	cmp	r5, #0
 80028a4:	f000 80bf 	beq.w	8002a26 <_dtoa_r+0x3de>
 80028a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80028ac:	f1bb 0f00 	cmp.w	fp, #0
 80028b0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80028b4:	f340 80e6 	ble.w	8002a84 <_dtoa_r+0x43c>
 80028b8:	4a2b      	ldr	r2, [pc, #172]	; (8002968 <_dtoa_r+0x320>)
 80028ba:	f00b 030f 	and.w	r3, fp, #15
 80028be:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80028c2:	ed93 7b00 	vldr	d7, [r3]
 80028c6:	ea4f 132b 	mov.w	r3, fp, asr #4
 80028ca:	06da      	lsls	r2, r3, #27
 80028cc:	f140 80d8 	bpl.w	8002a80 <_dtoa_r+0x438>
 80028d0:	4a26      	ldr	r2, [pc, #152]	; (800296c <_dtoa_r+0x324>)
 80028d2:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 80028d6:	ed92 6b08 	vldr	d6, [r2, #32]
 80028da:	ee85 6b06 	vdiv.f64	d6, d5, d6
 80028de:	ed8d 6b02 	vstr	d6, [sp, #8]
 80028e2:	f003 030f 	and.w	r3, r3, #15
 80028e6:	2203      	movs	r2, #3
 80028e8:	4920      	ldr	r1, [pc, #128]	; (800296c <_dtoa_r+0x324>)
 80028ea:	e04a      	b.n	8002982 <_dtoa_r+0x33a>
 80028ec:	2301      	movs	r3, #1
 80028ee:	9309      	str	r3, [sp, #36]	; 0x24
 80028f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028f2:	445b      	add	r3, fp
 80028f4:	f103 0901 	add.w	r9, r3, #1
 80028f8:	9306      	str	r3, [sp, #24]
 80028fa:	464b      	mov	r3, r9
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	bfb8      	it	lt
 8002900:	2301      	movlt	r3, #1
 8002902:	e7ba      	b.n	800287a <_dtoa_r+0x232>
 8002904:	2300      	movs	r3, #0
 8002906:	e7b2      	b.n	800286e <_dtoa_r+0x226>
 8002908:	2300      	movs	r3, #0
 800290a:	e7f0      	b.n	80028ee <_dtoa_r+0x2a6>
 800290c:	2501      	movs	r5, #1
 800290e:	2300      	movs	r3, #0
 8002910:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8002914:	f04f 33ff 	mov.w	r3, #4294967295
 8002918:	9306      	str	r3, [sp, #24]
 800291a:	4699      	mov	r9, r3
 800291c:	2200      	movs	r2, #0
 800291e:	2312      	movs	r3, #18
 8002920:	920a      	str	r2, [sp, #40]	; 0x28
 8002922:	e7aa      	b.n	800287a <_dtoa_r+0x232>
 8002924:	2301      	movs	r3, #1
 8002926:	9309      	str	r3, [sp, #36]	; 0x24
 8002928:	e7f4      	b.n	8002914 <_dtoa_r+0x2cc>
 800292a:	2301      	movs	r3, #1
 800292c:	9306      	str	r3, [sp, #24]
 800292e:	4699      	mov	r9, r3
 8002930:	461a      	mov	r2, r3
 8002932:	e7f5      	b.n	8002920 <_dtoa_r+0x2d8>
 8002934:	3101      	adds	r1, #1
 8002936:	6071      	str	r1, [r6, #4]
 8002938:	0052      	lsls	r2, r2, #1
 800293a:	e7a2      	b.n	8002882 <_dtoa_r+0x23a>
 800293c:	f3af 8000 	nop.w
 8002940:	636f4361 	.word	0x636f4361
 8002944:	3fd287a7 	.word	0x3fd287a7
 8002948:	8b60c8b3 	.word	0x8b60c8b3
 800294c:	3fc68a28 	.word	0x3fc68a28
 8002950:	509f79fb 	.word	0x509f79fb
 8002954:	3fd34413 	.word	0x3fd34413
 8002958:	7ff00000 	.word	0x7ff00000
 800295c:	08003f9d 	.word	0x08003f9d
 8002960:	08003f94 	.word	0x08003f94
 8002964:	08003f71 	.word	0x08003f71
 8002968:	08003fd0 	.word	0x08003fd0
 800296c:	08003fa8 	.word	0x08003fa8
 8002970:	07de      	lsls	r6, r3, #31
 8002972:	d504      	bpl.n	800297e <_dtoa_r+0x336>
 8002974:	ed91 6b00 	vldr	d6, [r1]
 8002978:	3201      	adds	r2, #1
 800297a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800297e:	105b      	asrs	r3, r3, #1
 8002980:	3108      	adds	r1, #8
 8002982:	2b00      	cmp	r3, #0
 8002984:	d1f4      	bne.n	8002970 <_dtoa_r+0x328>
 8002986:	ed9d 6b02 	vldr	d6, [sp, #8]
 800298a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800298e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002992:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002994:	2b00      	cmp	r3, #0
 8002996:	f000 80a7 	beq.w	8002ae8 <_dtoa_r+0x4a0>
 800299a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800299e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80029a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80029a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029aa:	f140 809d 	bpl.w	8002ae8 <_dtoa_r+0x4a0>
 80029ae:	f1b9 0f00 	cmp.w	r9, #0
 80029b2:	f000 8099 	beq.w	8002ae8 <_dtoa_r+0x4a0>
 80029b6:	9b06      	ldr	r3, [sp, #24]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	dd30      	ble.n	8002a1e <_dtoa_r+0x3d6>
 80029bc:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80029c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80029c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80029c8:	9d06      	ldr	r5, [sp, #24]
 80029ca:	f10b 33ff 	add.w	r3, fp, #4294967295
 80029ce:	3201      	adds	r2, #1
 80029d0:	ed9d 6b02 	vldr	d6, [sp, #8]
 80029d4:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80029d8:	ee07 2a90 	vmov	s15, r2
 80029dc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80029e0:	eea7 5b06 	vfma.f64	d5, d7, d6
 80029e4:	ed8d 5b02 	vstr	d5, [sp, #8]
 80029e8:	9a03      	ldr	r2, [sp, #12]
 80029ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80029ee:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 80029f2:	2d00      	cmp	r5, #0
 80029f4:	d17b      	bne.n	8002aee <_dtoa_r+0x4a6>
 80029f6:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80029fa:	ee36 6b47 	vsub.f64	d6, d6, d7
 80029fe:	ec41 0b17 	vmov	d7, r0, r1
 8002a02:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a0a:	f300 8253 	bgt.w	8002eb4 <_dtoa_r+0x86c>
 8002a0e:	eeb1 7b47 	vneg.f64	d7, d7
 8002a12:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a1a:	f100 8249 	bmi.w	8002eb0 <_dtoa_r+0x868>
 8002a1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8002a22:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a26:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	f2c0 8119 	blt.w	8002c60 <_dtoa_r+0x618>
 8002a2e:	f1bb 0f0e 	cmp.w	fp, #14
 8002a32:	f300 8115 	bgt.w	8002c60 <_dtoa_r+0x618>
 8002a36:	4bc3      	ldr	r3, [pc, #780]	; (8002d44 <_dtoa_r+0x6fc>)
 8002a38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8002a3c:	ed93 6b00 	vldr	d6, [r3]
 8002a40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	f280 80ba 	bge.w	8002bbc <_dtoa_r+0x574>
 8002a48:	f1b9 0f00 	cmp.w	r9, #0
 8002a4c:	f300 80b6 	bgt.w	8002bbc <_dtoa_r+0x574>
 8002a50:	f040 822d 	bne.w	8002eae <_dtoa_r+0x866>
 8002a54:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8002a58:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002a5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002a60:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a68:	464d      	mov	r5, r9
 8002a6a:	464f      	mov	r7, r9
 8002a6c:	f280 8204 	bge.w	8002e78 <_dtoa_r+0x830>
 8002a70:	9b04      	ldr	r3, [sp, #16]
 8002a72:	9a04      	ldr	r2, [sp, #16]
 8002a74:	1c5e      	adds	r6, r3, #1
 8002a76:	2331      	movs	r3, #49	; 0x31
 8002a78:	7013      	strb	r3, [r2, #0]
 8002a7a:	f10b 0b01 	add.w	fp, fp, #1
 8002a7e:	e1ff      	b.n	8002e80 <_dtoa_r+0x838>
 8002a80:	2202      	movs	r2, #2
 8002a82:	e731      	b.n	80028e8 <_dtoa_r+0x2a0>
 8002a84:	d02e      	beq.n	8002ae4 <_dtoa_r+0x49c>
 8002a86:	f1cb 0300 	rsb	r3, fp, #0
 8002a8a:	4aae      	ldr	r2, [pc, #696]	; (8002d44 <_dtoa_r+0x6fc>)
 8002a8c:	f003 010f 	and.w	r1, r3, #15
 8002a90:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8002a94:	ed92 7b00 	vldr	d7, [r2]
 8002a98:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 8002a9c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002aa0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002aa4:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8002aa8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8002aac:	49a6      	ldr	r1, [pc, #664]	; (8002d48 <_dtoa_r+0x700>)
 8002aae:	111b      	asrs	r3, r3, #4
 8002ab0:	2000      	movs	r0, #0
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	b93b      	cbnz	r3, 8002ac6 <_dtoa_r+0x47e>
 8002ab6:	2800      	cmp	r0, #0
 8002ab8:	f43f af6b 	beq.w	8002992 <_dtoa_r+0x34a>
 8002abc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002ac0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002ac4:	e765      	b.n	8002992 <_dtoa_r+0x34a>
 8002ac6:	07dd      	lsls	r5, r3, #31
 8002ac8:	d509      	bpl.n	8002ade <_dtoa_r+0x496>
 8002aca:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8002ace:	ed91 7b00 	vldr	d7, [r1]
 8002ad2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002ad6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002ada:	3201      	adds	r2, #1
 8002adc:	2001      	movs	r0, #1
 8002ade:	105b      	asrs	r3, r3, #1
 8002ae0:	3108      	adds	r1, #8
 8002ae2:	e7e7      	b.n	8002ab4 <_dtoa_r+0x46c>
 8002ae4:	2202      	movs	r2, #2
 8002ae6:	e754      	b.n	8002992 <_dtoa_r+0x34a>
 8002ae8:	465b      	mov	r3, fp
 8002aea:	464d      	mov	r5, r9
 8002aec:	e770      	b.n	80029d0 <_dtoa_r+0x388>
 8002aee:	4a95      	ldr	r2, [pc, #596]	; (8002d44 <_dtoa_r+0x6fc>)
 8002af0:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8002af4:	ed12 4b02 	vldr	d4, [r2, #-8]
 8002af8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002afa:	ec41 0b17 	vmov	d7, r0, r1
 8002afe:	b35a      	cbz	r2, 8002b58 <_dtoa_r+0x510>
 8002b00:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8002b04:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8002b08:	9e04      	ldr	r6, [sp, #16]
 8002b0a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8002b0e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8002b12:	ee35 7b47 	vsub.f64	d7, d5, d7
 8002b16:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8002b1a:	ee14 2a90 	vmov	r2, s9
 8002b1e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8002b22:	3230      	adds	r2, #48	; 0x30
 8002b24:	ee36 6b45 	vsub.f64	d6, d6, d5
 8002b28:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b30:	f806 2b01 	strb.w	r2, [r6], #1
 8002b34:	d43b      	bmi.n	8002bae <_dtoa_r+0x566>
 8002b36:	ee32 5b46 	vsub.f64	d5, d2, d6
 8002b3a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8002b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b42:	d472      	bmi.n	8002c2a <_dtoa_r+0x5e2>
 8002b44:	9a04      	ldr	r2, [sp, #16]
 8002b46:	1ab2      	subs	r2, r6, r2
 8002b48:	4295      	cmp	r5, r2
 8002b4a:	f77f af68 	ble.w	8002a1e <_dtoa_r+0x3d6>
 8002b4e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8002b52:	ee26 6b03 	vmul.f64	d6, d6, d3
 8002b56:	e7de      	b.n	8002b16 <_dtoa_r+0x4ce>
 8002b58:	9a04      	ldr	r2, [sp, #16]
 8002b5a:	ee24 7b07 	vmul.f64	d7, d4, d7
 8002b5e:	1956      	adds	r6, r2, r5
 8002b60:	4611      	mov	r1, r2
 8002b62:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8002b66:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8002b6a:	ee14 2a90 	vmov	r2, s9
 8002b6e:	3230      	adds	r2, #48	; 0x30
 8002b70:	f801 2b01 	strb.w	r2, [r1], #1
 8002b74:	42b1      	cmp	r1, r6
 8002b76:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8002b7a:	ee36 6b45 	vsub.f64	d6, d6, d5
 8002b7e:	d11a      	bne.n	8002bb6 <_dtoa_r+0x56e>
 8002b80:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8002b84:	ee37 4b05 	vadd.f64	d4, d7, d5
 8002b88:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8002b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b90:	dc4b      	bgt.n	8002c2a <_dtoa_r+0x5e2>
 8002b92:	ee35 7b47 	vsub.f64	d7, d5, d7
 8002b96:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b9e:	f57f af3e 	bpl.w	8002a1e <_dtoa_r+0x3d6>
 8002ba2:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8002ba6:	2a30      	cmp	r2, #48	; 0x30
 8002ba8:	f106 31ff 	add.w	r1, r6, #4294967295
 8002bac:	d001      	beq.n	8002bb2 <_dtoa_r+0x56a>
 8002bae:	469b      	mov	fp, r3
 8002bb0:	e02a      	b.n	8002c08 <_dtoa_r+0x5c0>
 8002bb2:	460e      	mov	r6, r1
 8002bb4:	e7f5      	b.n	8002ba2 <_dtoa_r+0x55a>
 8002bb6:	ee26 6b03 	vmul.f64	d6, d6, d3
 8002bba:	e7d4      	b.n	8002b66 <_dtoa_r+0x51e>
 8002bbc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002bc0:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8002bc4:	9e04      	ldr	r6, [sp, #16]
 8002bc6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8002bca:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8002bce:	ee15 3a10 	vmov	r3, s10
 8002bd2:	3330      	adds	r3, #48	; 0x30
 8002bd4:	f806 3b01 	strb.w	r3, [r6], #1
 8002bd8:	9b04      	ldr	r3, [sp, #16]
 8002bda:	1af3      	subs	r3, r6, r3
 8002bdc:	4599      	cmp	r9, r3
 8002bde:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8002be2:	eea3 7b46 	vfms.f64	d7, d3, d6
 8002be6:	d133      	bne.n	8002c50 <_dtoa_r+0x608>
 8002be8:	ee37 7b07 	vadd.f64	d7, d7, d7
 8002bec:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bf4:	dc18      	bgt.n	8002c28 <_dtoa_r+0x5e0>
 8002bf6:	eeb4 7b46 	vcmp.f64	d7, d6
 8002bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bfe:	d103      	bne.n	8002c08 <_dtoa_r+0x5c0>
 8002c00:	ee15 3a10 	vmov	r3, s10
 8002c04:	07db      	lsls	r3, r3, #31
 8002c06:	d40f      	bmi.n	8002c28 <_dtoa_r+0x5e0>
 8002c08:	9901      	ldr	r1, [sp, #4]
 8002c0a:	4620      	mov	r0, r4
 8002c0c:	f000 fabd 	bl	800318a <_Bfree>
 8002c10:	2300      	movs	r3, #0
 8002c12:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8002c14:	7033      	strb	r3, [r6, #0]
 8002c16:	f10b 0301 	add.w	r3, fp, #1
 8002c1a:	6013      	str	r3, [r2, #0]
 8002c1c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f43f ad5b 	beq.w	80026da <_dtoa_r+0x92>
 8002c24:	601e      	str	r6, [r3, #0]
 8002c26:	e558      	b.n	80026da <_dtoa_r+0x92>
 8002c28:	465b      	mov	r3, fp
 8002c2a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8002c2e:	2939      	cmp	r1, #57	; 0x39
 8002c30:	f106 32ff 	add.w	r2, r6, #4294967295
 8002c34:	d106      	bne.n	8002c44 <_dtoa_r+0x5fc>
 8002c36:	9904      	ldr	r1, [sp, #16]
 8002c38:	4291      	cmp	r1, r2
 8002c3a:	d107      	bne.n	8002c4c <_dtoa_r+0x604>
 8002c3c:	2230      	movs	r2, #48	; 0x30
 8002c3e:	700a      	strb	r2, [r1, #0]
 8002c40:	3301      	adds	r3, #1
 8002c42:	460a      	mov	r2, r1
 8002c44:	7811      	ldrb	r1, [r2, #0]
 8002c46:	3101      	adds	r1, #1
 8002c48:	7011      	strb	r1, [r2, #0]
 8002c4a:	e7b0      	b.n	8002bae <_dtoa_r+0x566>
 8002c4c:	4616      	mov	r6, r2
 8002c4e:	e7ec      	b.n	8002c2a <_dtoa_r+0x5e2>
 8002c50:	ee27 7b04 	vmul.f64	d7, d7, d4
 8002c54:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8002c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c5c:	d1b3      	bne.n	8002bc6 <_dtoa_r+0x57e>
 8002c5e:	e7d3      	b.n	8002c08 <_dtoa_r+0x5c0>
 8002c60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002c62:	2a00      	cmp	r2, #0
 8002c64:	f000 808d 	beq.w	8002d82 <_dtoa_r+0x73a>
 8002c68:	9a08      	ldr	r2, [sp, #32]
 8002c6a:	2a01      	cmp	r2, #1
 8002c6c:	dc72      	bgt.n	8002d54 <_dtoa_r+0x70c>
 8002c6e:	2f00      	cmp	r7, #0
 8002c70:	d06c      	beq.n	8002d4c <_dtoa_r+0x704>
 8002c72:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8002c76:	4645      	mov	r5, r8
 8002c78:	4656      	mov	r6, sl
 8002c7a:	9a07      	ldr	r2, [sp, #28]
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	441a      	add	r2, r3
 8002c80:	4620      	mov	r0, r4
 8002c82:	449a      	add	sl, r3
 8002c84:	9207      	str	r2, [sp, #28]
 8002c86:	f000 fb20 	bl	80032ca <__i2b>
 8002c8a:	4607      	mov	r7, r0
 8002c8c:	2e00      	cmp	r6, #0
 8002c8e:	dd0b      	ble.n	8002ca8 <_dtoa_r+0x660>
 8002c90:	9b07      	ldr	r3, [sp, #28]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	dd08      	ble.n	8002ca8 <_dtoa_r+0x660>
 8002c96:	42b3      	cmp	r3, r6
 8002c98:	9a07      	ldr	r2, [sp, #28]
 8002c9a:	bfa8      	it	ge
 8002c9c:	4633      	movge	r3, r6
 8002c9e:	ebaa 0a03 	sub.w	sl, sl, r3
 8002ca2:	1af6      	subs	r6, r6, r3
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	9307      	str	r3, [sp, #28]
 8002ca8:	f1b8 0f00 	cmp.w	r8, #0
 8002cac:	d01d      	beq.n	8002cea <_dtoa_r+0x6a2>
 8002cae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d06a      	beq.n	8002d8a <_dtoa_r+0x742>
 8002cb4:	b18d      	cbz	r5, 8002cda <_dtoa_r+0x692>
 8002cb6:	4639      	mov	r1, r7
 8002cb8:	462a      	mov	r2, r5
 8002cba:	4620      	mov	r0, r4
 8002cbc:	f000 fba4 	bl	8003408 <__pow5mult>
 8002cc0:	9a01      	ldr	r2, [sp, #4]
 8002cc2:	4601      	mov	r1, r0
 8002cc4:	4607      	mov	r7, r0
 8002cc6:	4620      	mov	r0, r4
 8002cc8:	f000 fb08 	bl	80032dc <__multiply>
 8002ccc:	9901      	ldr	r1, [sp, #4]
 8002cce:	900c      	str	r0, [sp, #48]	; 0x30
 8002cd0:	4620      	mov	r0, r4
 8002cd2:	f000 fa5a 	bl	800318a <_Bfree>
 8002cd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002cd8:	9301      	str	r3, [sp, #4]
 8002cda:	ebb8 0205 	subs.w	r2, r8, r5
 8002cde:	d004      	beq.n	8002cea <_dtoa_r+0x6a2>
 8002ce0:	9901      	ldr	r1, [sp, #4]
 8002ce2:	4620      	mov	r0, r4
 8002ce4:	f000 fb90 	bl	8003408 <__pow5mult>
 8002ce8:	9001      	str	r0, [sp, #4]
 8002cea:	2101      	movs	r1, #1
 8002cec:	4620      	mov	r0, r4
 8002cee:	f000 faec 	bl	80032ca <__i2b>
 8002cf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002cf4:	4605      	mov	r5, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f000 81ca 	beq.w	8003090 <_dtoa_r+0xa48>
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	4601      	mov	r1, r0
 8002d00:	4620      	mov	r0, r4
 8002d02:	f000 fb81 	bl	8003408 <__pow5mult>
 8002d06:	9b08      	ldr	r3, [sp, #32]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	4605      	mov	r5, r0
 8002d0c:	dc44      	bgt.n	8002d98 <_dtoa_r+0x750>
 8002d0e:	9b02      	ldr	r3, [sp, #8]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d13c      	bne.n	8002d8e <_dtoa_r+0x746>
 8002d14:	9b03      	ldr	r3, [sp, #12]
 8002d16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d137      	bne.n	8002d8e <_dtoa_r+0x746>
 8002d1e:	9b03      	ldr	r3, [sp, #12]
 8002d20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d24:	0d1b      	lsrs	r3, r3, #20
 8002d26:	051b      	lsls	r3, r3, #20
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d033      	beq.n	8002d94 <_dtoa_r+0x74c>
 8002d2c:	9b07      	ldr	r3, [sp, #28]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	f10a 0a01 	add.w	sl, sl, #1
 8002d34:	9307      	str	r3, [sp, #28]
 8002d36:	f04f 0801 	mov.w	r8, #1
 8002d3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002d3c:	bb73      	cbnz	r3, 8002d9c <_dtoa_r+0x754>
 8002d3e:	2001      	movs	r0, #1
 8002d40:	e034      	b.n	8002dac <_dtoa_r+0x764>
 8002d42:	bf00      	nop
 8002d44:	08003fd0 	.word	0x08003fd0
 8002d48:	08003fa8 	.word	0x08003fa8
 8002d4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002d4e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8002d52:	e790      	b.n	8002c76 <_dtoa_r+0x62e>
 8002d54:	f109 35ff 	add.w	r5, r9, #4294967295
 8002d58:	45a8      	cmp	r8, r5
 8002d5a:	bfbf      	itttt	lt
 8002d5c:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8002d5e:	eba5 0808 	sublt.w	r8, r5, r8
 8002d62:	4443      	addlt	r3, r8
 8002d64:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8002d66:	bfb6      	itet	lt
 8002d68:	46a8      	movlt	r8, r5
 8002d6a:	eba8 0505 	subge.w	r5, r8, r5
 8002d6e:	2500      	movlt	r5, #0
 8002d70:	f1b9 0f00 	cmp.w	r9, #0
 8002d74:	bfb9      	ittee	lt
 8002d76:	ebaa 0609 	sublt.w	r6, sl, r9
 8002d7a:	2300      	movlt	r3, #0
 8002d7c:	4656      	movge	r6, sl
 8002d7e:	464b      	movge	r3, r9
 8002d80:	e77b      	b.n	8002c7a <_dtoa_r+0x632>
 8002d82:	4645      	mov	r5, r8
 8002d84:	4656      	mov	r6, sl
 8002d86:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8002d88:	e780      	b.n	8002c8c <_dtoa_r+0x644>
 8002d8a:	4642      	mov	r2, r8
 8002d8c:	e7a8      	b.n	8002ce0 <_dtoa_r+0x698>
 8002d8e:	f04f 0800 	mov.w	r8, #0
 8002d92:	e7d2      	b.n	8002d3a <_dtoa_r+0x6f2>
 8002d94:	4698      	mov	r8, r3
 8002d96:	e7d0      	b.n	8002d3a <_dtoa_r+0x6f2>
 8002d98:	f04f 0800 	mov.w	r8, #0
 8002d9c:	692b      	ldr	r3, [r5, #16]
 8002d9e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8002da2:	6918      	ldr	r0, [r3, #16]
 8002da4:	f000 fa43 	bl	800322e <__hi0bits>
 8002da8:	f1c0 0020 	rsb	r0, r0, #32
 8002dac:	9b07      	ldr	r3, [sp, #28]
 8002dae:	4418      	add	r0, r3
 8002db0:	f010 001f 	ands.w	r0, r0, #31
 8002db4:	d047      	beq.n	8002e46 <_dtoa_r+0x7fe>
 8002db6:	f1c0 0320 	rsb	r3, r0, #32
 8002dba:	2b04      	cmp	r3, #4
 8002dbc:	dd3b      	ble.n	8002e36 <_dtoa_r+0x7ee>
 8002dbe:	9b07      	ldr	r3, [sp, #28]
 8002dc0:	f1c0 001c 	rsb	r0, r0, #28
 8002dc4:	4482      	add	sl, r0
 8002dc6:	4406      	add	r6, r0
 8002dc8:	4403      	add	r3, r0
 8002dca:	9307      	str	r3, [sp, #28]
 8002dcc:	f1ba 0f00 	cmp.w	sl, #0
 8002dd0:	dd05      	ble.n	8002dde <_dtoa_r+0x796>
 8002dd2:	4652      	mov	r2, sl
 8002dd4:	9901      	ldr	r1, [sp, #4]
 8002dd6:	4620      	mov	r0, r4
 8002dd8:	f000 fb64 	bl	80034a4 <__lshift>
 8002ddc:	9001      	str	r0, [sp, #4]
 8002dde:	9b07      	ldr	r3, [sp, #28]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	dd05      	ble.n	8002df0 <_dtoa_r+0x7a8>
 8002de4:	4629      	mov	r1, r5
 8002de6:	461a      	mov	r2, r3
 8002de8:	4620      	mov	r0, r4
 8002dea:	f000 fb5b 	bl	80034a4 <__lshift>
 8002dee:	4605      	mov	r5, r0
 8002df0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002df2:	b353      	cbz	r3, 8002e4a <_dtoa_r+0x802>
 8002df4:	4629      	mov	r1, r5
 8002df6:	9801      	ldr	r0, [sp, #4]
 8002df8:	f000 fba8 	bl	800354c <__mcmp>
 8002dfc:	2800      	cmp	r0, #0
 8002dfe:	da24      	bge.n	8002e4a <_dtoa_r+0x802>
 8002e00:	2300      	movs	r3, #0
 8002e02:	220a      	movs	r2, #10
 8002e04:	9901      	ldr	r1, [sp, #4]
 8002e06:	4620      	mov	r0, r4
 8002e08:	f000 f9d6 	bl	80031b8 <__multadd>
 8002e0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e0e:	9001      	str	r0, [sp, #4]
 8002e10:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f000 8142 	beq.w	800309e <_dtoa_r+0xa56>
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	4639      	mov	r1, r7
 8002e1e:	220a      	movs	r2, #10
 8002e20:	4620      	mov	r0, r4
 8002e22:	f000 f9c9 	bl	80031b8 <__multadd>
 8002e26:	9b06      	ldr	r3, [sp, #24]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	4607      	mov	r7, r0
 8002e2c:	dc4b      	bgt.n	8002ec6 <_dtoa_r+0x87e>
 8002e2e:	9b08      	ldr	r3, [sp, #32]
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	dd48      	ble.n	8002ec6 <_dtoa_r+0x87e>
 8002e34:	e011      	b.n	8002e5a <_dtoa_r+0x812>
 8002e36:	d0c9      	beq.n	8002dcc <_dtoa_r+0x784>
 8002e38:	9a07      	ldr	r2, [sp, #28]
 8002e3a:	331c      	adds	r3, #28
 8002e3c:	441a      	add	r2, r3
 8002e3e:	449a      	add	sl, r3
 8002e40:	441e      	add	r6, r3
 8002e42:	4613      	mov	r3, r2
 8002e44:	e7c1      	b.n	8002dca <_dtoa_r+0x782>
 8002e46:	4603      	mov	r3, r0
 8002e48:	e7f6      	b.n	8002e38 <_dtoa_r+0x7f0>
 8002e4a:	f1b9 0f00 	cmp.w	r9, #0
 8002e4e:	dc34      	bgt.n	8002eba <_dtoa_r+0x872>
 8002e50:	9b08      	ldr	r3, [sp, #32]
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	dd31      	ble.n	8002eba <_dtoa_r+0x872>
 8002e56:	f8cd 9018 	str.w	r9, [sp, #24]
 8002e5a:	9b06      	ldr	r3, [sp, #24]
 8002e5c:	b963      	cbnz	r3, 8002e78 <_dtoa_r+0x830>
 8002e5e:	4629      	mov	r1, r5
 8002e60:	2205      	movs	r2, #5
 8002e62:	4620      	mov	r0, r4
 8002e64:	f000 f9a8 	bl	80031b8 <__multadd>
 8002e68:	4601      	mov	r1, r0
 8002e6a:	4605      	mov	r5, r0
 8002e6c:	9801      	ldr	r0, [sp, #4]
 8002e6e:	f000 fb6d 	bl	800354c <__mcmp>
 8002e72:	2800      	cmp	r0, #0
 8002e74:	f73f adfc 	bgt.w	8002a70 <_dtoa_r+0x428>
 8002e78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e7a:	9e04      	ldr	r6, [sp, #16]
 8002e7c:	ea6f 0b03 	mvn.w	fp, r3
 8002e80:	f04f 0900 	mov.w	r9, #0
 8002e84:	4629      	mov	r1, r5
 8002e86:	4620      	mov	r0, r4
 8002e88:	f000 f97f 	bl	800318a <_Bfree>
 8002e8c:	2f00      	cmp	r7, #0
 8002e8e:	f43f aebb 	beq.w	8002c08 <_dtoa_r+0x5c0>
 8002e92:	f1b9 0f00 	cmp.w	r9, #0
 8002e96:	d005      	beq.n	8002ea4 <_dtoa_r+0x85c>
 8002e98:	45b9      	cmp	r9, r7
 8002e9a:	d003      	beq.n	8002ea4 <_dtoa_r+0x85c>
 8002e9c:	4649      	mov	r1, r9
 8002e9e:	4620      	mov	r0, r4
 8002ea0:	f000 f973 	bl	800318a <_Bfree>
 8002ea4:	4639      	mov	r1, r7
 8002ea6:	4620      	mov	r0, r4
 8002ea8:	f000 f96f 	bl	800318a <_Bfree>
 8002eac:	e6ac      	b.n	8002c08 <_dtoa_r+0x5c0>
 8002eae:	2500      	movs	r5, #0
 8002eb0:	462f      	mov	r7, r5
 8002eb2:	e7e1      	b.n	8002e78 <_dtoa_r+0x830>
 8002eb4:	469b      	mov	fp, r3
 8002eb6:	462f      	mov	r7, r5
 8002eb8:	e5da      	b.n	8002a70 <_dtoa_r+0x428>
 8002eba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ebc:	f8cd 9018 	str.w	r9, [sp, #24]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	f000 80f3 	beq.w	80030ac <_dtoa_r+0xa64>
 8002ec6:	2e00      	cmp	r6, #0
 8002ec8:	dd05      	ble.n	8002ed6 <_dtoa_r+0x88e>
 8002eca:	4639      	mov	r1, r7
 8002ecc:	4632      	mov	r2, r6
 8002ece:	4620      	mov	r0, r4
 8002ed0:	f000 fae8 	bl	80034a4 <__lshift>
 8002ed4:	4607      	mov	r7, r0
 8002ed6:	f1b8 0f00 	cmp.w	r8, #0
 8002eda:	d04c      	beq.n	8002f76 <_dtoa_r+0x92e>
 8002edc:	6879      	ldr	r1, [r7, #4]
 8002ede:	4620      	mov	r0, r4
 8002ee0:	f000 f91f 	bl	8003122 <_Balloc>
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	3202      	adds	r2, #2
 8002ee8:	4606      	mov	r6, r0
 8002eea:	0092      	lsls	r2, r2, #2
 8002eec:	f107 010c 	add.w	r1, r7, #12
 8002ef0:	300c      	adds	r0, #12
 8002ef2:	f000 f90b 	bl	800310c <memcpy>
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	4631      	mov	r1, r6
 8002efa:	4620      	mov	r0, r4
 8002efc:	f000 fad2 	bl	80034a4 <__lshift>
 8002f00:	9b02      	ldr	r3, [sp, #8]
 8002f02:	f8dd a010 	ldr.w	sl, [sp, #16]
 8002f06:	f003 0301 	and.w	r3, r3, #1
 8002f0a:	46b9      	mov	r9, r7
 8002f0c:	9307      	str	r3, [sp, #28]
 8002f0e:	4607      	mov	r7, r0
 8002f10:	4629      	mov	r1, r5
 8002f12:	9801      	ldr	r0, [sp, #4]
 8002f14:	f7ff fb0c 	bl	8002530 <quorem>
 8002f18:	4649      	mov	r1, r9
 8002f1a:	4606      	mov	r6, r0
 8002f1c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8002f20:	9801      	ldr	r0, [sp, #4]
 8002f22:	f000 fb13 	bl	800354c <__mcmp>
 8002f26:	463a      	mov	r2, r7
 8002f28:	9002      	str	r0, [sp, #8]
 8002f2a:	4629      	mov	r1, r5
 8002f2c:	4620      	mov	r0, r4
 8002f2e:	f000 fb27 	bl	8003580 <__mdiff>
 8002f32:	68c3      	ldr	r3, [r0, #12]
 8002f34:	4602      	mov	r2, r0
 8002f36:	bb03      	cbnz	r3, 8002f7a <_dtoa_r+0x932>
 8002f38:	4601      	mov	r1, r0
 8002f3a:	9009      	str	r0, [sp, #36]	; 0x24
 8002f3c:	9801      	ldr	r0, [sp, #4]
 8002f3e:	f000 fb05 	bl	800354c <__mcmp>
 8002f42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002f44:	4603      	mov	r3, r0
 8002f46:	4611      	mov	r1, r2
 8002f48:	4620      	mov	r0, r4
 8002f4a:	9309      	str	r3, [sp, #36]	; 0x24
 8002f4c:	f000 f91d 	bl	800318a <_Bfree>
 8002f50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f52:	b9a3      	cbnz	r3, 8002f7e <_dtoa_r+0x936>
 8002f54:	9a08      	ldr	r2, [sp, #32]
 8002f56:	b992      	cbnz	r2, 8002f7e <_dtoa_r+0x936>
 8002f58:	9a07      	ldr	r2, [sp, #28]
 8002f5a:	b982      	cbnz	r2, 8002f7e <_dtoa_r+0x936>
 8002f5c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8002f60:	d029      	beq.n	8002fb6 <_dtoa_r+0x96e>
 8002f62:	9b02      	ldr	r3, [sp, #8]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	dd01      	ble.n	8002f6c <_dtoa_r+0x924>
 8002f68:	f106 0831 	add.w	r8, r6, #49	; 0x31
 8002f6c:	f10a 0601 	add.w	r6, sl, #1
 8002f70:	f88a 8000 	strb.w	r8, [sl]
 8002f74:	e786      	b.n	8002e84 <_dtoa_r+0x83c>
 8002f76:	4638      	mov	r0, r7
 8002f78:	e7c2      	b.n	8002f00 <_dtoa_r+0x8b8>
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e7e3      	b.n	8002f46 <_dtoa_r+0x8fe>
 8002f7e:	9a02      	ldr	r2, [sp, #8]
 8002f80:	2a00      	cmp	r2, #0
 8002f82:	db04      	blt.n	8002f8e <_dtoa_r+0x946>
 8002f84:	d124      	bne.n	8002fd0 <_dtoa_r+0x988>
 8002f86:	9a08      	ldr	r2, [sp, #32]
 8002f88:	bb12      	cbnz	r2, 8002fd0 <_dtoa_r+0x988>
 8002f8a:	9a07      	ldr	r2, [sp, #28]
 8002f8c:	bb02      	cbnz	r2, 8002fd0 <_dtoa_r+0x988>
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	ddec      	ble.n	8002f6c <_dtoa_r+0x924>
 8002f92:	2201      	movs	r2, #1
 8002f94:	9901      	ldr	r1, [sp, #4]
 8002f96:	4620      	mov	r0, r4
 8002f98:	f000 fa84 	bl	80034a4 <__lshift>
 8002f9c:	4629      	mov	r1, r5
 8002f9e:	9001      	str	r0, [sp, #4]
 8002fa0:	f000 fad4 	bl	800354c <__mcmp>
 8002fa4:	2800      	cmp	r0, #0
 8002fa6:	dc03      	bgt.n	8002fb0 <_dtoa_r+0x968>
 8002fa8:	d1e0      	bne.n	8002f6c <_dtoa_r+0x924>
 8002faa:	f018 0f01 	tst.w	r8, #1
 8002fae:	d0dd      	beq.n	8002f6c <_dtoa_r+0x924>
 8002fb0:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8002fb4:	d1d8      	bne.n	8002f68 <_dtoa_r+0x920>
 8002fb6:	2339      	movs	r3, #57	; 0x39
 8002fb8:	f10a 0601 	add.w	r6, sl, #1
 8002fbc:	f88a 3000 	strb.w	r3, [sl]
 8002fc0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8002fc4:	2b39      	cmp	r3, #57	; 0x39
 8002fc6:	f106 32ff 	add.w	r2, r6, #4294967295
 8002fca:	d04c      	beq.n	8003066 <_dtoa_r+0xa1e>
 8002fcc:	3301      	adds	r3, #1
 8002fce:	e051      	b.n	8003074 <_dtoa_r+0xa2c>
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	f10a 0601 	add.w	r6, sl, #1
 8002fd6:	dd05      	ble.n	8002fe4 <_dtoa_r+0x99c>
 8002fd8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8002fdc:	d0eb      	beq.n	8002fb6 <_dtoa_r+0x96e>
 8002fde:	f108 0801 	add.w	r8, r8, #1
 8002fe2:	e7c5      	b.n	8002f70 <_dtoa_r+0x928>
 8002fe4:	9b04      	ldr	r3, [sp, #16]
 8002fe6:	9a06      	ldr	r2, [sp, #24]
 8002fe8:	f806 8c01 	strb.w	r8, [r6, #-1]
 8002fec:	1af3      	subs	r3, r6, r3
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d021      	beq.n	8003036 <_dtoa_r+0x9ee>
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	220a      	movs	r2, #10
 8002ff6:	9901      	ldr	r1, [sp, #4]
 8002ff8:	4620      	mov	r0, r4
 8002ffa:	f000 f8dd 	bl	80031b8 <__multadd>
 8002ffe:	45b9      	cmp	r9, r7
 8003000:	9001      	str	r0, [sp, #4]
 8003002:	f04f 0300 	mov.w	r3, #0
 8003006:	f04f 020a 	mov.w	r2, #10
 800300a:	4649      	mov	r1, r9
 800300c:	4620      	mov	r0, r4
 800300e:	d105      	bne.n	800301c <_dtoa_r+0x9d4>
 8003010:	f000 f8d2 	bl	80031b8 <__multadd>
 8003014:	4681      	mov	r9, r0
 8003016:	4607      	mov	r7, r0
 8003018:	46b2      	mov	sl, r6
 800301a:	e779      	b.n	8002f10 <_dtoa_r+0x8c8>
 800301c:	f000 f8cc 	bl	80031b8 <__multadd>
 8003020:	4639      	mov	r1, r7
 8003022:	4681      	mov	r9, r0
 8003024:	2300      	movs	r3, #0
 8003026:	220a      	movs	r2, #10
 8003028:	4620      	mov	r0, r4
 800302a:	f000 f8c5 	bl	80031b8 <__multadd>
 800302e:	4607      	mov	r7, r0
 8003030:	e7f2      	b.n	8003018 <_dtoa_r+0x9d0>
 8003032:	f04f 0900 	mov.w	r9, #0
 8003036:	2201      	movs	r2, #1
 8003038:	9901      	ldr	r1, [sp, #4]
 800303a:	4620      	mov	r0, r4
 800303c:	f000 fa32 	bl	80034a4 <__lshift>
 8003040:	4629      	mov	r1, r5
 8003042:	9001      	str	r0, [sp, #4]
 8003044:	f000 fa82 	bl	800354c <__mcmp>
 8003048:	2800      	cmp	r0, #0
 800304a:	dcb9      	bgt.n	8002fc0 <_dtoa_r+0x978>
 800304c:	d102      	bne.n	8003054 <_dtoa_r+0xa0c>
 800304e:	f018 0f01 	tst.w	r8, #1
 8003052:	d1b5      	bne.n	8002fc0 <_dtoa_r+0x978>
 8003054:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003058:	2b30      	cmp	r3, #48	; 0x30
 800305a:	f106 32ff 	add.w	r2, r6, #4294967295
 800305e:	f47f af11 	bne.w	8002e84 <_dtoa_r+0x83c>
 8003062:	4616      	mov	r6, r2
 8003064:	e7f6      	b.n	8003054 <_dtoa_r+0xa0c>
 8003066:	9b04      	ldr	r3, [sp, #16]
 8003068:	4293      	cmp	r3, r2
 800306a:	d105      	bne.n	8003078 <_dtoa_r+0xa30>
 800306c:	9a04      	ldr	r2, [sp, #16]
 800306e:	f10b 0b01 	add.w	fp, fp, #1
 8003072:	2331      	movs	r3, #49	; 0x31
 8003074:	7013      	strb	r3, [r2, #0]
 8003076:	e705      	b.n	8002e84 <_dtoa_r+0x83c>
 8003078:	4616      	mov	r6, r2
 800307a:	e7a1      	b.n	8002fc0 <_dtoa_r+0x978>
 800307c:	4b16      	ldr	r3, [pc, #88]	; (80030d8 <_dtoa_r+0xa90>)
 800307e:	f7ff bb48 	b.w	8002712 <_dtoa_r+0xca>
 8003082:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003084:	2b00      	cmp	r3, #0
 8003086:	f47f ab23 	bne.w	80026d0 <_dtoa_r+0x88>
 800308a:	4b14      	ldr	r3, [pc, #80]	; (80030dc <_dtoa_r+0xa94>)
 800308c:	f7ff bb41 	b.w	8002712 <_dtoa_r+0xca>
 8003090:	9b08      	ldr	r3, [sp, #32]
 8003092:	2b01      	cmp	r3, #1
 8003094:	f77f ae3b 	ble.w	8002d0e <_dtoa_r+0x6c6>
 8003098:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800309c:	e64f      	b.n	8002d3e <_dtoa_r+0x6f6>
 800309e:	9b06      	ldr	r3, [sp, #24]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	dc03      	bgt.n	80030ac <_dtoa_r+0xa64>
 80030a4:	9b08      	ldr	r3, [sp, #32]
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	f73f aed7 	bgt.w	8002e5a <_dtoa_r+0x812>
 80030ac:	9e04      	ldr	r6, [sp, #16]
 80030ae:	9801      	ldr	r0, [sp, #4]
 80030b0:	4629      	mov	r1, r5
 80030b2:	f7ff fa3d 	bl	8002530 <quorem>
 80030b6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80030ba:	f806 8b01 	strb.w	r8, [r6], #1
 80030be:	9b04      	ldr	r3, [sp, #16]
 80030c0:	9a06      	ldr	r2, [sp, #24]
 80030c2:	1af3      	subs	r3, r6, r3
 80030c4:	429a      	cmp	r2, r3
 80030c6:	ddb4      	ble.n	8003032 <_dtoa_r+0x9ea>
 80030c8:	2300      	movs	r3, #0
 80030ca:	220a      	movs	r2, #10
 80030cc:	9901      	ldr	r1, [sp, #4]
 80030ce:	4620      	mov	r0, r4
 80030d0:	f000 f872 	bl	80031b8 <__multadd>
 80030d4:	9001      	str	r0, [sp, #4]
 80030d6:	e7ea      	b.n	80030ae <_dtoa_r+0xa66>
 80030d8:	08003f70 	.word	0x08003f70
 80030dc:	08003f94 	.word	0x08003f94

080030e0 <_localeconv_r>:
 80030e0:	4b04      	ldr	r3, [pc, #16]	; (80030f4 <_localeconv_r+0x14>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6a18      	ldr	r0, [r3, #32]
 80030e6:	4b04      	ldr	r3, [pc, #16]	; (80030f8 <_localeconv_r+0x18>)
 80030e8:	2800      	cmp	r0, #0
 80030ea:	bf08      	it	eq
 80030ec:	4618      	moveq	r0, r3
 80030ee:	30f0      	adds	r0, #240	; 0xf0
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	2000002c 	.word	0x2000002c
 80030f8:	20000090 	.word	0x20000090

080030fc <malloc>:
 80030fc:	4b02      	ldr	r3, [pc, #8]	; (8003108 <malloc+0xc>)
 80030fe:	4601      	mov	r1, r0
 8003100:	6818      	ldr	r0, [r3, #0]
 8003102:	f000 bb45 	b.w	8003790 <_malloc_r>
 8003106:	bf00      	nop
 8003108:	2000002c 	.word	0x2000002c

0800310c <memcpy>:
 800310c:	b510      	push	{r4, lr}
 800310e:	1e43      	subs	r3, r0, #1
 8003110:	440a      	add	r2, r1
 8003112:	4291      	cmp	r1, r2
 8003114:	d100      	bne.n	8003118 <memcpy+0xc>
 8003116:	bd10      	pop	{r4, pc}
 8003118:	f811 4b01 	ldrb.w	r4, [r1], #1
 800311c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003120:	e7f7      	b.n	8003112 <memcpy+0x6>

08003122 <_Balloc>:
 8003122:	b570      	push	{r4, r5, r6, lr}
 8003124:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003126:	4604      	mov	r4, r0
 8003128:	460e      	mov	r6, r1
 800312a:	b93d      	cbnz	r5, 800313c <_Balloc+0x1a>
 800312c:	2010      	movs	r0, #16
 800312e:	f7ff ffe5 	bl	80030fc <malloc>
 8003132:	6260      	str	r0, [r4, #36]	; 0x24
 8003134:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003138:	6005      	str	r5, [r0, #0]
 800313a:	60c5      	str	r5, [r0, #12]
 800313c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800313e:	68eb      	ldr	r3, [r5, #12]
 8003140:	b183      	cbz	r3, 8003164 <_Balloc+0x42>
 8003142:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800314a:	b9b8      	cbnz	r0, 800317c <_Balloc+0x5a>
 800314c:	2101      	movs	r1, #1
 800314e:	fa01 f506 	lsl.w	r5, r1, r6
 8003152:	1d6a      	adds	r2, r5, #5
 8003154:	0092      	lsls	r2, r2, #2
 8003156:	4620      	mov	r0, r4
 8003158:	f000 fabe 	bl	80036d8 <_calloc_r>
 800315c:	b160      	cbz	r0, 8003178 <_Balloc+0x56>
 800315e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8003162:	e00e      	b.n	8003182 <_Balloc+0x60>
 8003164:	2221      	movs	r2, #33	; 0x21
 8003166:	2104      	movs	r1, #4
 8003168:	4620      	mov	r0, r4
 800316a:	f000 fab5 	bl	80036d8 <_calloc_r>
 800316e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003170:	60e8      	str	r0, [r5, #12]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1e4      	bne.n	8003142 <_Balloc+0x20>
 8003178:	2000      	movs	r0, #0
 800317a:	bd70      	pop	{r4, r5, r6, pc}
 800317c:	6802      	ldr	r2, [r0, #0]
 800317e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8003182:	2300      	movs	r3, #0
 8003184:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003188:	e7f7      	b.n	800317a <_Balloc+0x58>

0800318a <_Bfree>:
 800318a:	b570      	push	{r4, r5, r6, lr}
 800318c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800318e:	4606      	mov	r6, r0
 8003190:	460d      	mov	r5, r1
 8003192:	b93c      	cbnz	r4, 80031a4 <_Bfree+0x1a>
 8003194:	2010      	movs	r0, #16
 8003196:	f7ff ffb1 	bl	80030fc <malloc>
 800319a:	6270      	str	r0, [r6, #36]	; 0x24
 800319c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80031a0:	6004      	str	r4, [r0, #0]
 80031a2:	60c4      	str	r4, [r0, #12]
 80031a4:	b13d      	cbz	r5, 80031b6 <_Bfree+0x2c>
 80031a6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80031a8:	686a      	ldr	r2, [r5, #4]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80031b0:	6029      	str	r1, [r5, #0]
 80031b2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80031b6:	bd70      	pop	{r4, r5, r6, pc}

080031b8 <__multadd>:
 80031b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031bc:	690d      	ldr	r5, [r1, #16]
 80031be:	461f      	mov	r7, r3
 80031c0:	4606      	mov	r6, r0
 80031c2:	460c      	mov	r4, r1
 80031c4:	f101 0c14 	add.w	ip, r1, #20
 80031c8:	2300      	movs	r3, #0
 80031ca:	f8dc 0000 	ldr.w	r0, [ip]
 80031ce:	b281      	uxth	r1, r0
 80031d0:	fb02 7101 	mla	r1, r2, r1, r7
 80031d4:	0c0f      	lsrs	r7, r1, #16
 80031d6:	0c00      	lsrs	r0, r0, #16
 80031d8:	fb02 7000 	mla	r0, r2, r0, r7
 80031dc:	b289      	uxth	r1, r1
 80031de:	3301      	adds	r3, #1
 80031e0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80031e4:	429d      	cmp	r5, r3
 80031e6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80031ea:	f84c 1b04 	str.w	r1, [ip], #4
 80031ee:	dcec      	bgt.n	80031ca <__multadd+0x12>
 80031f0:	b1d7      	cbz	r7, 8003228 <__multadd+0x70>
 80031f2:	68a3      	ldr	r3, [r4, #8]
 80031f4:	42ab      	cmp	r3, r5
 80031f6:	dc12      	bgt.n	800321e <__multadd+0x66>
 80031f8:	6861      	ldr	r1, [r4, #4]
 80031fa:	4630      	mov	r0, r6
 80031fc:	3101      	adds	r1, #1
 80031fe:	f7ff ff90 	bl	8003122 <_Balloc>
 8003202:	6922      	ldr	r2, [r4, #16]
 8003204:	3202      	adds	r2, #2
 8003206:	f104 010c 	add.w	r1, r4, #12
 800320a:	4680      	mov	r8, r0
 800320c:	0092      	lsls	r2, r2, #2
 800320e:	300c      	adds	r0, #12
 8003210:	f7ff ff7c 	bl	800310c <memcpy>
 8003214:	4621      	mov	r1, r4
 8003216:	4630      	mov	r0, r6
 8003218:	f7ff ffb7 	bl	800318a <_Bfree>
 800321c:	4644      	mov	r4, r8
 800321e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003222:	3501      	adds	r5, #1
 8003224:	615f      	str	r7, [r3, #20]
 8003226:	6125      	str	r5, [r4, #16]
 8003228:	4620      	mov	r0, r4
 800322a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800322e <__hi0bits>:
 800322e:	0c02      	lsrs	r2, r0, #16
 8003230:	0412      	lsls	r2, r2, #16
 8003232:	4603      	mov	r3, r0
 8003234:	b9b2      	cbnz	r2, 8003264 <__hi0bits+0x36>
 8003236:	0403      	lsls	r3, r0, #16
 8003238:	2010      	movs	r0, #16
 800323a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800323e:	bf04      	itt	eq
 8003240:	021b      	lsleq	r3, r3, #8
 8003242:	3008      	addeq	r0, #8
 8003244:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8003248:	bf04      	itt	eq
 800324a:	011b      	lsleq	r3, r3, #4
 800324c:	3004      	addeq	r0, #4
 800324e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8003252:	bf04      	itt	eq
 8003254:	009b      	lsleq	r3, r3, #2
 8003256:	3002      	addeq	r0, #2
 8003258:	2b00      	cmp	r3, #0
 800325a:	db06      	blt.n	800326a <__hi0bits+0x3c>
 800325c:	005b      	lsls	r3, r3, #1
 800325e:	d503      	bpl.n	8003268 <__hi0bits+0x3a>
 8003260:	3001      	adds	r0, #1
 8003262:	4770      	bx	lr
 8003264:	2000      	movs	r0, #0
 8003266:	e7e8      	b.n	800323a <__hi0bits+0xc>
 8003268:	2020      	movs	r0, #32
 800326a:	4770      	bx	lr

0800326c <__lo0bits>:
 800326c:	6803      	ldr	r3, [r0, #0]
 800326e:	f013 0207 	ands.w	r2, r3, #7
 8003272:	4601      	mov	r1, r0
 8003274:	d00b      	beq.n	800328e <__lo0bits+0x22>
 8003276:	07da      	lsls	r2, r3, #31
 8003278:	d423      	bmi.n	80032c2 <__lo0bits+0x56>
 800327a:	0798      	lsls	r0, r3, #30
 800327c:	bf49      	itett	mi
 800327e:	085b      	lsrmi	r3, r3, #1
 8003280:	089b      	lsrpl	r3, r3, #2
 8003282:	2001      	movmi	r0, #1
 8003284:	600b      	strmi	r3, [r1, #0]
 8003286:	bf5c      	itt	pl
 8003288:	600b      	strpl	r3, [r1, #0]
 800328a:	2002      	movpl	r0, #2
 800328c:	4770      	bx	lr
 800328e:	b298      	uxth	r0, r3
 8003290:	b9a8      	cbnz	r0, 80032be <__lo0bits+0x52>
 8003292:	0c1b      	lsrs	r3, r3, #16
 8003294:	2010      	movs	r0, #16
 8003296:	f013 0fff 	tst.w	r3, #255	; 0xff
 800329a:	bf04      	itt	eq
 800329c:	0a1b      	lsreq	r3, r3, #8
 800329e:	3008      	addeq	r0, #8
 80032a0:	071a      	lsls	r2, r3, #28
 80032a2:	bf04      	itt	eq
 80032a4:	091b      	lsreq	r3, r3, #4
 80032a6:	3004      	addeq	r0, #4
 80032a8:	079a      	lsls	r2, r3, #30
 80032aa:	bf04      	itt	eq
 80032ac:	089b      	lsreq	r3, r3, #2
 80032ae:	3002      	addeq	r0, #2
 80032b0:	07da      	lsls	r2, r3, #31
 80032b2:	d402      	bmi.n	80032ba <__lo0bits+0x4e>
 80032b4:	085b      	lsrs	r3, r3, #1
 80032b6:	d006      	beq.n	80032c6 <__lo0bits+0x5a>
 80032b8:	3001      	adds	r0, #1
 80032ba:	600b      	str	r3, [r1, #0]
 80032bc:	4770      	bx	lr
 80032be:	4610      	mov	r0, r2
 80032c0:	e7e9      	b.n	8003296 <__lo0bits+0x2a>
 80032c2:	2000      	movs	r0, #0
 80032c4:	4770      	bx	lr
 80032c6:	2020      	movs	r0, #32
 80032c8:	4770      	bx	lr

080032ca <__i2b>:
 80032ca:	b510      	push	{r4, lr}
 80032cc:	460c      	mov	r4, r1
 80032ce:	2101      	movs	r1, #1
 80032d0:	f7ff ff27 	bl	8003122 <_Balloc>
 80032d4:	2201      	movs	r2, #1
 80032d6:	6144      	str	r4, [r0, #20]
 80032d8:	6102      	str	r2, [r0, #16]
 80032da:	bd10      	pop	{r4, pc}

080032dc <__multiply>:
 80032dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032e0:	4614      	mov	r4, r2
 80032e2:	690a      	ldr	r2, [r1, #16]
 80032e4:	6923      	ldr	r3, [r4, #16]
 80032e6:	429a      	cmp	r2, r3
 80032e8:	bfb8      	it	lt
 80032ea:	460b      	movlt	r3, r1
 80032ec:	4688      	mov	r8, r1
 80032ee:	bfbc      	itt	lt
 80032f0:	46a0      	movlt	r8, r4
 80032f2:	461c      	movlt	r4, r3
 80032f4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80032f8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80032fc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8003300:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8003304:	eb07 0609 	add.w	r6, r7, r9
 8003308:	42b3      	cmp	r3, r6
 800330a:	bfb8      	it	lt
 800330c:	3101      	addlt	r1, #1
 800330e:	f7ff ff08 	bl	8003122 <_Balloc>
 8003312:	f100 0514 	add.w	r5, r0, #20
 8003316:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800331a:	462b      	mov	r3, r5
 800331c:	2200      	movs	r2, #0
 800331e:	4573      	cmp	r3, lr
 8003320:	d316      	bcc.n	8003350 <__multiply+0x74>
 8003322:	f104 0214 	add.w	r2, r4, #20
 8003326:	f108 0114 	add.w	r1, r8, #20
 800332a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800332e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	9b00      	ldr	r3, [sp, #0]
 8003336:	9201      	str	r2, [sp, #4]
 8003338:	4293      	cmp	r3, r2
 800333a:	d80c      	bhi.n	8003356 <__multiply+0x7a>
 800333c:	2e00      	cmp	r6, #0
 800333e:	dd03      	ble.n	8003348 <__multiply+0x6c>
 8003340:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8003344:	2b00      	cmp	r3, #0
 8003346:	d05d      	beq.n	8003404 <__multiply+0x128>
 8003348:	6106      	str	r6, [r0, #16]
 800334a:	b003      	add	sp, #12
 800334c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003350:	f843 2b04 	str.w	r2, [r3], #4
 8003354:	e7e3      	b.n	800331e <__multiply+0x42>
 8003356:	f8b2 b000 	ldrh.w	fp, [r2]
 800335a:	f1bb 0f00 	cmp.w	fp, #0
 800335e:	d023      	beq.n	80033a8 <__multiply+0xcc>
 8003360:	4689      	mov	r9, r1
 8003362:	46ac      	mov	ip, r5
 8003364:	f04f 0800 	mov.w	r8, #0
 8003368:	f859 4b04 	ldr.w	r4, [r9], #4
 800336c:	f8dc a000 	ldr.w	sl, [ip]
 8003370:	b2a3      	uxth	r3, r4
 8003372:	fa1f fa8a 	uxth.w	sl, sl
 8003376:	fb0b a303 	mla	r3, fp, r3, sl
 800337a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800337e:	f8dc 4000 	ldr.w	r4, [ip]
 8003382:	4443      	add	r3, r8
 8003384:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8003388:	fb0b 840a 	mla	r4, fp, sl, r8
 800338c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8003390:	46e2      	mov	sl, ip
 8003392:	b29b      	uxth	r3, r3
 8003394:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8003398:	454f      	cmp	r7, r9
 800339a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800339e:	f84a 3b04 	str.w	r3, [sl], #4
 80033a2:	d82b      	bhi.n	80033fc <__multiply+0x120>
 80033a4:	f8cc 8004 	str.w	r8, [ip, #4]
 80033a8:	9b01      	ldr	r3, [sp, #4]
 80033aa:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80033ae:	3204      	adds	r2, #4
 80033b0:	f1ba 0f00 	cmp.w	sl, #0
 80033b4:	d020      	beq.n	80033f8 <__multiply+0x11c>
 80033b6:	682b      	ldr	r3, [r5, #0]
 80033b8:	4689      	mov	r9, r1
 80033ba:	46a8      	mov	r8, r5
 80033bc:	f04f 0b00 	mov.w	fp, #0
 80033c0:	f8b9 c000 	ldrh.w	ip, [r9]
 80033c4:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80033c8:	fb0a 440c 	mla	r4, sl, ip, r4
 80033cc:	445c      	add	r4, fp
 80033ce:	46c4      	mov	ip, r8
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80033d6:	f84c 3b04 	str.w	r3, [ip], #4
 80033da:	f859 3b04 	ldr.w	r3, [r9], #4
 80033de:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80033e2:	0c1b      	lsrs	r3, r3, #16
 80033e4:	fb0a b303 	mla	r3, sl, r3, fp
 80033e8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80033ec:	454f      	cmp	r7, r9
 80033ee:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80033f2:	d805      	bhi.n	8003400 <__multiply+0x124>
 80033f4:	f8c8 3004 	str.w	r3, [r8, #4]
 80033f8:	3504      	adds	r5, #4
 80033fa:	e79b      	b.n	8003334 <__multiply+0x58>
 80033fc:	46d4      	mov	ip, sl
 80033fe:	e7b3      	b.n	8003368 <__multiply+0x8c>
 8003400:	46e0      	mov	r8, ip
 8003402:	e7dd      	b.n	80033c0 <__multiply+0xe4>
 8003404:	3e01      	subs	r6, #1
 8003406:	e799      	b.n	800333c <__multiply+0x60>

08003408 <__pow5mult>:
 8003408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800340c:	4615      	mov	r5, r2
 800340e:	f012 0203 	ands.w	r2, r2, #3
 8003412:	4606      	mov	r6, r0
 8003414:	460f      	mov	r7, r1
 8003416:	d007      	beq.n	8003428 <__pow5mult+0x20>
 8003418:	3a01      	subs	r2, #1
 800341a:	4c21      	ldr	r4, [pc, #132]	; (80034a0 <__pow5mult+0x98>)
 800341c:	2300      	movs	r3, #0
 800341e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003422:	f7ff fec9 	bl	80031b8 <__multadd>
 8003426:	4607      	mov	r7, r0
 8003428:	10ad      	asrs	r5, r5, #2
 800342a:	d035      	beq.n	8003498 <__pow5mult+0x90>
 800342c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800342e:	b93c      	cbnz	r4, 8003440 <__pow5mult+0x38>
 8003430:	2010      	movs	r0, #16
 8003432:	f7ff fe63 	bl	80030fc <malloc>
 8003436:	6270      	str	r0, [r6, #36]	; 0x24
 8003438:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800343c:	6004      	str	r4, [r0, #0]
 800343e:	60c4      	str	r4, [r0, #12]
 8003440:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8003444:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003448:	b94c      	cbnz	r4, 800345e <__pow5mult+0x56>
 800344a:	f240 2171 	movw	r1, #625	; 0x271
 800344e:	4630      	mov	r0, r6
 8003450:	f7ff ff3b 	bl	80032ca <__i2b>
 8003454:	2300      	movs	r3, #0
 8003456:	f8c8 0008 	str.w	r0, [r8, #8]
 800345a:	4604      	mov	r4, r0
 800345c:	6003      	str	r3, [r0, #0]
 800345e:	f04f 0800 	mov.w	r8, #0
 8003462:	07eb      	lsls	r3, r5, #31
 8003464:	d50a      	bpl.n	800347c <__pow5mult+0x74>
 8003466:	4639      	mov	r1, r7
 8003468:	4622      	mov	r2, r4
 800346a:	4630      	mov	r0, r6
 800346c:	f7ff ff36 	bl	80032dc <__multiply>
 8003470:	4639      	mov	r1, r7
 8003472:	4681      	mov	r9, r0
 8003474:	4630      	mov	r0, r6
 8003476:	f7ff fe88 	bl	800318a <_Bfree>
 800347a:	464f      	mov	r7, r9
 800347c:	106d      	asrs	r5, r5, #1
 800347e:	d00b      	beq.n	8003498 <__pow5mult+0x90>
 8003480:	6820      	ldr	r0, [r4, #0]
 8003482:	b938      	cbnz	r0, 8003494 <__pow5mult+0x8c>
 8003484:	4622      	mov	r2, r4
 8003486:	4621      	mov	r1, r4
 8003488:	4630      	mov	r0, r6
 800348a:	f7ff ff27 	bl	80032dc <__multiply>
 800348e:	6020      	str	r0, [r4, #0]
 8003490:	f8c0 8000 	str.w	r8, [r0]
 8003494:	4604      	mov	r4, r0
 8003496:	e7e4      	b.n	8003462 <__pow5mult+0x5a>
 8003498:	4638      	mov	r0, r7
 800349a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800349e:	bf00      	nop
 80034a0:	08004098 	.word	0x08004098

080034a4 <__lshift>:
 80034a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034a8:	460c      	mov	r4, r1
 80034aa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80034ae:	6923      	ldr	r3, [r4, #16]
 80034b0:	6849      	ldr	r1, [r1, #4]
 80034b2:	eb0a 0903 	add.w	r9, sl, r3
 80034b6:	68a3      	ldr	r3, [r4, #8]
 80034b8:	4607      	mov	r7, r0
 80034ba:	4616      	mov	r6, r2
 80034bc:	f109 0501 	add.w	r5, r9, #1
 80034c0:	42ab      	cmp	r3, r5
 80034c2:	db32      	blt.n	800352a <__lshift+0x86>
 80034c4:	4638      	mov	r0, r7
 80034c6:	f7ff fe2c 	bl	8003122 <_Balloc>
 80034ca:	2300      	movs	r3, #0
 80034cc:	4680      	mov	r8, r0
 80034ce:	f100 0114 	add.w	r1, r0, #20
 80034d2:	461a      	mov	r2, r3
 80034d4:	4553      	cmp	r3, sl
 80034d6:	db2b      	blt.n	8003530 <__lshift+0x8c>
 80034d8:	6920      	ldr	r0, [r4, #16]
 80034da:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80034de:	f104 0314 	add.w	r3, r4, #20
 80034e2:	f016 021f 	ands.w	r2, r6, #31
 80034e6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80034ea:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80034ee:	d025      	beq.n	800353c <__lshift+0x98>
 80034f0:	f1c2 0e20 	rsb	lr, r2, #32
 80034f4:	2000      	movs	r0, #0
 80034f6:	681e      	ldr	r6, [r3, #0]
 80034f8:	468a      	mov	sl, r1
 80034fa:	4096      	lsls	r6, r2
 80034fc:	4330      	orrs	r0, r6
 80034fe:	f84a 0b04 	str.w	r0, [sl], #4
 8003502:	f853 0b04 	ldr.w	r0, [r3], #4
 8003506:	459c      	cmp	ip, r3
 8003508:	fa20 f00e 	lsr.w	r0, r0, lr
 800350c:	d814      	bhi.n	8003538 <__lshift+0x94>
 800350e:	6048      	str	r0, [r1, #4]
 8003510:	b108      	cbz	r0, 8003516 <__lshift+0x72>
 8003512:	f109 0502 	add.w	r5, r9, #2
 8003516:	3d01      	subs	r5, #1
 8003518:	4638      	mov	r0, r7
 800351a:	f8c8 5010 	str.w	r5, [r8, #16]
 800351e:	4621      	mov	r1, r4
 8003520:	f7ff fe33 	bl	800318a <_Bfree>
 8003524:	4640      	mov	r0, r8
 8003526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800352a:	3101      	adds	r1, #1
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	e7c7      	b.n	80034c0 <__lshift+0x1c>
 8003530:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003534:	3301      	adds	r3, #1
 8003536:	e7cd      	b.n	80034d4 <__lshift+0x30>
 8003538:	4651      	mov	r1, sl
 800353a:	e7dc      	b.n	80034f6 <__lshift+0x52>
 800353c:	3904      	subs	r1, #4
 800353e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003542:	f841 2f04 	str.w	r2, [r1, #4]!
 8003546:	459c      	cmp	ip, r3
 8003548:	d8f9      	bhi.n	800353e <__lshift+0x9a>
 800354a:	e7e4      	b.n	8003516 <__lshift+0x72>

0800354c <__mcmp>:
 800354c:	6903      	ldr	r3, [r0, #16]
 800354e:	690a      	ldr	r2, [r1, #16]
 8003550:	1a9b      	subs	r3, r3, r2
 8003552:	b530      	push	{r4, r5, lr}
 8003554:	d10c      	bne.n	8003570 <__mcmp+0x24>
 8003556:	0092      	lsls	r2, r2, #2
 8003558:	3014      	adds	r0, #20
 800355a:	3114      	adds	r1, #20
 800355c:	1884      	adds	r4, r0, r2
 800355e:	4411      	add	r1, r2
 8003560:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8003564:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8003568:	4295      	cmp	r5, r2
 800356a:	d003      	beq.n	8003574 <__mcmp+0x28>
 800356c:	d305      	bcc.n	800357a <__mcmp+0x2e>
 800356e:	2301      	movs	r3, #1
 8003570:	4618      	mov	r0, r3
 8003572:	bd30      	pop	{r4, r5, pc}
 8003574:	42a0      	cmp	r0, r4
 8003576:	d3f3      	bcc.n	8003560 <__mcmp+0x14>
 8003578:	e7fa      	b.n	8003570 <__mcmp+0x24>
 800357a:	f04f 33ff 	mov.w	r3, #4294967295
 800357e:	e7f7      	b.n	8003570 <__mcmp+0x24>

08003580 <__mdiff>:
 8003580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003584:	460d      	mov	r5, r1
 8003586:	4607      	mov	r7, r0
 8003588:	4611      	mov	r1, r2
 800358a:	4628      	mov	r0, r5
 800358c:	4614      	mov	r4, r2
 800358e:	f7ff ffdd 	bl	800354c <__mcmp>
 8003592:	1e06      	subs	r6, r0, #0
 8003594:	d108      	bne.n	80035a8 <__mdiff+0x28>
 8003596:	4631      	mov	r1, r6
 8003598:	4638      	mov	r0, r7
 800359a:	f7ff fdc2 	bl	8003122 <_Balloc>
 800359e:	2301      	movs	r3, #1
 80035a0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80035a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035a8:	bfa4      	itt	ge
 80035aa:	4623      	movge	r3, r4
 80035ac:	462c      	movge	r4, r5
 80035ae:	4638      	mov	r0, r7
 80035b0:	6861      	ldr	r1, [r4, #4]
 80035b2:	bfa6      	itte	ge
 80035b4:	461d      	movge	r5, r3
 80035b6:	2600      	movge	r6, #0
 80035b8:	2601      	movlt	r6, #1
 80035ba:	f7ff fdb2 	bl	8003122 <_Balloc>
 80035be:	692b      	ldr	r3, [r5, #16]
 80035c0:	60c6      	str	r6, [r0, #12]
 80035c2:	6926      	ldr	r6, [r4, #16]
 80035c4:	f105 0914 	add.w	r9, r5, #20
 80035c8:	f104 0214 	add.w	r2, r4, #20
 80035cc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80035d0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80035d4:	f100 0514 	add.w	r5, r0, #20
 80035d8:	f04f 0e00 	mov.w	lr, #0
 80035dc:	f852 ab04 	ldr.w	sl, [r2], #4
 80035e0:	f859 4b04 	ldr.w	r4, [r9], #4
 80035e4:	fa1e f18a 	uxtah	r1, lr, sl
 80035e8:	b2a3      	uxth	r3, r4
 80035ea:	1ac9      	subs	r1, r1, r3
 80035ec:	0c23      	lsrs	r3, r4, #16
 80035ee:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80035f2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80035f6:	b289      	uxth	r1, r1
 80035f8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80035fc:	45c8      	cmp	r8, r9
 80035fe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8003602:	4694      	mov	ip, r2
 8003604:	f845 3b04 	str.w	r3, [r5], #4
 8003608:	d8e8      	bhi.n	80035dc <__mdiff+0x5c>
 800360a:	45bc      	cmp	ip, r7
 800360c:	d304      	bcc.n	8003618 <__mdiff+0x98>
 800360e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8003612:	b183      	cbz	r3, 8003636 <__mdiff+0xb6>
 8003614:	6106      	str	r6, [r0, #16]
 8003616:	e7c5      	b.n	80035a4 <__mdiff+0x24>
 8003618:	f85c 1b04 	ldr.w	r1, [ip], #4
 800361c:	fa1e f381 	uxtah	r3, lr, r1
 8003620:	141a      	asrs	r2, r3, #16
 8003622:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8003626:	b29b      	uxth	r3, r3
 8003628:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800362c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8003630:	f845 3b04 	str.w	r3, [r5], #4
 8003634:	e7e9      	b.n	800360a <__mdiff+0x8a>
 8003636:	3e01      	subs	r6, #1
 8003638:	e7e9      	b.n	800360e <__mdiff+0x8e>

0800363a <__d2b>:
 800363a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800363e:	460e      	mov	r6, r1
 8003640:	2101      	movs	r1, #1
 8003642:	ec59 8b10 	vmov	r8, r9, d0
 8003646:	4615      	mov	r5, r2
 8003648:	f7ff fd6b 	bl	8003122 <_Balloc>
 800364c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8003650:	4607      	mov	r7, r0
 8003652:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003656:	bb34      	cbnz	r4, 80036a6 <__d2b+0x6c>
 8003658:	9301      	str	r3, [sp, #4]
 800365a:	f1b8 0300 	subs.w	r3, r8, #0
 800365e:	d027      	beq.n	80036b0 <__d2b+0x76>
 8003660:	a802      	add	r0, sp, #8
 8003662:	f840 3d08 	str.w	r3, [r0, #-8]!
 8003666:	f7ff fe01 	bl	800326c <__lo0bits>
 800366a:	9900      	ldr	r1, [sp, #0]
 800366c:	b1f0      	cbz	r0, 80036ac <__d2b+0x72>
 800366e:	9a01      	ldr	r2, [sp, #4]
 8003670:	f1c0 0320 	rsb	r3, r0, #32
 8003674:	fa02 f303 	lsl.w	r3, r2, r3
 8003678:	430b      	orrs	r3, r1
 800367a:	40c2      	lsrs	r2, r0
 800367c:	617b      	str	r3, [r7, #20]
 800367e:	9201      	str	r2, [sp, #4]
 8003680:	9b01      	ldr	r3, [sp, #4]
 8003682:	61bb      	str	r3, [r7, #24]
 8003684:	2b00      	cmp	r3, #0
 8003686:	bf14      	ite	ne
 8003688:	2102      	movne	r1, #2
 800368a:	2101      	moveq	r1, #1
 800368c:	6139      	str	r1, [r7, #16]
 800368e:	b1c4      	cbz	r4, 80036c2 <__d2b+0x88>
 8003690:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8003694:	4404      	add	r4, r0
 8003696:	6034      	str	r4, [r6, #0]
 8003698:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800369c:	6028      	str	r0, [r5, #0]
 800369e:	4638      	mov	r0, r7
 80036a0:	b003      	add	sp, #12
 80036a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80036a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036aa:	e7d5      	b.n	8003658 <__d2b+0x1e>
 80036ac:	6179      	str	r1, [r7, #20]
 80036ae:	e7e7      	b.n	8003680 <__d2b+0x46>
 80036b0:	a801      	add	r0, sp, #4
 80036b2:	f7ff fddb 	bl	800326c <__lo0bits>
 80036b6:	9b01      	ldr	r3, [sp, #4]
 80036b8:	617b      	str	r3, [r7, #20]
 80036ba:	2101      	movs	r1, #1
 80036bc:	6139      	str	r1, [r7, #16]
 80036be:	3020      	adds	r0, #32
 80036c0:	e7e5      	b.n	800368e <__d2b+0x54>
 80036c2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80036c6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80036ca:	6030      	str	r0, [r6, #0]
 80036cc:	6918      	ldr	r0, [r3, #16]
 80036ce:	f7ff fdae 	bl	800322e <__hi0bits>
 80036d2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80036d6:	e7e1      	b.n	800369c <__d2b+0x62>

080036d8 <_calloc_r>:
 80036d8:	b538      	push	{r3, r4, r5, lr}
 80036da:	fb02 f401 	mul.w	r4, r2, r1
 80036de:	4621      	mov	r1, r4
 80036e0:	f000 f856 	bl	8003790 <_malloc_r>
 80036e4:	4605      	mov	r5, r0
 80036e6:	b118      	cbz	r0, 80036f0 <_calloc_r+0x18>
 80036e8:	4622      	mov	r2, r4
 80036ea:	2100      	movs	r1, #0
 80036ec:	f7fe fabc 	bl	8001c68 <memset>
 80036f0:	4628      	mov	r0, r5
 80036f2:	bd38      	pop	{r3, r4, r5, pc}

080036f4 <_free_r>:
 80036f4:	b538      	push	{r3, r4, r5, lr}
 80036f6:	4605      	mov	r5, r0
 80036f8:	2900      	cmp	r1, #0
 80036fa:	d045      	beq.n	8003788 <_free_r+0x94>
 80036fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003700:	1f0c      	subs	r4, r1, #4
 8003702:	2b00      	cmp	r3, #0
 8003704:	bfb8      	it	lt
 8003706:	18e4      	addlt	r4, r4, r3
 8003708:	f000 fa29 	bl	8003b5e <__malloc_lock>
 800370c:	4a1f      	ldr	r2, [pc, #124]	; (800378c <_free_r+0x98>)
 800370e:	6813      	ldr	r3, [r2, #0]
 8003710:	4610      	mov	r0, r2
 8003712:	b933      	cbnz	r3, 8003722 <_free_r+0x2e>
 8003714:	6063      	str	r3, [r4, #4]
 8003716:	6014      	str	r4, [r2, #0]
 8003718:	4628      	mov	r0, r5
 800371a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800371e:	f000 ba1f 	b.w	8003b60 <__malloc_unlock>
 8003722:	42a3      	cmp	r3, r4
 8003724:	d90c      	bls.n	8003740 <_free_r+0x4c>
 8003726:	6821      	ldr	r1, [r4, #0]
 8003728:	1862      	adds	r2, r4, r1
 800372a:	4293      	cmp	r3, r2
 800372c:	bf04      	itt	eq
 800372e:	681a      	ldreq	r2, [r3, #0]
 8003730:	685b      	ldreq	r3, [r3, #4]
 8003732:	6063      	str	r3, [r4, #4]
 8003734:	bf04      	itt	eq
 8003736:	1852      	addeq	r2, r2, r1
 8003738:	6022      	streq	r2, [r4, #0]
 800373a:	6004      	str	r4, [r0, #0]
 800373c:	e7ec      	b.n	8003718 <_free_r+0x24>
 800373e:	4613      	mov	r3, r2
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	b10a      	cbz	r2, 8003748 <_free_r+0x54>
 8003744:	42a2      	cmp	r2, r4
 8003746:	d9fa      	bls.n	800373e <_free_r+0x4a>
 8003748:	6819      	ldr	r1, [r3, #0]
 800374a:	1858      	adds	r0, r3, r1
 800374c:	42a0      	cmp	r0, r4
 800374e:	d10b      	bne.n	8003768 <_free_r+0x74>
 8003750:	6820      	ldr	r0, [r4, #0]
 8003752:	4401      	add	r1, r0
 8003754:	1858      	adds	r0, r3, r1
 8003756:	4282      	cmp	r2, r0
 8003758:	6019      	str	r1, [r3, #0]
 800375a:	d1dd      	bne.n	8003718 <_free_r+0x24>
 800375c:	6810      	ldr	r0, [r2, #0]
 800375e:	6852      	ldr	r2, [r2, #4]
 8003760:	605a      	str	r2, [r3, #4]
 8003762:	4401      	add	r1, r0
 8003764:	6019      	str	r1, [r3, #0]
 8003766:	e7d7      	b.n	8003718 <_free_r+0x24>
 8003768:	d902      	bls.n	8003770 <_free_r+0x7c>
 800376a:	230c      	movs	r3, #12
 800376c:	602b      	str	r3, [r5, #0]
 800376e:	e7d3      	b.n	8003718 <_free_r+0x24>
 8003770:	6820      	ldr	r0, [r4, #0]
 8003772:	1821      	adds	r1, r4, r0
 8003774:	428a      	cmp	r2, r1
 8003776:	bf04      	itt	eq
 8003778:	6811      	ldreq	r1, [r2, #0]
 800377a:	6852      	ldreq	r2, [r2, #4]
 800377c:	6062      	str	r2, [r4, #4]
 800377e:	bf04      	itt	eq
 8003780:	1809      	addeq	r1, r1, r0
 8003782:	6021      	streq	r1, [r4, #0]
 8003784:	605c      	str	r4, [r3, #4]
 8003786:	e7c7      	b.n	8003718 <_free_r+0x24>
 8003788:	bd38      	pop	{r3, r4, r5, pc}
 800378a:	bf00      	nop
 800378c:	2000021c 	.word	0x2000021c

08003790 <_malloc_r>:
 8003790:	b570      	push	{r4, r5, r6, lr}
 8003792:	1ccd      	adds	r5, r1, #3
 8003794:	f025 0503 	bic.w	r5, r5, #3
 8003798:	3508      	adds	r5, #8
 800379a:	2d0c      	cmp	r5, #12
 800379c:	bf38      	it	cc
 800379e:	250c      	movcc	r5, #12
 80037a0:	2d00      	cmp	r5, #0
 80037a2:	4606      	mov	r6, r0
 80037a4:	db01      	blt.n	80037aa <_malloc_r+0x1a>
 80037a6:	42a9      	cmp	r1, r5
 80037a8:	d903      	bls.n	80037b2 <_malloc_r+0x22>
 80037aa:	230c      	movs	r3, #12
 80037ac:	6033      	str	r3, [r6, #0]
 80037ae:	2000      	movs	r0, #0
 80037b0:	bd70      	pop	{r4, r5, r6, pc}
 80037b2:	f000 f9d4 	bl	8003b5e <__malloc_lock>
 80037b6:	4a21      	ldr	r2, [pc, #132]	; (800383c <_malloc_r+0xac>)
 80037b8:	6814      	ldr	r4, [r2, #0]
 80037ba:	4621      	mov	r1, r4
 80037bc:	b991      	cbnz	r1, 80037e4 <_malloc_r+0x54>
 80037be:	4c20      	ldr	r4, [pc, #128]	; (8003840 <_malloc_r+0xb0>)
 80037c0:	6823      	ldr	r3, [r4, #0]
 80037c2:	b91b      	cbnz	r3, 80037cc <_malloc_r+0x3c>
 80037c4:	4630      	mov	r0, r6
 80037c6:	f000 f98f 	bl	8003ae8 <_sbrk_r>
 80037ca:	6020      	str	r0, [r4, #0]
 80037cc:	4629      	mov	r1, r5
 80037ce:	4630      	mov	r0, r6
 80037d0:	f000 f98a 	bl	8003ae8 <_sbrk_r>
 80037d4:	1c43      	adds	r3, r0, #1
 80037d6:	d124      	bne.n	8003822 <_malloc_r+0x92>
 80037d8:	230c      	movs	r3, #12
 80037da:	6033      	str	r3, [r6, #0]
 80037dc:	4630      	mov	r0, r6
 80037de:	f000 f9bf 	bl	8003b60 <__malloc_unlock>
 80037e2:	e7e4      	b.n	80037ae <_malloc_r+0x1e>
 80037e4:	680b      	ldr	r3, [r1, #0]
 80037e6:	1b5b      	subs	r3, r3, r5
 80037e8:	d418      	bmi.n	800381c <_malloc_r+0x8c>
 80037ea:	2b0b      	cmp	r3, #11
 80037ec:	d90f      	bls.n	800380e <_malloc_r+0x7e>
 80037ee:	600b      	str	r3, [r1, #0]
 80037f0:	50cd      	str	r5, [r1, r3]
 80037f2:	18cc      	adds	r4, r1, r3
 80037f4:	4630      	mov	r0, r6
 80037f6:	f000 f9b3 	bl	8003b60 <__malloc_unlock>
 80037fa:	f104 000b 	add.w	r0, r4, #11
 80037fe:	1d23      	adds	r3, r4, #4
 8003800:	f020 0007 	bic.w	r0, r0, #7
 8003804:	1ac3      	subs	r3, r0, r3
 8003806:	d0d3      	beq.n	80037b0 <_malloc_r+0x20>
 8003808:	425a      	negs	r2, r3
 800380a:	50e2      	str	r2, [r4, r3]
 800380c:	e7d0      	b.n	80037b0 <_malloc_r+0x20>
 800380e:	428c      	cmp	r4, r1
 8003810:	684b      	ldr	r3, [r1, #4]
 8003812:	bf16      	itet	ne
 8003814:	6063      	strne	r3, [r4, #4]
 8003816:	6013      	streq	r3, [r2, #0]
 8003818:	460c      	movne	r4, r1
 800381a:	e7eb      	b.n	80037f4 <_malloc_r+0x64>
 800381c:	460c      	mov	r4, r1
 800381e:	6849      	ldr	r1, [r1, #4]
 8003820:	e7cc      	b.n	80037bc <_malloc_r+0x2c>
 8003822:	1cc4      	adds	r4, r0, #3
 8003824:	f024 0403 	bic.w	r4, r4, #3
 8003828:	42a0      	cmp	r0, r4
 800382a:	d005      	beq.n	8003838 <_malloc_r+0xa8>
 800382c:	1a21      	subs	r1, r4, r0
 800382e:	4630      	mov	r0, r6
 8003830:	f000 f95a 	bl	8003ae8 <_sbrk_r>
 8003834:	3001      	adds	r0, #1
 8003836:	d0cf      	beq.n	80037d8 <_malloc_r+0x48>
 8003838:	6025      	str	r5, [r4, #0]
 800383a:	e7db      	b.n	80037f4 <_malloc_r+0x64>
 800383c:	2000021c 	.word	0x2000021c
 8003840:	20000220 	.word	0x20000220

08003844 <__ssputs_r>:
 8003844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003848:	688e      	ldr	r6, [r1, #8]
 800384a:	429e      	cmp	r6, r3
 800384c:	4682      	mov	sl, r0
 800384e:	460c      	mov	r4, r1
 8003850:	4690      	mov	r8, r2
 8003852:	4699      	mov	r9, r3
 8003854:	d837      	bhi.n	80038c6 <__ssputs_r+0x82>
 8003856:	898a      	ldrh	r2, [r1, #12]
 8003858:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800385c:	d031      	beq.n	80038c2 <__ssputs_r+0x7e>
 800385e:	6825      	ldr	r5, [r4, #0]
 8003860:	6909      	ldr	r1, [r1, #16]
 8003862:	1a6f      	subs	r7, r5, r1
 8003864:	6965      	ldr	r5, [r4, #20]
 8003866:	2302      	movs	r3, #2
 8003868:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800386c:	fb95 f5f3 	sdiv	r5, r5, r3
 8003870:	f109 0301 	add.w	r3, r9, #1
 8003874:	443b      	add	r3, r7
 8003876:	429d      	cmp	r5, r3
 8003878:	bf38      	it	cc
 800387a:	461d      	movcc	r5, r3
 800387c:	0553      	lsls	r3, r2, #21
 800387e:	d530      	bpl.n	80038e2 <__ssputs_r+0x9e>
 8003880:	4629      	mov	r1, r5
 8003882:	f7ff ff85 	bl	8003790 <_malloc_r>
 8003886:	4606      	mov	r6, r0
 8003888:	b950      	cbnz	r0, 80038a0 <__ssputs_r+0x5c>
 800388a:	230c      	movs	r3, #12
 800388c:	f8ca 3000 	str.w	r3, [sl]
 8003890:	89a3      	ldrh	r3, [r4, #12]
 8003892:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003896:	81a3      	strh	r3, [r4, #12]
 8003898:	f04f 30ff 	mov.w	r0, #4294967295
 800389c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038a0:	463a      	mov	r2, r7
 80038a2:	6921      	ldr	r1, [r4, #16]
 80038a4:	f7ff fc32 	bl	800310c <memcpy>
 80038a8:	89a3      	ldrh	r3, [r4, #12]
 80038aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80038ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038b2:	81a3      	strh	r3, [r4, #12]
 80038b4:	6126      	str	r6, [r4, #16]
 80038b6:	6165      	str	r5, [r4, #20]
 80038b8:	443e      	add	r6, r7
 80038ba:	1bed      	subs	r5, r5, r7
 80038bc:	6026      	str	r6, [r4, #0]
 80038be:	60a5      	str	r5, [r4, #8]
 80038c0:	464e      	mov	r6, r9
 80038c2:	454e      	cmp	r6, r9
 80038c4:	d900      	bls.n	80038c8 <__ssputs_r+0x84>
 80038c6:	464e      	mov	r6, r9
 80038c8:	4632      	mov	r2, r6
 80038ca:	4641      	mov	r1, r8
 80038cc:	6820      	ldr	r0, [r4, #0]
 80038ce:	f000 f92d 	bl	8003b2c <memmove>
 80038d2:	68a3      	ldr	r3, [r4, #8]
 80038d4:	1b9b      	subs	r3, r3, r6
 80038d6:	60a3      	str	r3, [r4, #8]
 80038d8:	6823      	ldr	r3, [r4, #0]
 80038da:	441e      	add	r6, r3
 80038dc:	6026      	str	r6, [r4, #0]
 80038de:	2000      	movs	r0, #0
 80038e0:	e7dc      	b.n	800389c <__ssputs_r+0x58>
 80038e2:	462a      	mov	r2, r5
 80038e4:	f000 f93d 	bl	8003b62 <_realloc_r>
 80038e8:	4606      	mov	r6, r0
 80038ea:	2800      	cmp	r0, #0
 80038ec:	d1e2      	bne.n	80038b4 <__ssputs_r+0x70>
 80038ee:	6921      	ldr	r1, [r4, #16]
 80038f0:	4650      	mov	r0, sl
 80038f2:	f7ff feff 	bl	80036f4 <_free_r>
 80038f6:	e7c8      	b.n	800388a <__ssputs_r+0x46>

080038f8 <_svfiprintf_r>:
 80038f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038fc:	461d      	mov	r5, r3
 80038fe:	898b      	ldrh	r3, [r1, #12]
 8003900:	061f      	lsls	r7, r3, #24
 8003902:	b09d      	sub	sp, #116	; 0x74
 8003904:	4680      	mov	r8, r0
 8003906:	460c      	mov	r4, r1
 8003908:	4616      	mov	r6, r2
 800390a:	d50f      	bpl.n	800392c <_svfiprintf_r+0x34>
 800390c:	690b      	ldr	r3, [r1, #16]
 800390e:	b96b      	cbnz	r3, 800392c <_svfiprintf_r+0x34>
 8003910:	2140      	movs	r1, #64	; 0x40
 8003912:	f7ff ff3d 	bl	8003790 <_malloc_r>
 8003916:	6020      	str	r0, [r4, #0]
 8003918:	6120      	str	r0, [r4, #16]
 800391a:	b928      	cbnz	r0, 8003928 <_svfiprintf_r+0x30>
 800391c:	230c      	movs	r3, #12
 800391e:	f8c8 3000 	str.w	r3, [r8]
 8003922:	f04f 30ff 	mov.w	r0, #4294967295
 8003926:	e0c8      	b.n	8003aba <_svfiprintf_r+0x1c2>
 8003928:	2340      	movs	r3, #64	; 0x40
 800392a:	6163      	str	r3, [r4, #20]
 800392c:	2300      	movs	r3, #0
 800392e:	9309      	str	r3, [sp, #36]	; 0x24
 8003930:	2320      	movs	r3, #32
 8003932:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003936:	2330      	movs	r3, #48	; 0x30
 8003938:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800393c:	9503      	str	r5, [sp, #12]
 800393e:	f04f 0b01 	mov.w	fp, #1
 8003942:	4637      	mov	r7, r6
 8003944:	463d      	mov	r5, r7
 8003946:	f815 3b01 	ldrb.w	r3, [r5], #1
 800394a:	b10b      	cbz	r3, 8003950 <_svfiprintf_r+0x58>
 800394c:	2b25      	cmp	r3, #37	; 0x25
 800394e:	d13e      	bne.n	80039ce <_svfiprintf_r+0xd6>
 8003950:	ebb7 0a06 	subs.w	sl, r7, r6
 8003954:	d00b      	beq.n	800396e <_svfiprintf_r+0x76>
 8003956:	4653      	mov	r3, sl
 8003958:	4632      	mov	r2, r6
 800395a:	4621      	mov	r1, r4
 800395c:	4640      	mov	r0, r8
 800395e:	f7ff ff71 	bl	8003844 <__ssputs_r>
 8003962:	3001      	adds	r0, #1
 8003964:	f000 80a4 	beq.w	8003ab0 <_svfiprintf_r+0x1b8>
 8003968:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800396a:	4453      	add	r3, sl
 800396c:	9309      	str	r3, [sp, #36]	; 0x24
 800396e:	783b      	ldrb	r3, [r7, #0]
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 809d 	beq.w	8003ab0 <_svfiprintf_r+0x1b8>
 8003976:	2300      	movs	r3, #0
 8003978:	f04f 32ff 	mov.w	r2, #4294967295
 800397c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003980:	9304      	str	r3, [sp, #16]
 8003982:	9307      	str	r3, [sp, #28]
 8003984:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003988:	931a      	str	r3, [sp, #104]	; 0x68
 800398a:	462f      	mov	r7, r5
 800398c:	2205      	movs	r2, #5
 800398e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003992:	4850      	ldr	r0, [pc, #320]	; (8003ad4 <_svfiprintf_r+0x1dc>)
 8003994:	f7fc fc5c 	bl	8000250 <memchr>
 8003998:	9b04      	ldr	r3, [sp, #16]
 800399a:	b9d0      	cbnz	r0, 80039d2 <_svfiprintf_r+0xda>
 800399c:	06d9      	lsls	r1, r3, #27
 800399e:	bf44      	itt	mi
 80039a0:	2220      	movmi	r2, #32
 80039a2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80039a6:	071a      	lsls	r2, r3, #28
 80039a8:	bf44      	itt	mi
 80039aa:	222b      	movmi	r2, #43	; 0x2b
 80039ac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80039b0:	782a      	ldrb	r2, [r5, #0]
 80039b2:	2a2a      	cmp	r2, #42	; 0x2a
 80039b4:	d015      	beq.n	80039e2 <_svfiprintf_r+0xea>
 80039b6:	9a07      	ldr	r2, [sp, #28]
 80039b8:	462f      	mov	r7, r5
 80039ba:	2000      	movs	r0, #0
 80039bc:	250a      	movs	r5, #10
 80039be:	4639      	mov	r1, r7
 80039c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039c4:	3b30      	subs	r3, #48	; 0x30
 80039c6:	2b09      	cmp	r3, #9
 80039c8:	d94d      	bls.n	8003a66 <_svfiprintf_r+0x16e>
 80039ca:	b1b8      	cbz	r0, 80039fc <_svfiprintf_r+0x104>
 80039cc:	e00f      	b.n	80039ee <_svfiprintf_r+0xf6>
 80039ce:	462f      	mov	r7, r5
 80039d0:	e7b8      	b.n	8003944 <_svfiprintf_r+0x4c>
 80039d2:	4a40      	ldr	r2, [pc, #256]	; (8003ad4 <_svfiprintf_r+0x1dc>)
 80039d4:	1a80      	subs	r0, r0, r2
 80039d6:	fa0b f000 	lsl.w	r0, fp, r0
 80039da:	4318      	orrs	r0, r3
 80039dc:	9004      	str	r0, [sp, #16]
 80039de:	463d      	mov	r5, r7
 80039e0:	e7d3      	b.n	800398a <_svfiprintf_r+0x92>
 80039e2:	9a03      	ldr	r2, [sp, #12]
 80039e4:	1d11      	adds	r1, r2, #4
 80039e6:	6812      	ldr	r2, [r2, #0]
 80039e8:	9103      	str	r1, [sp, #12]
 80039ea:	2a00      	cmp	r2, #0
 80039ec:	db01      	blt.n	80039f2 <_svfiprintf_r+0xfa>
 80039ee:	9207      	str	r2, [sp, #28]
 80039f0:	e004      	b.n	80039fc <_svfiprintf_r+0x104>
 80039f2:	4252      	negs	r2, r2
 80039f4:	f043 0302 	orr.w	r3, r3, #2
 80039f8:	9207      	str	r2, [sp, #28]
 80039fa:	9304      	str	r3, [sp, #16]
 80039fc:	783b      	ldrb	r3, [r7, #0]
 80039fe:	2b2e      	cmp	r3, #46	; 0x2e
 8003a00:	d10c      	bne.n	8003a1c <_svfiprintf_r+0x124>
 8003a02:	787b      	ldrb	r3, [r7, #1]
 8003a04:	2b2a      	cmp	r3, #42	; 0x2a
 8003a06:	d133      	bne.n	8003a70 <_svfiprintf_r+0x178>
 8003a08:	9b03      	ldr	r3, [sp, #12]
 8003a0a:	1d1a      	adds	r2, r3, #4
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	9203      	str	r2, [sp, #12]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	bfb8      	it	lt
 8003a14:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a18:	3702      	adds	r7, #2
 8003a1a:	9305      	str	r3, [sp, #20]
 8003a1c:	4d2e      	ldr	r5, [pc, #184]	; (8003ad8 <_svfiprintf_r+0x1e0>)
 8003a1e:	7839      	ldrb	r1, [r7, #0]
 8003a20:	2203      	movs	r2, #3
 8003a22:	4628      	mov	r0, r5
 8003a24:	f7fc fc14 	bl	8000250 <memchr>
 8003a28:	b138      	cbz	r0, 8003a3a <_svfiprintf_r+0x142>
 8003a2a:	2340      	movs	r3, #64	; 0x40
 8003a2c:	1b40      	subs	r0, r0, r5
 8003a2e:	fa03 f000 	lsl.w	r0, r3, r0
 8003a32:	9b04      	ldr	r3, [sp, #16]
 8003a34:	4303      	orrs	r3, r0
 8003a36:	3701      	adds	r7, #1
 8003a38:	9304      	str	r3, [sp, #16]
 8003a3a:	7839      	ldrb	r1, [r7, #0]
 8003a3c:	4827      	ldr	r0, [pc, #156]	; (8003adc <_svfiprintf_r+0x1e4>)
 8003a3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a42:	2206      	movs	r2, #6
 8003a44:	1c7e      	adds	r6, r7, #1
 8003a46:	f7fc fc03 	bl	8000250 <memchr>
 8003a4a:	2800      	cmp	r0, #0
 8003a4c:	d038      	beq.n	8003ac0 <_svfiprintf_r+0x1c8>
 8003a4e:	4b24      	ldr	r3, [pc, #144]	; (8003ae0 <_svfiprintf_r+0x1e8>)
 8003a50:	bb13      	cbnz	r3, 8003a98 <_svfiprintf_r+0x1a0>
 8003a52:	9b03      	ldr	r3, [sp, #12]
 8003a54:	3307      	adds	r3, #7
 8003a56:	f023 0307 	bic.w	r3, r3, #7
 8003a5a:	3308      	adds	r3, #8
 8003a5c:	9303      	str	r3, [sp, #12]
 8003a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a60:	444b      	add	r3, r9
 8003a62:	9309      	str	r3, [sp, #36]	; 0x24
 8003a64:	e76d      	b.n	8003942 <_svfiprintf_r+0x4a>
 8003a66:	fb05 3202 	mla	r2, r5, r2, r3
 8003a6a:	2001      	movs	r0, #1
 8003a6c:	460f      	mov	r7, r1
 8003a6e:	e7a6      	b.n	80039be <_svfiprintf_r+0xc6>
 8003a70:	2300      	movs	r3, #0
 8003a72:	3701      	adds	r7, #1
 8003a74:	9305      	str	r3, [sp, #20]
 8003a76:	4619      	mov	r1, r3
 8003a78:	250a      	movs	r5, #10
 8003a7a:	4638      	mov	r0, r7
 8003a7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a80:	3a30      	subs	r2, #48	; 0x30
 8003a82:	2a09      	cmp	r2, #9
 8003a84:	d903      	bls.n	8003a8e <_svfiprintf_r+0x196>
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0c8      	beq.n	8003a1c <_svfiprintf_r+0x124>
 8003a8a:	9105      	str	r1, [sp, #20]
 8003a8c:	e7c6      	b.n	8003a1c <_svfiprintf_r+0x124>
 8003a8e:	fb05 2101 	mla	r1, r5, r1, r2
 8003a92:	2301      	movs	r3, #1
 8003a94:	4607      	mov	r7, r0
 8003a96:	e7f0      	b.n	8003a7a <_svfiprintf_r+0x182>
 8003a98:	ab03      	add	r3, sp, #12
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	4622      	mov	r2, r4
 8003a9e:	4b11      	ldr	r3, [pc, #68]	; (8003ae4 <_svfiprintf_r+0x1ec>)
 8003aa0:	a904      	add	r1, sp, #16
 8003aa2:	4640      	mov	r0, r8
 8003aa4:	f7fe f970 	bl	8001d88 <_printf_float>
 8003aa8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003aac:	4681      	mov	r9, r0
 8003aae:	d1d6      	bne.n	8003a5e <_svfiprintf_r+0x166>
 8003ab0:	89a3      	ldrh	r3, [r4, #12]
 8003ab2:	065b      	lsls	r3, r3, #25
 8003ab4:	f53f af35 	bmi.w	8003922 <_svfiprintf_r+0x2a>
 8003ab8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003aba:	b01d      	add	sp, #116	; 0x74
 8003abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ac0:	ab03      	add	r3, sp, #12
 8003ac2:	9300      	str	r3, [sp, #0]
 8003ac4:	4622      	mov	r2, r4
 8003ac6:	4b07      	ldr	r3, [pc, #28]	; (8003ae4 <_svfiprintf_r+0x1ec>)
 8003ac8:	a904      	add	r1, sp, #16
 8003aca:	4640      	mov	r0, r8
 8003acc:	f7fe fbfe 	bl	80022cc <_printf_i>
 8003ad0:	e7ea      	b.n	8003aa8 <_svfiprintf_r+0x1b0>
 8003ad2:	bf00      	nop
 8003ad4:	080040a4 	.word	0x080040a4
 8003ad8:	080040aa 	.word	0x080040aa
 8003adc:	080040ae 	.word	0x080040ae
 8003ae0:	08001d89 	.word	0x08001d89
 8003ae4:	08003845 	.word	0x08003845

08003ae8 <_sbrk_r>:
 8003ae8:	b538      	push	{r3, r4, r5, lr}
 8003aea:	4c06      	ldr	r4, [pc, #24]	; (8003b04 <_sbrk_r+0x1c>)
 8003aec:	2300      	movs	r3, #0
 8003aee:	4605      	mov	r5, r0
 8003af0:	4608      	mov	r0, r1
 8003af2:	6023      	str	r3, [r4, #0]
 8003af4:	f7fc ff08 	bl	8000908 <_sbrk>
 8003af8:	1c43      	adds	r3, r0, #1
 8003afa:	d102      	bne.n	8003b02 <_sbrk_r+0x1a>
 8003afc:	6823      	ldr	r3, [r4, #0]
 8003afe:	b103      	cbz	r3, 8003b02 <_sbrk_r+0x1a>
 8003b00:	602b      	str	r3, [r5, #0]
 8003b02:	bd38      	pop	{r3, r4, r5, pc}
 8003b04:	200002a8 	.word	0x200002a8

08003b08 <__ascii_mbtowc>:
 8003b08:	b082      	sub	sp, #8
 8003b0a:	b901      	cbnz	r1, 8003b0e <__ascii_mbtowc+0x6>
 8003b0c:	a901      	add	r1, sp, #4
 8003b0e:	b142      	cbz	r2, 8003b22 <__ascii_mbtowc+0x1a>
 8003b10:	b14b      	cbz	r3, 8003b26 <__ascii_mbtowc+0x1e>
 8003b12:	7813      	ldrb	r3, [r2, #0]
 8003b14:	600b      	str	r3, [r1, #0]
 8003b16:	7812      	ldrb	r2, [r2, #0]
 8003b18:	1c10      	adds	r0, r2, #0
 8003b1a:	bf18      	it	ne
 8003b1c:	2001      	movne	r0, #1
 8003b1e:	b002      	add	sp, #8
 8003b20:	4770      	bx	lr
 8003b22:	4610      	mov	r0, r2
 8003b24:	e7fb      	b.n	8003b1e <__ascii_mbtowc+0x16>
 8003b26:	f06f 0001 	mvn.w	r0, #1
 8003b2a:	e7f8      	b.n	8003b1e <__ascii_mbtowc+0x16>

08003b2c <memmove>:
 8003b2c:	4288      	cmp	r0, r1
 8003b2e:	b510      	push	{r4, lr}
 8003b30:	eb01 0302 	add.w	r3, r1, r2
 8003b34:	d807      	bhi.n	8003b46 <memmove+0x1a>
 8003b36:	1e42      	subs	r2, r0, #1
 8003b38:	4299      	cmp	r1, r3
 8003b3a:	d00a      	beq.n	8003b52 <memmove+0x26>
 8003b3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b40:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003b44:	e7f8      	b.n	8003b38 <memmove+0xc>
 8003b46:	4283      	cmp	r3, r0
 8003b48:	d9f5      	bls.n	8003b36 <memmove+0xa>
 8003b4a:	1881      	adds	r1, r0, r2
 8003b4c:	1ad2      	subs	r2, r2, r3
 8003b4e:	42d3      	cmn	r3, r2
 8003b50:	d100      	bne.n	8003b54 <memmove+0x28>
 8003b52:	bd10      	pop	{r4, pc}
 8003b54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b58:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003b5c:	e7f7      	b.n	8003b4e <memmove+0x22>

08003b5e <__malloc_lock>:
 8003b5e:	4770      	bx	lr

08003b60 <__malloc_unlock>:
 8003b60:	4770      	bx	lr

08003b62 <_realloc_r>:
 8003b62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b64:	4607      	mov	r7, r0
 8003b66:	4614      	mov	r4, r2
 8003b68:	460e      	mov	r6, r1
 8003b6a:	b921      	cbnz	r1, 8003b76 <_realloc_r+0x14>
 8003b6c:	4611      	mov	r1, r2
 8003b6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003b72:	f7ff be0d 	b.w	8003790 <_malloc_r>
 8003b76:	b922      	cbnz	r2, 8003b82 <_realloc_r+0x20>
 8003b78:	f7ff fdbc 	bl	80036f4 <_free_r>
 8003b7c:	4625      	mov	r5, r4
 8003b7e:	4628      	mov	r0, r5
 8003b80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b82:	f000 f821 	bl	8003bc8 <_malloc_usable_size_r>
 8003b86:	42a0      	cmp	r0, r4
 8003b88:	d20f      	bcs.n	8003baa <_realloc_r+0x48>
 8003b8a:	4621      	mov	r1, r4
 8003b8c:	4638      	mov	r0, r7
 8003b8e:	f7ff fdff 	bl	8003790 <_malloc_r>
 8003b92:	4605      	mov	r5, r0
 8003b94:	2800      	cmp	r0, #0
 8003b96:	d0f2      	beq.n	8003b7e <_realloc_r+0x1c>
 8003b98:	4631      	mov	r1, r6
 8003b9a:	4622      	mov	r2, r4
 8003b9c:	f7ff fab6 	bl	800310c <memcpy>
 8003ba0:	4631      	mov	r1, r6
 8003ba2:	4638      	mov	r0, r7
 8003ba4:	f7ff fda6 	bl	80036f4 <_free_r>
 8003ba8:	e7e9      	b.n	8003b7e <_realloc_r+0x1c>
 8003baa:	4635      	mov	r5, r6
 8003bac:	e7e7      	b.n	8003b7e <_realloc_r+0x1c>

08003bae <__ascii_wctomb>:
 8003bae:	b149      	cbz	r1, 8003bc4 <__ascii_wctomb+0x16>
 8003bb0:	2aff      	cmp	r2, #255	; 0xff
 8003bb2:	bf85      	ittet	hi
 8003bb4:	238a      	movhi	r3, #138	; 0x8a
 8003bb6:	6003      	strhi	r3, [r0, #0]
 8003bb8:	700a      	strbls	r2, [r1, #0]
 8003bba:	f04f 30ff 	movhi.w	r0, #4294967295
 8003bbe:	bf98      	it	ls
 8003bc0:	2001      	movls	r0, #1
 8003bc2:	4770      	bx	lr
 8003bc4:	4608      	mov	r0, r1
 8003bc6:	4770      	bx	lr

08003bc8 <_malloc_usable_size_r>:
 8003bc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bcc:	1f18      	subs	r0, r3, #4
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	bfbc      	itt	lt
 8003bd2:	580b      	ldrlt	r3, [r1, r0]
 8003bd4:	18c0      	addlt	r0, r0, r3
 8003bd6:	4770      	bx	lr

08003bd8 <checkint>:
 8003bd8:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8003bdc:	2b7e      	cmp	r3, #126	; 0x7e
 8003bde:	dd10      	ble.n	8003c02 <checkint+0x2a>
 8003be0:	2b96      	cmp	r3, #150	; 0x96
 8003be2:	dc0c      	bgt.n	8003bfe <checkint+0x26>
 8003be4:	2201      	movs	r2, #1
 8003be6:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8003bea:	fa02 f303 	lsl.w	r3, r2, r3
 8003bee:	1e5a      	subs	r2, r3, #1
 8003bf0:	4202      	tst	r2, r0
 8003bf2:	d106      	bne.n	8003c02 <checkint+0x2a>
 8003bf4:	4203      	tst	r3, r0
 8003bf6:	bf0c      	ite	eq
 8003bf8:	2002      	moveq	r0, #2
 8003bfa:	2001      	movne	r0, #1
 8003bfc:	4770      	bx	lr
 8003bfe:	2002      	movs	r0, #2
 8003c00:	4770      	bx	lr
 8003c02:	2000      	movs	r0, #0
 8003c04:	4770      	bx	lr
	...

08003c08 <powf>:
 8003c08:	ee10 1a10 	vmov	r1, s0
 8003c0c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8003c10:	ee10 4a90 	vmov	r4, s1
 8003c14:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 8003c18:	0062      	lsls	r2, r4, #1
 8003c1a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8003c1e:	eef0 4a60 	vmov.f32	s9, s1
 8003c22:	f102 30ff 	add.w	r0, r2, #4294967295
 8003c26:	4b92      	ldr	r3, [pc, #584]	; (8003e70 <powf+0x268>)
 8003c28:	d255      	bcs.n	8003cd6 <powf+0xce>
 8003c2a:	4298      	cmp	r0, r3
 8003c2c:	d855      	bhi.n	8003cda <powf+0xd2>
 8003c2e:	2000      	movs	r0, #0
 8003c30:	f101 4340 	add.w	r3, r1, #3221225472	; 0xc0000000
 8003c34:	4a8f      	ldr	r2, [pc, #572]	; (8003e74 <powf+0x26c>)
 8003c36:	eebf 2b00 	vmov.f64	d2, #240	; 0xbf800000 -1.0
 8003c3a:	f503 034d 	add.w	r3, r3, #13434880	; 0xcd0000
 8003c3e:	f3c3 44c3 	ubfx	r4, r3, #19, #4
 8003c42:	0ddb      	lsrs	r3, r3, #23
 8003c44:	eb02 1404 	add.w	r4, r2, r4, lsl #4
 8003c48:	05db      	lsls	r3, r3, #23
 8003c4a:	ed94 6b00 	vldr	d6, [r4]
 8003c4e:	1ac9      	subs	r1, r1, r3
 8003c50:	ee07 1a90 	vmov	s15, r1
 8003c54:	ed92 5b40 	vldr	d5, [r2, #256]	; 0x100
 8003c58:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c5c:	eea6 2b07 	vfma.f64	d2, d6, d7
 8003c60:	ed92 7b42 	vldr	d7, [r2, #264]	; 0x108
 8003c64:	ee22 6b02 	vmul.f64	d6, d2, d2
 8003c68:	eea2 7b05 	vfma.f64	d7, d2, d5
 8003c6c:	15db      	asrs	r3, r3, #23
 8003c6e:	ed94 5b02 	vldr	d5, [r4, #8]
 8003c72:	ee00 3a10 	vmov	s0, r3
 8003c76:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 8003c7a:	ee30 0b05 	vadd.f64	d0, d0, d5
 8003c7e:	ed92 5b48 	vldr	d5, [r2, #288]	; 0x120
 8003c82:	ed92 3b44 	vldr	d3, [r2, #272]	; 0x110
 8003c86:	eea2 0b05 	vfma.f64	d0, d2, d5
 8003c8a:	ed92 5b46 	vldr	d5, [r2, #280]	; 0x118
 8003c8e:	eea2 5b03 	vfma.f64	d5, d2, d3
 8003c92:	eea6 0b05 	vfma.f64	d0, d6, d5
 8003c96:	ee26 6b06 	vmul.f64	d6, d6, d6
 8003c9a:	eea7 0b06 	vfma.f64	d0, d7, d6
 8003c9e:	eeb7 7ae4 	vcvt.f64.f32	d7, s9
 8003ca2:	ee20 0b07 	vmul.f64	d0, d0, d7
 8003ca6:	ee10 3a90 	vmov	r3, s1
 8003caa:	2500      	movs	r5, #0
 8003cac:	0bda      	lsrs	r2, r3, #15
 8003cae:	2300      	movs	r3, #0
 8003cb0:	b292      	uxth	r2, r2
 8003cb2:	f248 04be 	movw	r4, #32958	; 0x80be
 8003cb6:	429d      	cmp	r5, r3
 8003cb8:	bf08      	it	eq
 8003cba:	4294      	cmpeq	r4, r2
 8003cbc:	f080 8094 	bcs.w	8003de8 <powf+0x1e0>
 8003cc0:	ed9f 7b65 	vldr	d7, [pc, #404]	; 8003e58 <powf+0x250>
 8003cc4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8003cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ccc:	dd76      	ble.n	8003dbc <powf+0x1b4>
 8003cce:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8003cd2:	f000 b8fd 	b.w	8003ed0 <__math_oflowf>
 8003cd6:	4298      	cmp	r0, r3
 8003cd8:	d92d      	bls.n	8003d36 <powf+0x12e>
 8003cda:	b952      	cbnz	r2, 8003cf2 <powf+0xea>
 8003cdc:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 8003ce6:	f240 80ae 	bls.w	8003e46 <powf+0x23e>
 8003cea:	ee30 0a24 	vadd.f32	s0, s0, s9
 8003cee:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8003cf2:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8003cf6:	d105      	bne.n	8003d04 <powf+0xfc>
 8003cf8:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8003cfc:	0064      	lsls	r4, r4, #1
 8003cfe:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8003d02:	e7f0      	b.n	8003ce6 <powf+0xde>
 8003d04:	004b      	lsls	r3, r1, #1
 8003d06:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 8003d0a:	d8ee      	bhi.n	8003cea <powf+0xe2>
 8003d0c:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 8003d10:	d1eb      	bne.n	8003cea <powf+0xe2>
 8003d12:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8003d16:	f000 8096 	beq.w	8003e46 <powf+0x23e>
 8003d1a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8003d1e:	ea6f 0404 	mvn.w	r4, r4
 8003d22:	bf34      	ite	cc
 8003d24:	2300      	movcc	r3, #0
 8003d26:	2301      	movcs	r3, #1
 8003d28:	0fe4      	lsrs	r4, r4, #31
 8003d2a:	42a3      	cmp	r3, r4
 8003d2c:	f040 808e 	bne.w	8003e4c <powf+0x244>
 8003d30:	ee24 0aa4 	vmul.f32	s0, s9, s9
 8003d34:	e7db      	b.n	8003cee <powf+0xe6>
 8003d36:	004d      	lsls	r5, r1, #1
 8003d38:	1e6a      	subs	r2, r5, #1
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d91b      	bls.n	8003d76 <powf+0x16e>
 8003d3e:	2900      	cmp	r1, #0
 8003d40:	ee20 0a00 	vmul.f32	s0, s0, s0
 8003d44:	da0e      	bge.n	8003d64 <powf+0x15c>
 8003d46:	ee10 0a90 	vmov	r0, s1
 8003d4a:	f7ff ff45 	bl	8003bd8 <checkint>
 8003d4e:	2801      	cmp	r0, #1
 8003d50:	d108      	bne.n	8003d64 <powf+0x15c>
 8003d52:	eeb1 0a40 	vneg.f32	s0, s0
 8003d56:	b93d      	cbnz	r5, 8003d68 <powf+0x160>
 8003d58:	2c00      	cmp	r4, #0
 8003d5a:	dac8      	bge.n	8003cee <powf+0xe6>
 8003d5c:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8003d60:	f000 b8bc 	b.w	8003edc <__math_divzerof>
 8003d64:	2000      	movs	r0, #0
 8003d66:	e7f6      	b.n	8003d56 <powf+0x14e>
 8003d68:	2c00      	cmp	r4, #0
 8003d6a:	dac0      	bge.n	8003cee <powf+0xe6>
 8003d6c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8003d70:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8003d74:	e7bb      	b.n	8003cee <powf+0xe6>
 8003d76:	2900      	cmp	r1, #0
 8003d78:	da1e      	bge.n	8003db8 <powf+0x1b0>
 8003d7a:	ee10 0a90 	vmov	r0, s1
 8003d7e:	f7ff ff2b 	bl	8003bd8 <checkint>
 8003d82:	b918      	cbnz	r0, 8003d8c <powf+0x184>
 8003d84:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8003d88:	f000 b8b8 	b.w	8003efc <__math_invalidf>
 8003d8c:	2801      	cmp	r0, #1
 8003d8e:	bf0c      	ite	eq
 8003d90:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8003d94:	2000      	movne	r0, #0
 8003d96:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003d9a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8003d9e:	f4bf af47 	bcs.w	8003c30 <powf+0x28>
 8003da2:	eddf 0a35 	vldr	s1, [pc, #212]	; 8003e78 <powf+0x270>
 8003da6:	ee20 0a20 	vmul.f32	s0, s0, s1
 8003daa:	ee10 3a10 	vmov	r3, s0
 8003dae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003db2:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 8003db6:	e73b      	b.n	8003c30 <powf+0x28>
 8003db8:	2000      	movs	r0, #0
 8003dba:	e7ee      	b.n	8003d9a <powf+0x192>
 8003dbc:	ed9f 7b28 	vldr	d7, [pc, #160]	; 8003e60 <powf+0x258>
 8003dc0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8003dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dc8:	d803      	bhi.n	8003dd2 <powf+0x1ca>
 8003dca:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8003dce:	f000 b873 	b.w	8003eb8 <__math_uflowf>
 8003dd2:	ed9f 7b25 	vldr	d7, [pc, #148]	; 8003e68 <powf+0x260>
 8003dd6:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8003dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dde:	d503      	bpl.n	8003de8 <powf+0x1e0>
 8003de0:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8003de4:	f000 b86e 	b.w	8003ec4 <__math_may_uflowf>
 8003de8:	4924      	ldr	r1, [pc, #144]	; (8003e7c <powf+0x274>)
 8003dea:	ed91 7b40 	vldr	d7, [r1, #256]	; 0x100
 8003dee:	ee30 6b07 	vadd.f64	d6, d0, d7
 8003df2:	ec55 4b16 	vmov	r4, r5, d6
 8003df6:	ee36 7b47 	vsub.f64	d7, d6, d7
 8003dfa:	f004 021f 	and.w	r2, r4, #31
 8003dfe:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8003e02:	ed91 6b46 	vldr	d6, [r1, #280]	; 0x118
 8003e06:	ee30 0b47 	vsub.f64	d0, d0, d7
 8003e0a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8003e0e:	e9d2 6700 	ldrd	r6, r7, [r2]
 8003e12:	eea0 7b06 	vfma.f64	d7, d0, d6
 8003e16:	1824      	adds	r4, r4, r0
 8003e18:	ed91 5b42 	vldr	d5, [r1, #264]	; 0x108
 8003e1c:	ed91 6b44 	vldr	d6, [r1, #272]	; 0x110
 8003e20:	2000      	movs	r0, #0
 8003e22:	1982      	adds	r2, r0, r6
 8003e24:	ea4f 31c4 	mov.w	r1, r4, lsl #15
 8003e28:	eb41 0307 	adc.w	r3, r1, r7
 8003e2c:	eea0 6b05 	vfma.f64	d6, d0, d5
 8003e30:	ee20 0b00 	vmul.f64	d0, d0, d0
 8003e34:	eea6 7b00 	vfma.f64	d7, d6, d0
 8003e38:	ec43 2b16 	vmov	d6, r2, r3
 8003e3c:	ee27 0b06 	vmul.f64	d0, d7, d6
 8003e40:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8003e44:	e753      	b.n	8003cee <powf+0xe6>
 8003e46:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003e4a:	e750      	b.n	8003cee <powf+0xe6>
 8003e4c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8003e80 <powf+0x278>
 8003e50:	e74d      	b.n	8003cee <powf+0xe6>
 8003e52:	bf00      	nop
 8003e54:	f3af 8000 	nop.w
 8003e58:	ffd1d571 	.word	0xffd1d571
 8003e5c:	405fffff 	.word	0x405fffff
 8003e60:	00000000 	.word	0x00000000
 8003e64:	c062c000 	.word	0xc062c000
 8003e68:	00000000 	.word	0x00000000
 8003e6c:	c062a000 	.word	0xc062a000
 8003e70:	fefffffe 	.word	0xfefffffe
 8003e74:	080041c0 	.word	0x080041c0
 8003e78:	4b000000 	.word	0x4b000000
 8003e7c:	080042e8 	.word	0x080042e8
 8003e80:	00000000 	.word	0x00000000

08003e84 <with_errnof>:
 8003e84:	b510      	push	{r4, lr}
 8003e86:	ed2d 8b02 	vpush	{d8}
 8003e8a:	eeb0 8a40 	vmov.f32	s16, s0
 8003e8e:	4604      	mov	r4, r0
 8003e90:	f7fd fec0 	bl	8001c14 <__errno>
 8003e94:	eeb0 0a48 	vmov.f32	s0, s16
 8003e98:	ecbd 8b02 	vpop	{d8}
 8003e9c:	6004      	str	r4, [r0, #0]
 8003e9e:	bd10      	pop	{r4, pc}

08003ea0 <xflowf>:
 8003ea0:	b130      	cbz	r0, 8003eb0 <xflowf+0x10>
 8003ea2:	eef1 7a40 	vneg.f32	s15, s0
 8003ea6:	2022      	movs	r0, #34	; 0x22
 8003ea8:	ee27 0a80 	vmul.f32	s0, s15, s0
 8003eac:	f7ff bfea 	b.w	8003e84 <with_errnof>
 8003eb0:	eef0 7a40 	vmov.f32	s15, s0
 8003eb4:	e7f7      	b.n	8003ea6 <xflowf+0x6>
	...

08003eb8 <__math_uflowf>:
 8003eb8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8003ec0 <__math_uflowf+0x8>
 8003ebc:	f7ff bff0 	b.w	8003ea0 <xflowf>
 8003ec0:	10000000 	.word	0x10000000

08003ec4 <__math_may_uflowf>:
 8003ec4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8003ecc <__math_may_uflowf+0x8>
 8003ec8:	f7ff bfea 	b.w	8003ea0 <xflowf>
 8003ecc:	1a200000 	.word	0x1a200000

08003ed0 <__math_oflowf>:
 8003ed0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8003ed8 <__math_oflowf+0x8>
 8003ed4:	f7ff bfe4 	b.w	8003ea0 <xflowf>
 8003ed8:	70000000 	.word	0x70000000

08003edc <__math_divzerof>:
 8003edc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003ee0:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	fe40 7a27 	vseleq.f32	s15, s0, s15
 8003eea:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8003ef8 <__math_divzerof+0x1c>
 8003eee:	2022      	movs	r0, #34	; 0x22
 8003ef0:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8003ef4:	f7ff bfc6 	b.w	8003e84 <with_errnof>
 8003ef8:	00000000 	.word	0x00000000

08003efc <__math_invalidf>:
 8003efc:	eef0 7a40 	vmov.f32	s15, s0
 8003f00:	ee30 7a40 	vsub.f32	s14, s0, s0
 8003f04:	eef4 7a67 	vcmp.f32	s15, s15
 8003f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f0c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8003f10:	d602      	bvs.n	8003f18 <__math_invalidf+0x1c>
 8003f12:	2021      	movs	r0, #33	; 0x21
 8003f14:	f7ff bfb6 	b.w	8003e84 <with_errnof>
 8003f18:	4770      	bx	lr
	...

08003f1c <_init>:
 8003f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f1e:	bf00      	nop
 8003f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f22:	bc08      	pop	{r3}
 8003f24:	469e      	mov	lr, r3
 8003f26:	4770      	bx	lr

08003f28 <_fini>:
 8003f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f2a:	bf00      	nop
 8003f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f2e:	bc08      	pop	{r3}
 8003f30:	469e      	mov	lr, r3
 8003f32:	4770      	bx	lr
