$date
	Tue Dec  9 14:20:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instruction_memory_tb $end
$var wire 32 ! tb_instruction [31:0] $end
$var reg 32 " tb_address [31:0] $end
$scope module dut $end
$var wire 32 # address [31:0] $end
$var wire 32 $ instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10100000000000010010011 $
b0 #
b0 "
b10100000000000010010011 !
$end
#15000
b1100000000000100010011 !
b1100000000000100010011 $
b100 "
b100 #
#20000
b1000001000000110110011 !
b1000001000000110110011 $
b1000 "
b1000 #
#25000
b1000000001000011000001000110011 !
b1000000001000011000001000110011 $
b1100 "
b1100 #
#30000
b0 !
b0 $
b101000 "
b101000 #
#35000
b1111111100 "
b1111111100 #
#40000
b10100000000000010010011 !
b10100000000000010010011 $
b10 "
b10 #
#45000
b10000000000 "
b10000000000 #
#60000
