INFO: [XOCC 60-897] Reading --xp value from platform: param:compiler.lockFlowCritSlackThreshold=0
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:bd.disablePrefixForFaasIntf=1
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:hd.routingContainmentAreaExpansion=true
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:bitstream.enablePR=4123
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:physynth.ultraRAMOptOutput=false
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
INFO: [XOCC 60-629] Linking for hardware target
INFO: [XOCC 60-895]   Target platform: /proj/xbuilds/2018.2_released/internal_platforms/xilinx_aws-vu9p-f1-04261818_dynamic_5_0/xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx_aws-vu9p-f1-04261818_dynamic_5_0
INFO: [XOCC 60-825] xocc command line options for sdx_link are --xo xclbin/Filter2DKernel.hw.xo --nk Filter2DKernel:6 -keep 
using /proj/xbuilds/released/2018.2/GA/2018.2_0614_1954/internal_platforms/xilinx_aws-vu9p-f1-04261818_dynamic_5_0/xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xpfm
extracting xo v3 file /home/tbollaer/Work/aws-tests/filter2d/v5/xclbin/Filter2DKernel.hw.xo
Creating IP database /home/tbollaer/Work/aws-tests/filter2d/v5/builddir.6k.hw/link/sys_link/_sds/.cdb/xd_ip_db.xml
processing accelerators: /home/tbollaer/Work/aws-tests/filter2d/v5/builddir.6k.hw/link/sys_link/iprepo/xilinx_com_hls_Filter2DKernel_1_0
ip_dir: /home/tbollaer/Work/aws-tests/filter2d/v5/builddir.6k.hw/link/sys_link/iprepo/xilinx_com_hls_Filter2DKernel_1_0
/proj/xbuilds/released/2018.2/GA/2018.2_0614_1954/installs/lin64/SDx/2018.2/bin/xsltproc --stringparam xpath "spirit:component/spirit:name/text()" /proj/xbuilds/released/2018.2/GA/2018.2_0614_1954/installs/lin64/SDx/2018.2/scripts/xdcc/xpathValueOf.xsl /home/tbollaer/Work/aws-tests/filter2d/v5/builddir.6k.hw/link/sys_link/iprepo/xilinx_com_hls_Filter2DKernel_1_0/component.xml
ip_name: Filter2DKernel
Creating apsys_0.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: Filter2DKernel, num: 6, inst(0): Filter2DKernel_1, inst(1): Filter2DKernel_2, inst(2): Filter2DKernel_3, inst(3): Filter2DKernel_4, inst(4): Filter2DKernel_5, inst(5): Filter2DKernel_6

Creating dr.bd.tcl
INFO: [CF2XD 83-2203] Adding accelerator adapters...
INFO: [CF2XD 83-2200] Adding axi_interconnects...
INFO: [CF2XD 83-2201] Adding axi_stream_router for scatter-gather DMAs...
INFO: [CF2XD 83-2202] Adding axi_dwidth_converters...
INFO: [CF2XD 83-2208] Adding bus connections for logical connections...
INFO: [CF2XD 83-2205] Adding clock connections...
INFO: [CF2XD 83-2206] Adding reset connections...
INFO: [XOCC 60-812] xocc command line options for vpl are --xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:bd.disablePrefixForFaasIntf=1 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_param:physynth.ultraRAMOptOutput=false --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} --xp vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true} -t hw -f xilinx_aws-vu9p-f1-04261818_dynamic_5_0 --nk Filter2DKernel:6 --xp param:compiler.enablePerformanceTrace=1 --xp misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} --xp param:compiler.enableRunInBitstreamGeneration=1 -s 

****** vpl v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [VPL 60-839] Read in kernel information from file '/home/tbollaer/Work/aws-tests/filter2d/v5/builddir.6k.hw/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_aws-vu9p-f1-04261818_dynamic_5_0
INFO: [VPL 60-1032] Extracting DSA to /home/tbollaer/Work/aws-tests/filter2d/v5/builddir.6k.hw/link/vivado/.local/dsa
INFO: [VPL 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
[02:01:33] Block-level synthesis in progress, 0 of 14 jobs complete, 8 jobs running.
[02:02:43] Block-level synthesis in progress, 0 of 14 jobs complete, 8 jobs running.
[02:03:53] Block-level synthesis in progress, 2 of 14 jobs complete, 6 jobs running.
[02:05:04] Block-level synthesis in progress, 4 of 14 jobs complete, 4 jobs running.
[02:06:16] Block-level synthesis in progress, 5 of 14 jobs complete, 3 jobs running.
[02:07:28] Block-level synthesis in progress, 6 of 14 jobs complete, 2 jobs running.
[02:08:40] Block-level synthesis in progress, 7 of 14 jobs complete, 1 job running.
[02:09:51] Block-level synthesis in progress, 12 of 14 jobs complete, 1 job running.
[02:11:04] Block-level synthesis in progress, 12 of 14 jobs complete, 1 job running.
[02:12:17] Block-level synthesis in progress, 12 of 14 jobs complete, 1 job running.
[02:13:30] Block-level synthesis in progress, 12 of 14 jobs complete, 1 job running.
[02:14:44] Block-level synthesis in progress, 12 of 14 jobs complete, 1 job running.
[02:15:57] Block-level synthesis in progress, 12 of 14 jobs complete, 1 job running.
[02:17:11] Block-level synthesis in progress, 12 of 14 jobs complete, 1 job running.
[02:18:23] Block-level synthesis in progress, 12 of 14 jobs complete, 1 job running.
[02:19:35] Block-level synthesis in progress, 13 of 14 jobs complete, 1 job running.
[02:20:45] Block-level synthesis in progress, 13 of 14 jobs complete, 1 job running.
[02:21:55] Block-level synthesis in progress, 13 of 14 jobs complete, 1 job running.
[02:23:06] Top-level synthesis in progress.
[02:24:15] Top-level synthesis in progress.
[02:25:26] Top-level synthesis in progress.
[02:26:36] Top-level synthesis in progress.
[02:27:45] Top-level synthesis in progress.
[02:28:55] Top-level synthesis in progress.
[02:30:04] Block-level synthesis in progress, 15 of 14 jobs complete, 0 jobs running.
[02:46:18] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 53m 57s 

[02:46:18] Starting logic optimization..
[02:47:44] Phase 1 Generate And Synthesize MIG Cores
[02:56:27] Phase 2 Generate And Synthesize Debug Cores
[03:03:50] Phase 3 Retarget
[03:04:40] Phase 4 Constant propagation
[03:05:11] Phase 5 Sweep
[03:06:58] Phase 6 BUFG optimization
[03:07:39] Phase 7 Shift Register Optimization
[03:08:31] Phase 8 Post Processing Netlist
[03:10:43] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 24m 24s 

[03:10:43] Starting logic placement..
[03:12:21] Phase 1 Placer Initialization
[03:12:21] Phase 1.1 Placer Initialization Netlist Sorting
[03:16:42] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[03:20:24] Phase 1.3 Build Placer Netlist Model
[03:24:56] Phase 1.4 Constrain Clocks/Macros
[03:25:29] Phase 2 Global Placement
[03:25:37] Phase 2.1 Floorplanning
[03:48:10] Phase 2.2 Physical Synthesis In Placer
[03:59:08] Phase 3 Detail Placement
[03:59:08] Phase 3.1 Commit Multi Column Macros
[03:59:55] Phase 3.2 Commit Most Macros & LUTRAMs
[04:00:37] Phase 3.3 Area Swap Optimization
[04:01:18] Phase 3.4 Pipeline Register Optimization
[04:01:25] Phase 3.5 IO Cut Optimizer
[04:01:33] Phase 3.6 Timing Path Optimizer
[04:01:41] Phase 3.7 Fast Optimization
[04:01:50] Phase 3.8 Small Shape Clustering
[04:02:26] Phase 3.9 DP Optimization
[04:06:22] Phase 3.10 Flow Legalize Slice Clusters
[04:06:29] Phase 3.11 Slice Area Swap
[04:07:55] Phase 3.12 Commit Slice Clusters
[04:08:30] Phase 3.13 Place Remaining
[04:08:37] Phase 3.14 Re-assign LUT pins
[04:09:26] Phase 3.15 Pipeline Register Optimization
[04:09:35] Phase 3.16 Fast Optimization
[04:14:29] Phase 4 Post Placement Optimization and Clean-Up
[04:14:29] Phase 4.1 Post Commit Optimization
[04:17:03] Phase 4.1.1 Post Placement Optimization
[04:17:11] Phase 4.1.1.1 BUFG Insertion
[04:25:24] Phase 4.1.1.2 Replication
[04:27:31] Phase 4.2 Post Placement Cleanup
[04:31:00] Phase 4.3 Placer Reporting
[04:31:15] Phase 4.4 Final Placement Cleanup
[04:35:16] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 24m 33s 

[04:35:16] Starting logic routing..
[04:37:39] Phase 1 Build RT Design
[04:43:13] Phase 2 Router Initialization
[04:43:21] Phase 2.1 Fix Topology Constraints
[04:43:32] Phase 2.2 Pre Route Cleanup
[04:44:06] Phase 2.3 Global Clock Net Routing
[04:44:45] Phase 2.4 Update Timing
[04:49:37] Phase 2.5 Update Timing for Bus Skew
[04:49:37] Phase 2.5.1 Update Timing
[04:51:37] Phase 3 Initial Routing
[04:51:37] Phase 3.1 Global Routing
[04:51:37] Phase 3.1.1 Build GR Node Graph
[04:53:55] Phase 3.1.2 Run Global Routing
[04:53:55] Phase 3.1.2.1 GR - Initialize Netlist
[04:59:48] Phase 3.1.2.2 GR - Reset GR
[05:07:18] Phase 4 Rip-up And Reroute
[05:07:18] Phase 4.1 Global Iteration 0
[05:29:04] Phase 4.2 Global Iteration 1
[05:33:00] Phase 4.3 Global Iteration 2
[05:35:34] Phase 4.4 Global Iteration 3
[05:37:01] Phase 4.5 Global Iteration 4
[05:39:54] Phase 5 Delay and Skew Optimization
[05:39:54] Phase 5.1 Delay CleanUp
[05:39:54] Phase 5.1.1 Update Timing
[05:42:00] Phase 5.1.2 Update Timing
[05:43:57] Phase 5.2 Clock Skew Optimization
[05:44:20] Phase 6 Post Hold Fix
[05:44:20] Phase 6.1 Hold Fix Iter
[05:44:28] Phase 6.1.1 Update Timing
[05:47:12] Phase 6.1.2 Lut RouteThru Assignment for hold
[05:47:35] Phase 6.2 Additional Hold Fix
[05:50:27] Phase 7 Leaf Clock Prog Delay Opt
[05:54:54] Phase 7.1 Delay CleanUp
[05:55:01] Phase 7.1.1 Update Timing
[05:56:47] Phase 7.1.2 Update Timing
[05:58:36] Phase 7.2 Hold Fix Iter
[05:58:47] Phase 7.2.1 Update Timing
[06:04:53] Phase 8 Route finalize
[06:05:09] Phase 9 Verifying routed nets
[06:05:28] Phase 10 Depositing Routes
[06:06:40] Phase 11 Post Router Timing
[06:08:15] Phase 12 Physical Synthesis in Router
[06:08:15] Phase 12.1 Physical Synthesis Initialization
[06:11:11] Phase 12.2 Critical Path Optimization
[06:12:13] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 36m 57s 

[06:12:13] Starting bitstream generation..

WARNING: [VPL 60-732] Link warning: One or more timing paths failed timing targeting 250.000000 MHz for kernel clock 'clk_extra_b0'. The frequency is being automatically changed to 231.8 MHz to enable proper functionality
INFO: [XOCC 60-991] clock name 'clk_extra_b0' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [XOCC 60-991] clock name 'clk_extra_c0' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [XOCC 60-991] clock name 'clk_main_a0' (clock ID '') is being mapped to clock name 'clk_main_a0' in the xclbin
INFO: [CF2SW 83-2203] Adding accelerator adapters...
INFO: [CF2SW 83-2200] Adding axi_interconnects...
INFO: [CF2SW 83-2201] Adding axi_stream_router for scatter-gather DMAs...
INFO: [CF2SW 83-2202] Adding axi_dwidth_converters...
INFO: [CF2SW 83-2208] Adding bus connections for logical connections...
INFO: [CF2SW 83-2205] Adding clock connections...
INFO: [CF2SW 83-2206] Adding reset connections...
INFO: [XOCC 60-244] Generating system estimate report...
INFO: [XOCC 60-1092] Generated system estimate report: /home/tbollaer/Work/aws-tests/filter2d/v5/builddir.6k.hw/reports/link/system_estimate_fpga.6k.hw.xtxt
INFO: [XOCC 60-586] Created /home/tbollaer/Work/aws-tests/filter2d/v5/xclbin/top_sp.ltx
INFO: [XOCC 60-586] Created xclbin/fpga.6k.hw.xclbin
INFO: [XOCC 60-791] Total elapsed time: 4h 36m 42s
