/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [23:0] _03_;
  wire [19:0] _04_;
  wire [19:0] _05_;
  reg [12:0] _06_;
  reg [4:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [19:0] celloutsig_0_21z;
  wire [23:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [18:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_16z;
  wire [23:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [21:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(in_data[12] ? celloutsig_0_1z[4] : celloutsig_0_2z);
  assign celloutsig_0_19z = !(celloutsig_0_6z ? celloutsig_0_15z : celloutsig_0_6z);
  assign celloutsig_1_1z = ~(in_data[135] | celloutsig_1_0z);
  assign celloutsig_0_11z = ~(in_data[20] | celloutsig_0_6z);
  assign celloutsig_0_15z = ~(celloutsig_0_0z | celloutsig_0_12z);
  assign celloutsig_0_18z = ~(_01_ | celloutsig_0_5z);
  assign celloutsig_1_18z = { celloutsig_1_5z[7:1], celloutsig_1_10z, _03_[15:8], _00_, _03_[6], celloutsig_1_7z } + { celloutsig_1_16z[16:5], celloutsig_1_12z, _03_[15:8], _00_, _03_[6], celloutsig_1_1z };
  assign celloutsig_0_21z = { celloutsig_0_17z[7:0], celloutsig_0_2z, _04_[10:0] } + { _05_[19:13], _01_, _05_[11:7], _02_, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_19z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 13'h0000;
    else _06_ <= { celloutsig_0_17z[7], celloutsig_0_28z, _04_[10:0] };
  reg [9:0] _17_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _17_ <= 10'h000;
    else _17_ <= celloutsig_1_5z[18:9];
  assign { _03_[15:8], _00_, _03_[6] } = _17_;
  reg [16:0] _18_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 17'h00000;
    else _18_ <= in_data[23:7];
  assign { _05_[19:13], _01_, _05_[11:7], _02_ } = _18_;
  reg [10:0] _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 11'h000;
    else _19_ <= { _01_, _05_[11:7], _02_, celloutsig_0_8z };
  assign _04_[10:0] = _19_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 5'h00;
    else _07_ <= { _04_[9], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_3z = in_data[130:128] & celloutsig_1_2z[10:8];
  assign celloutsig_1_16z = { in_data[118:104], celloutsig_1_10z, celloutsig_1_9z } & { _03_[12:9], _03_[15:8], _00_, _03_[6], celloutsig_1_3z };
  assign celloutsig_1_8z = { in_data[144:122], celloutsig_1_3z } > { celloutsig_1_2z[19:6], celloutsig_1_4z[11:3], celloutsig_1_4z[3], celloutsig_1_4z[3], celloutsig_1_4z[0] };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } > { _03_[8], _00_, _03_[6] };
  assign celloutsig_0_6z = in_data[70:57] > { in_data[34:22], celloutsig_0_3z };
  assign celloutsig_0_12z = { _05_[14:13], _01_, _05_[11:7], _02_, celloutsig_0_11z, celloutsig_0_6z } > { _05_[17:13], _01_, _05_[11:7], _02_[3:2], celloutsig_0_9z };
  assign celloutsig_0_2z = { celloutsig_0_1z[2:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } > in_data[66:57];
  assign celloutsig_0_31z = ! { celloutsig_0_23z[18:6], celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_25z };
  assign celloutsig_0_35z = ! { _05_[8:7], _02_[3:1], celloutsig_0_0z };
  assign celloutsig_1_12z = ! { in_data[142:141], celloutsig_1_8z, celloutsig_1_11z[3:1], celloutsig_1_11z[1], celloutsig_1_10z };
  assign celloutsig_0_9z = ! { _05_[19:13], _01_, _05_[11:7], _02_ };
  assign celloutsig_0_4z = celloutsig_0_1z[4:1] < in_data[91:88];
  assign celloutsig_0_38z = { _04_[2:1], _06_ } < { celloutsig_0_21z[16:4], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_15z, _05_[19:13], _01_, _05_[11:7], _02_, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_19z } < { in_data[71:39], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_28z = { _04_[6:4], celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_17z } < { celloutsig_0_18z, celloutsig_0_15z, _04_[10:0], celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_17z[8], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_10z } * { _04_[10:8], celloutsig_0_9z };
  assign celloutsig_1_10z = celloutsig_1_5z[20:15] !== { celloutsig_1_2z[12:11], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_1z !== { in_data[78:75], celloutsig_0_0z };
  assign celloutsig_0_1z = ~ in_data[66:62];
  assign celloutsig_0_0z = in_data[0] & in_data[87];
  assign celloutsig_0_8z = celloutsig_0_2z & celloutsig_0_0z;
  assign celloutsig_0_37z = { in_data[15:10], celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_35z, celloutsig_0_31z, celloutsig_0_11z } >>> { celloutsig_0_23z[20:8], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[174:153] >>> { in_data[178:158], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_2z[19:0], celloutsig_1_3z } >>> { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = { _03_[11:10], celloutsig_1_1z, celloutsig_1_3z } >>> celloutsig_1_5z[11:6];
  assign celloutsig_0_23z = { celloutsig_0_21z[17:1], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_1z } >>> { celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_2z, _04_[10:0], celloutsig_0_5z };
  assign celloutsig_1_19z = _03_[15:10] ~^ { celloutsig_1_5z[16:15], celloutsig_1_11z[3:1], celloutsig_1_11z[1] };
  assign celloutsig_0_17z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_11z, _07_ } ~^ { _05_[15:13], _01_, _05_[11:7] };
  assign celloutsig_1_0z = ~((in_data[175] & in_data[98]) | in_data[162]);
  assign celloutsig_0_10z = ~((celloutsig_0_6z & celloutsig_0_6z) | celloutsig_0_0z);
  assign celloutsig_0_25z = ~((celloutsig_0_2z & celloutsig_0_3z) | celloutsig_0_11z);
  assign { celloutsig_1_4z[11:3], celloutsig_1_4z[0] } = ~ { celloutsig_1_2z[8:1], celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_11z[2:1], celloutsig_1_11z[3] } = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z[4] } ~^ { celloutsig_1_4z[4:3], celloutsig_1_4z[5] };
  assign { _03_[23:16], _03_[7], _03_[5:0] } = { celloutsig_1_5z[7:1], celloutsig_1_10z, _00_, celloutsig_1_7z };
  assign _04_[19:11] = { celloutsig_0_17z[7:0], celloutsig_0_2z };
  assign { _05_[12], _05_[6:0] } = { _01_, _02_, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_1_11z[0] = celloutsig_1_11z[1];
  assign celloutsig_1_4z[2:1] = { celloutsig_1_4z[3], celloutsig_1_4z[3] };
  assign { out_data[151:128], out_data[101:96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
