module and_gate (
    input a,b,
    output a_and_b
);
    
    assign a_and_b  =   a&b;

endmodule