/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/mipi_dsi_tx_ctrl_v1_0_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap mipi_dsi_tx_ctrl_v1_0_6 /home/feilong/Storages/fpga/000_vivado_sim_linux32/mipi_dsi_tx_ctrl_v1_0_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work mipi_dsi_tx_ctrl_v1_0_6 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/mipi_dsi_tx_ctrl_v1_0_6/.cxl.verilog.mipi_dsi_tx_ctrl_v1_0_6.mipi_dsi_tx_ctrl_v1_0_6.lin64.cmf
