Netlist file: ff_en.net   Architecture file: vpr_6_10_16_16_160_x5_y5.xml
Array size: 5 x 5 logic blocks
	
#block type		block name			x		y	subblk	block number
#----------		----------			--		--	------	------------
top_level       top^FF_NODE~14		5		5		0		#0
sub_level       n52			0		0	
sub_level       n57			0		1	
sub_level       n62			0		2	
sub_level       n67			0		3	
sub_level       n72			0		4	
sub_level       n77			0		5	
sub_level       n82			0		6	
sub_level       n87			0		7	
sub_level       n92			0		8	
sub_level       top^FF_NODE~14		0		9	
top_level       top^d_en		5		6		4		#1
sub_level       top^d_en		0		0	
top_level       top^rst			6		5		0		#2
sub_level       top^rst			0		0	
top_level       top^d_in~2		4		6		2		#3
sub_level       top^d_in~2		0		0	
top_level       top^d_in~3		5		6		5		#4
sub_level       top^d_in~3		0		0	
top_level       top^d_in~9		5		6		6		#5
sub_level       top^d_in~9		0		0	
top_level       top^d_in~8		5		6		0		#6
sub_level       top^d_in~8		0		0	
top_level       top^d_in~7		6		5		6		#7
sub_level       top^d_in~7		0		0	
top_level       top^d_in~1		5		6		7		#8
sub_level       top^d_in~1		0		0	
top_level       top^d_in~6		5		6		2		#9
sub_level       top^d_in~6		0		0	
top_level       top^d_in~5		6		5		4		#10
sub_level       top^d_in~5		0		0	
top_level       top^d_in~4		5		6		1		#11
sub_level       top^d_in~4		0		0	
top_level       top^d_in~0		5		6		3		#12
sub_level       top^d_in~0		0		0	
top_level       out:top^d_out~1		6		4		4		#13
sub_level       out:top^d_out~1		0		0	
top_level       out:top^d_out~0		4		6		0		#14
sub_level       out:top^d_out~0		0		0	
top_level       out:top^d_out~9		6		5		3		#15
sub_level       out:top^d_out~9		0		0	
top_level       out:top^d_out~8		4		6		7		#16
sub_level       out:top^d_out~8		0		0	
top_level       out:top^d_out~7		6		5		7		#17
sub_level       out:top^d_out~7		0		0	
top_level       out:top^d_out~6		6		5		1		#18
sub_level       out:top^d_out~6		0		0	
top_level       out:top^d_out~5		6		5		2		#19
sub_level       out:top^d_out~5		0		0	
top_level       out:top^d_out~4		6		5		5		#20
sub_level       out:top^d_out~4		0		0	
top_level       out:top^d_out~3		6		4		5		#21
sub_level       out:top^d_out~3		0		0	
top_level       out:top^d_out~2		6		4		3		#22
sub_level       out:top^d_out~2		0		0	
top_level       top^clock		0		3		7		#23
sub_level       top^clock		0		0	
