
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122654                       # Number of seconds simulated
sim_ticks                                122654121219                       # Number of ticks simulated
final_tick                               1177220648310                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147281                       # Simulator instruction rate (inst/s)
host_op_rate                                   190703                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5622338                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912756                       # Number of bytes of host memory used
host_seconds                                 21815.50                       # Real time elapsed on the host
sim_insts                                  3213000878                       # Number of instructions simulated
sim_ops                                    4160274777                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1133312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       535040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1638656                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3312640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1371776                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1371776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8854                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4180                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12802                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25880                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10717                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10717                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9239902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4362185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13359975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27007980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17741                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14610                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45918                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11184100                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11184100                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11184100                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9239902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4362185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13359975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               38192080                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147243844                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22773632                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18776616                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2028590                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9246880                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8727778                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2385662                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89348                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110855152                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125119954                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22773632                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11113440                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26141440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6019899                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3442325                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12860187                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1678400                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144396415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.063847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.484250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118254975     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1357416      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1925974      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2521864      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2829178      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2107423      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1214171      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1781397      1.23%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12404017      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144396415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.154666                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.849747                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109630740                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5076093                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25672164                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        60168                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3957244                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3634843                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     150957120                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3957244                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110390900                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1094659                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2616517                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24975008                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1362082                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149955511                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          867                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274555                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       563271                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          637                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209110041                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700555882                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700555882                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38361004                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39469                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22800                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4115539                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14243592                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7402009                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122510                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1609877                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145766540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39405                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136343182                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26518                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21085485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49829026                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6069                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144396415                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.944228                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.505061                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86711464     60.05%     60.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23228903     16.09%     76.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12864203      8.91%     85.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8304165      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7623652      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3040971      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1841843      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       526855      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       254359      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144396415                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65560     22.75%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96155     33.37%     56.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126421     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114467741     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2083282      1.53%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12430602      9.12%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7344888      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136343182                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.925969                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             288136                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417397430                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    166891772                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133752466                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136631318                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       331299                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975664                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       179565                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          177                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3957244                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         826069                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       112496                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145805946                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1365757                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14243592                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7402009                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22737                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         85907                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1191060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1148279                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2339339                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134511381                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12261014                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1831798                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19604568                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18844826                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7343554                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.913528                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133752756                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133752466                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78352552                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212855207                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.908374                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368103                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22910778                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2061742                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140439171                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.875143                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.682619                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90621647     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23951938     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9406707      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4841330      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4223986      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2029229      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1756855      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       827970      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2779509      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140439171                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2779509                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283474863                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295587716                       # The number of ROB writes
system.switch_cpus0.timesIdled                  47330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2847429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.472438                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.472438                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.679146                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.679146                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606105279                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185573072                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141419899                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147243844                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24764137                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20285156                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2096186                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10206221                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9808244                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2535452                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96850                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109923422                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132911226                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24764137                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12343696                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28800187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6259332                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3846234                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12858549                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1637608                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146714888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.108188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.532415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117914701     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2312838      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3963197      2.70%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2295539      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1802878      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1592253      1.09%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          969701      0.66%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2439366      1.66%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13424415      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146714888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168185                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902661                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109253977                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5048622                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28193438                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74083                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4144766                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4062429                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     160165962                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1619                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4144766                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109791414                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         626256                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3505700                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27712196                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       934552                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     159092101                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97368                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       541637                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    224611440                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    740175125                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    740175125                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180113423                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44498017                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35832                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17940                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2735139                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14746086                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7563852                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73456                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1724093                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153886893                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35832                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144570296                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        91146                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22725245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     50262602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146714888                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.985383                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546430                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     87707199     59.78%     59.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22656415     15.44%     75.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12194099      8.31%     83.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9061584      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8831841      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3274610      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2469962      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       332679      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       186499      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146714888                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         128477     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        171401     37.37%     65.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158778     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122018361     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1957765      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17892      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13038944      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7537334      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144570296                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981843                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             458656                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    436405282                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    176648220                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141491038                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145028952                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       296036                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3042394                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          250                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       121362                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4144766                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         419260                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56077                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153922725                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       797026                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14746086                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7563852                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17940                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45531                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          250                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1208270                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1109891                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2318161                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142321374                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12715170                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2248922                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20252290                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20146612                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7537120                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.966569                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141491097                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141491038                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83651913                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231676343                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.960930                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361072                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104723151                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129086264                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24836722                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2113847                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142570122                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.905423                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.714078                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     90368662     63.39%     63.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25150233     17.64%     81.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9838669      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5181906      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4409757      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2124040      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       988160      0.69%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1544773      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2963922      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142570122                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104723151                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129086264                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19146182                       # Number of memory references committed
system.switch_cpus1.commit.loads             11703692                       # Number of loads committed
system.switch_cpus1.commit.membars              17892                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18729124                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116210794                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2669879                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2963922                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           293529186                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311992338                       # The number of ROB writes
system.switch_cpus1.timesIdled                  24630                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 528956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104723151                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129086264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104723151                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.406030                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.406030                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.711223                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.711223                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       640054554                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197537335                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      149591378                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35784                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147243844                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21672454                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18994601                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1688026                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10754253                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10464439                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1506446                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        52841                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    114319940                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120478138                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21672454                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11970885                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24502846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5520765                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1978442                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13030238                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1065033                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144624102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       120121256     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1231841      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2252255      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1890208      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3475048      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3756918      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          817340      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          641770      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10437466      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144624102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.147188                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.818222                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       113429533                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3054395                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24298331                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23991                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3817848                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2325253                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5028                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     135932485                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1290                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3817848                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113883814                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1481344                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       764329                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23856475                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       820282                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     134975675                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         85610                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       496340                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    179222255                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    612379431                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    612379431                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    144601876                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34620366                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        19236                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9624                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2594237                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22501153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4356950                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        79236                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       970820                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         133400697                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        19236                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        125339012                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       100874                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22104769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47433958                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144624102                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.866654                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.477844                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     92458026     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21243347     14.69%     78.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10663470      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7000240      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7295878      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3773836      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1690029      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       419069      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80207      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144624102                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         313144     59.93%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        131037     25.08%     85.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        78313     14.99%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     98917037     78.92%     78.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1047984      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9612      0.01%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     21039113     16.79%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4325266      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     125339012                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.851234                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             522494                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004169                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    395925494                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    155525010                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    122506608                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     125861506                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       232614                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4066596                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       135116                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3817848                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1003380                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50187                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    133419933                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46970                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22501153                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4356950                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9624                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          178                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       815342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1004454                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1819796                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    123994026                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     20715138                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1344986                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            25040217                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19103447                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4325079                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.842100                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             122616956                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            122506608                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         70756431                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        167883581                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.831998                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421461                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97187304                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    110374242                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23046648                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        19224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1692631                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    140806254                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.783873                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660143                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     99823223     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15896021     11.29%     82.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11500506      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2569678      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2922947      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1036742      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4345257      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       873905      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1837975      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    140806254                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97187304                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     110374242                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22656388                       # Number of memory references committed
system.switch_cpus2.commit.loads             18434554                       # Number of loads committed
system.switch_cpus2.commit.membars               9612                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17287322                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         96341933                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1489606                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1837975                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           272389169                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          270659706                       # The number of ROB writes
system.switch_cpus2.timesIdled                  39244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2619742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97187304                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            110374242                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97187304                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.515052                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.515052                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.660043                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.660043                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       573704796                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      160901111                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142644894                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         19224                       # number of misc regfile writes
system.l20.replacements                          8867                       # number of replacements
system.l20.tagsinuse                     10239.974511                       # Cycle average of tags in use
system.l20.total_refs                          554590                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19107                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.025488                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          564.655711                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.898200                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3789.482895                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5877.937705                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055142                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370067                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574017                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43596                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43596                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25517                       # number of Writeback hits
system.l20.Writeback_hits::total                25517                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43596                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43596                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43596                       # number of overall hits
system.l20.overall_hits::total                  43596                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8849                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8862                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8854                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8867                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8854                       # number of overall misses
system.l20.overall_misses::total                 8867                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3167152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2433317577                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2436484729                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       990541                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       990541                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3167152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2434308118                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2437475270                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3167152                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2434308118                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2437475270                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52445                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52458                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25517                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25517                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52450                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52463                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52450                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52463                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168729                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.168935                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.168808                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169014                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.168808                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169014                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 274982.210080                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 274936.214060                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 198108.200000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 198108.200000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 274938.798057                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 274892.891621                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 274938.798057                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 274892.891621                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5932                       # number of writebacks
system.l20.writebacks::total                     5932                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8849                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8862                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8854                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8867                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8854                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8867                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2363309                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1885231866                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1887595175                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       679873                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       679873                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2363309                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1885911739                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1888275048                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2363309                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1885911739                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1888275048                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168729                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.168935                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.168808                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169014                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.168808                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169014                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       181793                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 213044.622669                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 212998.778492                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 135974.600000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 135974.600000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       181793                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 213001.099955                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 212955.345438                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       181793                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 213001.099955                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 212955.345438                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4197                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          318209                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14437                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.041214                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          479.533763                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.609055                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1946.788905                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.802841                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7795.265437                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046829                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001524                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.190116                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000274                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.761256                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30296                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30296                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9902                       # number of Writeback hits
system.l21.Writeback_hits::total                 9902                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30296                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30296                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30296                       # number of overall hits
system.l21.overall_hits::total                  30296                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4180                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4197                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4180                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4197                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4180                       # number of overall misses
system.l21.overall_misses::total                 4197                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4895766                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1179185641                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1184081407                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4895766                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1179185641                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1184081407                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4895766                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1179185641                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1184081407                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34476                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34493                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9902                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9902                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34476                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34493                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34476                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34493                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121244                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121677                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121244                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.121677                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121244                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.121677                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 287986.235294                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 282101.827990                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 282125.662854                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 287986.235294                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 282101.827990                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 282125.662854                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 287986.235294                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 282101.827990                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 282125.662854                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2720                       # number of writebacks
system.l21.writebacks::total                     2720                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4180                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4197                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4180                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4197                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4180                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4197                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3843328                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    920313743                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    924157071                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3843328                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    920313743                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    924157071                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3843328                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    920313743                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    924157071                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121244                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121677                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121244                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.121677                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121244                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.121677                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 226078.117647                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 220170.751914                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 220194.679771                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 226078.117647                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 220170.751914                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 220194.679771                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 226078.117647                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 220170.751914                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 220194.679771                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12816                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          199346                       # Total number of references to valid blocks.
system.l22.sampled_refs                         25104                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.940806                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          418.532780                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.254352                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5634.223248                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6226.989620                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.034060                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000672                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.458514                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.506754                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35173                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35173                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9889                       # number of Writeback hits
system.l22.Writeback_hits::total                 9889                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35173                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35173                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35173                       # number of overall hits
system.l22.overall_hits::total                  35173                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12802                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12816                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12802                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12816                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12802                       # number of overall misses
system.l22.overall_misses::total                12816                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3501350                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3566591344                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3570092694                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3501350                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3566591344                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3570092694                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3501350                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3566591344                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3570092694                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        47975                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              47989                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9889                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9889                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        47975                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               47989                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        47975                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              47989                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266847                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267061                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266847                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.267061                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266847                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.267061                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 250096.428571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 278596.418060                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 278565.285112                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 250096.428571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 278596.418060                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 278565.285112                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 250096.428571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 278596.418060                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 278565.285112                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2065                       # number of writebacks
system.l22.writebacks::total                     2065                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12802                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12816                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12802                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12816                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12802                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12816                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2633803                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2773680714                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2776314517                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2633803                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2773680714                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2776314517                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2633803                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2773680714                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2776314517                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266847                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267061                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266847                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.267061                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266847                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.267061                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 188128.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 216659.952664                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 216628.785659                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 188128.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 216659.952664                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 216628.785659                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 188128.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 216659.952664                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 216628.785659                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.995321                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012867785                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042072.147177                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.995321                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020826                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794864                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12860168                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12860168                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12860168                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12860168                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12860168                       # number of overall hits
system.cpu0.icache.overall_hits::total       12860168                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4287213                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4287213                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4287213                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4287213                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4287213                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4287213                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12860187                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12860187                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12860187                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12860187                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12860187                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12860187                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 225642.789474                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 225642.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 225642.789474                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3275052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3275052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3275052                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 251927.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52450                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172324438                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52706                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3269.541191                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.286961                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.713039                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911277                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088723                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9132151                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9132151                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7184878                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7184878                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17571                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17571                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16317029                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16317029                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16317029                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16317029                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151020                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151020                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3224                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3224                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154244                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154244                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154244                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154244                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18596650388                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18596650388                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    700806205                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    700806205                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19297456593                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19297456593                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19297456593                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19297456593                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9283171                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9283171                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16471273                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16471273                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16471273                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16471273                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016268                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016268                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000449                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009364                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009364                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009364                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009364                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123140.315111                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123140.315111                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 217371.651675                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 217371.651675                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 125109.933566                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 125109.933566                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 125109.933566                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125109.933566                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2586506                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 184750.428571                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25517                       # number of writebacks
system.cpu0.dcache.writebacks::total            25517                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98575                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98575                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3219                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3219                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101794                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101794                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101794                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101794                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52445                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52445                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52450                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52450                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5360543487                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5360543487                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1032041                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1032041                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5361575528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5361575528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5361575528                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5361575528                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003184                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003184                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003184                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003184                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102212.670169                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102212.670169                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 206408.200000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 206408.200000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102222.603012                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102222.603012                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102222.603012                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102222.603012                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.009215                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016002795                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194390.485961                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.009215                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025656                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740399                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12858529                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12858529                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12858529                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12858529                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12858529                       # number of overall hits
system.cpu1.icache.overall_hits::total       12858529                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5810449                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5810449                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5810449                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5810449                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5810449                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5810449                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12858549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12858549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12858549                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12858549                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12858549                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12858549                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 290522.450000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 290522.450000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 290522.450000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 290522.450000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 290522.450000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 290522.450000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5036866                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5036866                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5036866                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5036866                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5036866                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5036866                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 296286.235294                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 296286.235294                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 296286.235294                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 296286.235294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 296286.235294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 296286.235294                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34476                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163575385                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34732                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4709.644852                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.712223                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.287777                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901220                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098780                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9481627                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9481627                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7406706                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7406706                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17918                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17918                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17892                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17892                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16888333                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16888333                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16888333                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16888333                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        88256                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        88256                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        88256                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         88256                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        88256                       # number of overall misses
system.cpu1.dcache.overall_misses::total        88256                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8768411593                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8768411593                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8768411593                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8768411593                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8768411593                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8768411593                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9569883                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9569883                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7406706                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7406706                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17892                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17892                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16976589                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16976589                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16976589                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16976589                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009222                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005199                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005199                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005199                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005199                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99352.016781                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99352.016781                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99352.016781                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99352.016781                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99352.016781                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99352.016781                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9902                       # number of writebacks
system.cpu1.dcache.writebacks::total             9902                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53780                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53780                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53780                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53780                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53780                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53780                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34476                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34476                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34476                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3190410245                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3190410245                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3190410245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3190410245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3190410245                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3190410245                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92540.034952                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92540.034952                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92540.034952                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92540.034952                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92540.034952                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92540.034952                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.992630                       # Cycle average of tags in use
system.cpu2.icache.total_refs               921016144                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1702432.798521                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.992630                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022424                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13030222                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13030222                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13030222                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13030222                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13030222                       # number of overall hits
system.cpu2.icache.overall_hits::total       13030222                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4192984                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4192984                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4192984                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4192984                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4192984                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4192984                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13030238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13030238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13030238                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13030238                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13030238                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13030238                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 262061.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 262061.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 262061.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 262061.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 262061.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 262061.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3617550                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3617550                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3617550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3617550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3617550                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3617550                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 258396.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 258396.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 258396.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 258396.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 258396.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 258396.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 47975                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               227274804                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 48231                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4712.214219                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.197618                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.802382                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.832803                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.167197                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18750518                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18750518                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4202594                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4202594                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9627                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9627                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9612                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9612                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22953112                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22953112                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     22953112                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22953112                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       177952                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       177952                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       177952                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        177952                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       177952                       # number of overall misses
system.cpu2.dcache.overall_misses::total       177952                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  26942689184                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  26942689184                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  26942689184                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  26942689184                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  26942689184                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  26942689184                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18928470                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18928470                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4202594                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4202594                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9612                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9612                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     23131064                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     23131064                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     23131064                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     23131064                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009401                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009401                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007693                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007693                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007693                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007693                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 151404.250495                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 151404.250495                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 151404.250495                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 151404.250495                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 151404.250495                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 151404.250495                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9889                       # number of writebacks
system.cpu2.dcache.writebacks::total             9889                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       129977                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       129977                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       129977                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       129977                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       129977                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       129977                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        47975                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        47975                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        47975                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        47975                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        47975                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        47975                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5963472293                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5963472293                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5963472293                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5963472293                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5963472293                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5963472293                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002074                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002074                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002074                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002074                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 124303.747639                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 124303.747639                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 124303.747639                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124303.747639                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 124303.747639                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124303.747639                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
