[12/22 23:48:22      0s] 
[12/22 23:48:22      0s] Cadence Innovus(TM) Implementation System.
[12/22 23:48:22      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/22 23:48:22      0s] 
[12/22 23:48:22      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[12/22 23:48:22      0s] Options:	
[12/22 23:48:22      0s] Date:		Thu Dec 22 23:48:22 2022
[12/22 23:48:22      0s] Host:		vlsicad9 (x86_64 w/Linux 3.10.0-957.21.3.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5520 @ 2.27GHz 8192KB)
[12/22 23:48:22      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[12/22 23:48:22      0s] 
[12/22 23:48:22      0s] License:
[12/22 23:48:22      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/22 23:48:22      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/22 23:48:43     20s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/22 23:48:45     22s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/22 23:48:45     22s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[12/22 23:48:45     22s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/22 23:48:45     22s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[12/22 23:48:45     22s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[12/22 23:48:45     22s] @(#)CDS: CPE v20.10-p006
[12/22 23:48:45     22s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/22 23:48:45     22s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[12/22 23:48:45     22s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[12/22 23:48:45     22s] @(#)CDS: RCDB 11.15.0
[12/22 23:48:45     22s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[12/22 23:48:45     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_16685_vlsicad9_Vsd22113_8CNcXC.

[12/22 23:48:45     22s] Change the soft stacksize limit to 0.2%RAM (47 mbytes). Set global soft_stack_size_limit to change the value.
[12/22 23:48:46     24s] 
[12/22 23:48:46     24s] **INFO:  MMMC transition support version v31-84 
[12/22 23:48:46     24s] 
[12/22 23:48:46     24s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/22 23:48:46     24s] <CMD> suppressMessage ENCEXT-2799
[12/22 23:48:47     24s] <CMD> win
[12/22 23:49:36     33s] <CMD> set init_design_uniquify 1
[12/22 23:49:53     36s] <CMD> set init_no_new_assigns 1
[12/22 23:50:09     39s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/22 23:50:09     39s] <CMD> set conf_qxconf_file NULL
[12/22 23:50:09     39s] <CMD> set conf_qxlib_file NULL
[12/22 23:50:09     39s] <CMD> set defHierChar /
[12/22 23:50:09     39s] <CMD> set distributed_client_message_echo 1
[12/22 23:50:09     39s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/22 23:50:09     39s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/22 23:50:09     39s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/22 23:50:09     39s] <CMD> set init_design_uniquify 1
[12/22 23:50:09     39s] <CMD> set init_gnd_net GND
[12/22 23:50:09     39s] <CMD> set init_lef_file {/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef  ../sim/SRAM/SRAM.lef ../sim/data_array/data_array.lef ../sim/tag_array/tag_array.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef}
[12/22 23:50:09     39s] <CMD> set init_mmmc_file ../script/MMMC.view
[12/22 23:50:09     39s] <CMD> set init_pwr_net VCC
[12/22 23:50:09     39s] <CMD> set init_remove_assigns 1
[12/22 23:50:09     39s] <CMD> set init_top_cell top
[12/22 23:50:09     39s] <CMD> set init_verilog ../syn/top_syn.v
[12/22 23:50:09     39s] <CMD> get_message -id GLOBAL-100 -suppress
[12/22 23:50:09     39s] <CMD> get_message -id GLOBAL-100 -suppress
[12/22 23:50:09     39s] <CMD> set latch_time_borrow_mode max_borrow
[12/22 23:50:09     39s] <CMD> set pegDefaultResScaleFactor 1
[12/22 23:50:09     39s] <CMD> set pegDetailResScaleFactor 1
[12/22 23:50:09     39s] <CMD> get_message -id GLOBAL-100 -suppress
[12/22 23:50:09     39s] <CMD> get_message -id GLOBAL-100 -suppress
[12/22 23:50:09     39s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/22 23:50:09     39s] <CMD> set soft_stack_size_limit 192
[12/22 23:50:09     39s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/22 23:50:11     40s] <CMD> init_design
[12/22 23:50:11     40s] #% Begin Load MMMC data ... (date=12/22 23:50:11, mem=523.2M)
[12/22 23:50:11     40s] #% End Load MMMC data ... (date=12/22 23:50:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=523.3M, current mem=523.3M)
[12/22 23:50:11     40s] 
[12/22 23:50:11     40s] Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef ...
[12/22 23:50:11     40s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/22 23:50:11     40s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/22 23:50:11     40s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef at line 1290.
[12/22 23:50:11     40s] 
[12/22 23:50:11     40s] Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef ...
[12/22 23:50:11     40s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 1.
[12/22 23:50:11     40s] Set DBUPerIGU to M2 pitch 620.
[12/22 23:50:11     40s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 40071.
[12/22 23:50:11     40s] 
[12/22 23:50:11     40s] Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef ...
[12/22 23:50:11     40s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 1.
[12/22 23:50:11     40s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 2034.
[12/22 23:50:11     40s] 
[12/22 23:50:11     40s] Loading LEF file ../sim/SRAM/SRAM.lef ...
[12/22 23:50:11     40s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/SRAM/SRAM.lef at line 37.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9157.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9171.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9185.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9199.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9213.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9227.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9241.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9255.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9269.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9283.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9297.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9311.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9325.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9339.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9353.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9367.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9381.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9395.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9409.
[12/22 23:50:11     40s] **ERROR: (IMPLF-40):	Macro 'SRAM' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[12/22 23:50:11     40s] 
[12/22 23:50:11     40s] Loading LEF file ../sim/data_array/data_array.lef ...
[12/22 23:50:11     40s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/data_array/data_array.lef at line 37.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4117.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4131.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4145.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4159.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4173.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4187.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4201.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4215.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4229.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4243.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4257.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4271.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4285.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4299.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4313.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4327.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4341.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4355.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4369.
[12/22 23:50:11     40s] **ERROR: (IMPLF-40):	Macro 'data_array' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[12/22 23:50:11     40s] 
[12/22 23:50:11     40s] Loading LEF file ../sim/tag_array/tag_array.lef ...
[12/22 23:50:11     40s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/tag_array/tag_array.lef at line 37.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1327.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1341.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1355.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1369.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1383.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1397.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1411.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1425.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1439.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1453.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1467.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1481.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1495.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1509.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1523.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1537.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1551.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1565.
[12/22 23:50:11     40s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[12/22 23:50:11     40s] The LEF parser will ignore this statement.
[12/22 23:50:11     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1579.
[12/22 23:50:11     40s] **ERROR: (IMPLF-40):	Macro 'tag_array' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[12/22 23:50:11     40s] 
[12/22 23:50:11     40s] Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
[12/22 23:50:11     40s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-119' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-119' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-119' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-119' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-119' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-119' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-58' for more detail.
[12/22 23:50:11     40s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/22 23:50:11     40s] To increase the message display limit, refer to the product command reference manual.
[12/22 23:50:11     40s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[12/22 23:50:11     40s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/22 23:50:11     40s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[12/22 23:50:11     40s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/22 23:50:11     40s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/22 23:50:11     40s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[12/22 23:50:11     40s] **WARN: (IMPLF-61):	382 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/22 23:50:11     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/22 23:50:11     40s] Type 'man IMPLF-61' for more detail.
[12/22 23:50:11     40s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/22 23:50:11     40s] Type 'man IMPLF-200' for more detail.
[12/22 23:50:11     40s] 
[12/22 23:50:11     40s] viaInitial starts at Thu Dec 22 23:50:11 2022
viaInitial ends at Thu Dec 22 23:50:11 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/22 23:50:11     40s] Loading view definition file from ../script/MMMC.view
[12/22 23:50:11     40s] Reading lib_max timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[12/22 23:50:13     41s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib)
[12/22 23:50:13     41s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[12/22 23:50:13     41s] Reading lib_max timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
[12/22 23:50:13     42s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
[12/22 23:50:13     42s] Reading lib_max timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/SRAM/SRAM_WC.lib' ...
[12/22 23:50:13     42s] Read 1 cells in library 'SRAM_WC' 
[12/22 23:50:13     42s] Reading lib_max timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/data_array/data_array_WC.lib' ...
[12/22 23:50:13     42s] Read 1 cells in library 'data_array_WC' 
[12/22 23:50:13     42s] Reading lib_max timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/tag_array/tag_array_WC.lib' ...
[12/22 23:50:13     42s] Read 1 cells in library 'tag_array_WC' 
[12/22 23:50:13     42s] Reading lib_min timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
[12/22 23:50:15     44s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib)
[12/22 23:50:15     44s] Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
[12/22 23:50:15     44s] Reading lib_min timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
[12/22 23:50:15     44s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
[12/22 23:50:15     44s] Reading lib_min timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/SRAM/SRAM_BC.lib' ...
[12/22 23:50:15     44s] Read 1 cells in library 'SRAM_BC' 
[12/22 23:50:15     44s] Reading lib_min timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/data_array/data_array_BC.lib' ...
[12/22 23:50:15     44s] Read 1 cells in library 'data_array_BC' 
[12/22 23:50:15     44s] Reading lib_min timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/tag_array/tag_array_BC.lib' ...
[12/22 23:50:15     44s] Read 1 cells in library 'tag_array_BC' 
[12/22 23:50:15     44s] Ending "PreSetAnalysisView" (total cpu=0:00:04.5, real=0:00:04.0, peak res=642.2M, current mem=548.5M)
[12/22 23:50:15     44s] *** End library_loading (cpu=0.08min, real=0.07min, mem=19.5M, fe_cpu=0.75min, fe_real=1.88min, fe_mem=820.3M) ***
[12/22 23:50:15     44s] #% Begin Load netlist data ... (date=12/22 23:50:15, mem=548.5M)
[12/22 23:50:15     44s] *** Begin netlist parsing (mem=820.3M) ***
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/22 23:50:15     44s] Type 'man IMPVL-159' for more detail.
[12/22 23:50:15     44s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/22 23:50:15     44s] To increase the message display limit, refer to the product command reference manual.
[12/22 23:50:15     44s] Created 391 new cells from 10 timing libraries.
[12/22 23:50:15     44s] Reading netlist ...
[12/22 23:50:15     44s] Backslashed names will retain backslash and a trailing blank character.
[12/22 23:50:15     45s] Reading verilog netlist '../syn/top_syn.v'
[12/22 23:50:16     45s] 
[12/22 23:50:16     45s] *** Memory Usage v#1 (Current mem = 828.273M, initial mem = 268.250M) ***
[12/22 23:50:16     45s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:01.0, mem=828.3M) ***
[12/22 23:50:16     45s] #% End Load netlist data ... (date=12/22 23:50:16, total cpu=0:00:00.4, real=0:00:01.0, peak res=569.7M, current mem=569.7M)
[12/22 23:50:16     45s] Set top cell to top.
[12/22 23:50:16     45s] Hooked 782 DB cells to tlib cells.
[12/22 23:50:16     45s] Ending "BindLib:" (total cpu=0:00:00.4, real=0:00:00.0, peak res=592.1M, current mem=592.1M)
[12/22 23:50:16     45s] Starting recursive module instantiation check.
[12/22 23:50:16     45s] No recursion found.
[12/22 23:50:16     45s] Building hierarchical netlist for Cell top ...
[12/22 23:50:16     46s] *** Netlist is unique.
[12/22 23:50:16     46s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[12/22 23:50:16     46s] ** info: there are 876 modules.
[12/22 23:50:16     46s] ** info: there are 23739 stdCell insts.
[12/22 23:50:16     46s] ** info: there are 6 macros.
[12/22 23:50:16     46s] 
[12/22 23:50:16     46s] *** Memory Usage v#1 (Current mem = 887.199M, initial mem = 268.250M) ***
[12/22 23:50:16     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:50:16     46s] Type 'man IMPFP-3961' for more detail.
[12/22 23:50:16     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:50:16     46s] Type 'man IMPFP-3961' for more detail.
[12/22 23:50:16     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:50:16     46s] Type 'man IMPFP-3961' for more detail.
[12/22 23:50:16     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:50:16     46s] Type 'man IMPFP-3961' for more detail.
[12/22 23:50:16     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:50:16     46s] Type 'man IMPFP-3961' for more detail.
[12/22 23:50:16     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:50:16     46s] Type 'man IMPFP-3961' for more detail.
[12/22 23:50:16     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:50:16     46s] Type 'man IMPFP-3961' for more detail.
[12/22 23:50:16     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:50:16     46s] Type 'man IMPFP-3961' for more detail.
[12/22 23:50:16     46s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/22 23:50:16     46s] Set Default Net Delay as 1000 ps.
[12/22 23:50:16     46s] Set Default Net Load as 0.5 pF. 
[12/22 23:50:16     46s] Set Default Input Pin Transition as 0.1 ps.
[12/22 23:50:17     46s] Extraction setup Started 
[12/22 23:50:17     46s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/22 23:50:17     46s] Reading Capacitance Table File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl ...
[12/22 23:50:17     46s] Cap table was created using Encounter 13.13-s017_1.
[12/22 23:50:17     46s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[12/22 23:50:17     46s] Importing multi-corner RC tables ... 
[12/22 23:50:17     46s] Summary of Active RC-Corners : 
[12/22 23:50:17     46s]  
[12/22 23:50:17     46s]  Analysis View: AV_max
[12/22 23:50:17     46s]     RC-Corner Name        : RC
[12/22 23:50:17     46s]     RC-Corner Index       : 0
[12/22 23:50:17     46s]     RC-Corner Temperature : 25 Celsius
[12/22 23:50:17     46s]     RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
[12/22 23:50:17     46s]     RC-Corner PreRoute Res Factor         : 1
[12/22 23:50:17     46s]     RC-Corner PreRoute Cap Factor         : 1
[12/22 23:50:17     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/22 23:50:17     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/22 23:50:17     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/22 23:50:17     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/22 23:50:17     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/22 23:50:17     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/22 23:50:17     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/22 23:50:17     46s]  
[12/22 23:50:17     46s]  Analysis View: AV_typ
[12/22 23:50:17     46s]     RC-Corner Name        : RC
[12/22 23:50:17     46s]     RC-Corner Index       : 0
[12/22 23:50:17     46s]     RC-Corner Temperature : 25 Celsius
[12/22 23:50:17     46s]     RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
[12/22 23:50:17     46s]     RC-Corner PreRoute Res Factor         : 1
[12/22 23:50:17     46s]     RC-Corner PreRoute Cap Factor         : 1
[12/22 23:50:17     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/22 23:50:17     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/22 23:50:17     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/22 23:50:17     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/22 23:50:17     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/22 23:50:17     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/22 23:50:17     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/22 23:50:17     46s]  
[12/22 23:50:17     46s]  Analysis View: AV_min
[12/22 23:50:17     46s]     RC-Corner Name        : RC
[12/22 23:50:17     46s]     RC-Corner Index       : 0
[12/22 23:50:17     46s]     RC-Corner Temperature : 25 Celsius
[12/22 23:50:17     46s]     RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
[12/22 23:50:17     46s]     RC-Corner PreRoute Res Factor         : 1
[12/22 23:50:17     46s]     RC-Corner PreRoute Cap Factor         : 1
[12/22 23:50:17     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/22 23:50:17     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/22 23:50:17     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/22 23:50:17     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/22 23:50:17     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/22 23:50:17     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/22 23:50:17     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/22 23:50:17     46s] LayerId::1 widthSet size::4
[12/22 23:50:17     46s] LayerId::2 widthSet size::4
[12/22 23:50:17     46s] LayerId::3 widthSet size::4
[12/22 23:50:17     46s] LayerId::4 widthSet size::4
[12/22 23:50:17     46s] LayerId::5 widthSet size::4
[12/22 23:50:17     46s] LayerId::6 widthSet size::2
[12/22 23:50:17     46s] Updating RC grid for preRoute extraction ...
[12/22 23:50:17     46s] Initializing multi-corner capacitance tables ... 
[12/22 23:50:17     46s] Initializing multi-corner resistance tables ...
[12/22 23:50:17     46s] **Info: Trial Route has Max Route Layer 15/6.
[12/22 23:50:17     46s] {RT RC 0 6 6 {5 0} 1}
[12/22 23:50:17     46s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[12/22 23:50:17     46s] *Info: initialize multi-corner CTS.
[12/22 23:50:17     46s] Reading lib_typ timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_tt1p8v25c.lib' ...
[12/22 23:50:19     48s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_tt1p8v25c.lib)
[12/22 23:50:19     48s] Read 382 cells in library 'fsa0m_a_generic_core_tt1p8v25c' 
[12/22 23:50:19     48s] Reading lib_typ timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_tt1p8v25c.lib' ...
[12/22 23:50:19     48s] Read 6 cells in library 'fsa0m_a_t33_generic_io_tt1p8v25c' 
[12/22 23:50:19     48s] Reading lib_typ timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/SRAM/SRAM_TC.lib' ...
[12/22 23:50:19     48s] Read 1 cells in library 'SRAM_TC' 
[12/22 23:50:19     48s] Reading lib_typ timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/data_array/data_array_TC.lib' ...
[12/22 23:50:19     48s] Read 1 cells in library 'data_array_TC' 
[12/22 23:50:19     48s] Reading lib_typ timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/tag_array/tag_array_TC.lib' ...
[12/22 23:50:19     48s] Read 1 cells in library 'tag_array_TC' 
[12/22 23:50:19     48s] Ending "SetAnalysisView" (total cpu=0:00:02.4, real=0:00:02.0, peak res=790.9M, current mem=625.9M)
[12/22 23:50:19     49s] Reading timing constraints file '../script/APR.sdc' ...
[12/22 23:50:19     49s] Current (total cpu=0:00:49.2, real=0:01:57, peak res=819.3M, current mem=819.3M)
[12/22 23:50:20     49s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
[12/22 23:50:20     49s] Type 'man IMPCTE-290' for more detail.
[12/22 23:50:20     49s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
[12/22 23:50:20     49s] Type 'man IMPCTE-290' for more detail.
[12/22 23:50:20     49s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
[12/22 23:50:20     49s] Type 'man IMPCTE-290' for more detail.
[12/22 23:50:20     49s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
[12/22 23:50:20     49s] Type 'man IMPCTE-290' for more detail.
[12/22 23:50:20     49s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
[12/22 23:50:20     49s] Type 'man IMPCTE-290' for more detail.
[12/22 23:50:20     49s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
[12/22 23:50:20     49s] Type 'man IMPCTE-290' for more detail.
[12/22 23:50:20     49s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
[12/22 23:50:20     49s] Type 'man IMPCTE-290' for more detail.
[12/22 23:50:20     49s] **WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
[12/22 23:50:20     49s] Type 'man IMPCTE-290' for more detail.
[12/22 23:50:20     49s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../script/APR.sdc, Line 18).
[12/22 23:50:20     49s] 
[12/22 23:50:20     49s] INFO (CTE): Reading of timing constraints file ../script/APR.sdc completed, with 1 WARNING
[12/22 23:50:20     49s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=837.7M, current mem=837.7M)
[12/22 23:50:20     49s] Current (total cpu=0:00:49.3, real=0:01:58, peak res=837.7M, current mem=837.7M)
[12/22 23:50:20     49s] Creating Cell Server ...(0, 1, 1, 1)
[12/22 23:50:20     49s] Summary for sequential cells identification: 
[12/22 23:50:20     49s]   Identified SBFF number: 42
[12/22 23:50:20     49s]   Identified MBFF number: 0
[12/22 23:50:20     49s]   Identified SB Latch number: 0
[12/22 23:50:20     49s]   Identified MB Latch number: 0
[12/22 23:50:20     49s]   Not identified SBFF number: 10
[12/22 23:50:20     49s]   Not identified MBFF number: 0
[12/22 23:50:20     49s]   Not identified SB Latch number: 0
[12/22 23:50:20     49s]   Not identified MB Latch number: 0
[12/22 23:50:20     49s]   Number of sequential cells which are not FFs: 27
[12/22 23:50:20     49s] Total number of combinational cells: 290
[12/22 23:50:20     49s] Total number of sequential cells: 79
[12/22 23:50:20     49s] Total number of tristate cells: 13
[12/22 23:50:20     49s] Total number of level shifter cells: 0
[12/22 23:50:20     49s] Total number of power gating cells: 0
[12/22 23:50:20     49s] Total number of isolation cells: 0
[12/22 23:50:20     49s] Total number of power switch cells: 0
[12/22 23:50:20     49s] Total number of pulse generator cells: 0
[12/22 23:50:20     49s] Total number of always on buffers: 0
[12/22 23:50:20     49s] Total number of retention cells: 0
[12/22 23:50:20     49s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[12/22 23:50:20     49s] Total number of usable buffers: 14
[12/22 23:50:20     49s] List of unusable buffers:
[12/22 23:50:20     49s] Total number of unusable buffers: 0
[12/22 23:50:20     49s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[12/22 23:50:20     49s] Total number of usable inverters: 15
[12/22 23:50:20     49s] List of unusable inverters:
[12/22 23:50:20     49s] Total number of unusable inverters: 0
[12/22 23:50:20     49s] List of identified usable delay cells: DELA DELC DELB
[12/22 23:50:20     49s] Total number of identified usable delay cells: 3
[12/22 23:50:20     49s] List of identified unusable delay cells:
[12/22 23:50:20     49s] Total number of identified unusable delay cells: 0
[12/22 23:50:20     49s] Creating Cell Server, finished. 
[12/22 23:50:20     49s] 
[12/22 23:50:20     49s] Deleting Cell Server ...
[12/22 23:50:20     49s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=859.5M, current mem=859.5M)
[12/22 23:50:20     49s] Creating Cell Server ...(0, 0, 0, 0)
[12/22 23:50:20     49s] Summary for sequential cells identification: 
[12/22 23:50:20     49s]   Identified SBFF number: 42
[12/22 23:50:20     49s]   Identified MBFF number: 0
[12/22 23:50:20     49s]   Identified SB Latch number: 0
[12/22 23:50:20     49s]   Identified MB Latch number: 0
[12/22 23:50:20     49s]   Not identified SBFF number: 10
[12/22 23:50:20     49s]   Not identified MBFF number: 0
[12/22 23:50:20     49s]   Not identified SB Latch number: 0
[12/22 23:50:20     49s]   Not identified MB Latch number: 0
[12/22 23:50:20     49s]   Number of sequential cells which are not FFs: 27
[12/22 23:50:20     49s]  Visiting view : AV_max
[12/22 23:50:20     49s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/22 23:50:20     49s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/22 23:50:20     49s]  Visiting view : AV_typ
[12/22 23:50:20     49s]    : PowerDomain = none : Weighted F : unweighted  = 32.70 (1.000) with rcCorner = 0
[12/22 23:50:20     49s]    : PowerDomain = none : Weighted F : unweighted  = 30.70 (1.000) with rcCorner = -1
[12/22 23:50:20     49s]  Visiting view : AV_min
[12/22 23:50:20     49s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[12/22 23:50:20     49s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[12/22 23:50:20     49s]  Setting StdDelay to 53.60
[12/22 23:50:20     49s] Creating Cell Server, finished. 
[12/22 23:50:20     49s] 
[12/22 23:50:20     49s] 
[12/22 23:50:20     49s] *** Summary of all messages that are not suppressed in this session:
[12/22 23:50:20     49s] Severity  ID               Count  Summary                                  
[12/22 23:50:20     49s] ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
[12/22 23:50:20     49s] WARNING   IMPLF-58           382  MACRO '%s' has been found in the databas...
[12/22 23:50:20     49s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/22 23:50:20     49s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/22 23:50:20     49s] WARNING   IMPLF-119            6  LAYER '%s' has been found in the databas...
[12/22 23:50:20     49s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[12/22 23:50:20     49s] WARNING   IMPVL-159          770  Pin '%s' of cell '%s' is defined in LEF ...
[12/22 23:50:20     49s] WARNING   IMPCTE-290           8  Could not locate cell %s in any library ...
[12/22 23:50:20     49s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[12/22 23:50:20     49s] WARNING   TECHLIB-302          3  No function defined for cell '%s'. The c...
[12/22 23:50:20     49s] *** Message Summary: 1180 warning(s), 3 error(s)
[12/22 23:50:20     49s] 
[12/22 23:50:59     57s] <CMD> saveIoFile -byOrder -temp ../pr/top.io
[12/22 23:50:59     57s] ** Writing IO pins constraint template file, all existing constraints are ignored.
[12/22 23:50:59     57s] Dumping FTerm of cell top to file
[12/22 23:51:13     60s] <CMD> loadIoFile ../pr/top.io
[12/22 23:51:13     60s] Reading IO assignment file "../pr/top.io" ...
[12/22 23:51:15     60s] <CMD> zoomBox -928.85600 -608.60700 3537.34400 3389.59500
[12/22 23:51:16     60s] <CMD> zoomBox -353.39200 -154.47600 3442.87800 3243.99600
[12/22 23:51:29     63s] ambiguous command name "remove": remove_assigns remove_from_collection remove_gui_marker remove_nulls
[12/22 23:51:36     64s] <CMD> remove_assigns
[12/22 23:51:53     67s] <CMD> setDesignMode -process 180
[12/22 23:51:53     67s] ##  Process: 180           (User Set)               
[12/22 23:51:53     67s] ##     Node: (not set)                           
[12/22 23:51:53     67s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/22 23:51:53     67s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/22 23:51:53     67s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/22 23:51:53     67s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/22 23:51:53     67s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/22 23:51:53     67s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/22 23:52:25     72s] <CMD> clearGlobalNets
[12/22 23:52:25     72s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[12/22 23:52:25     72s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[12/22 23:52:43     76s] <CMD> getIoFlowFlag
[12/22 23:53:02     80s] <CMD> setIoFlowFlag 0
[12/22 23:53:02     80s] <CMD> floorPlan -site core_5040 -r 1 0.7 35 35 35 35
[12/22 23:53:02     80s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:53:02     80s] Type 'man IMPFP-3961' for more detail.
[12/22 23:53:02     80s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:53:02     80s] Type 'man IMPFP-3961' for more detail.
[12/22 23:53:02     80s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:53:02     80s] Type 'man IMPFP-3961' for more detail.
[12/22 23:53:02     80s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:53:02     80s] Type 'man IMPFP-3961' for more detail.
[12/22 23:53:02     80s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:53:02     80s] Type 'man IMPFP-3961' for more detail.
[12/22 23:53:02     80s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:53:02     80s] Type 'man IMPFP-3961' for more detail.
[12/22 23:53:02     80s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:53:02     80s] Type 'man IMPFP-3961' for more detail.
[12/22 23:53:02     80s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/22 23:53:02     80s] Type 'man IMPFP-3961' for more detail.
[12/22 23:53:02     80s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/22 23:53:02     80s] <CMD> uiSetTool select
[12/22 23:53:02     80s] <CMD> getIoFlowFlag
[12/22 23:53:02     80s] <CMD> fit
[12/22 23:53:19     83s] <CMD> ::mp::clearAllSeed
[12/22 23:53:19     83s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/22 23:53:19     83s] <CMD> planDesign
[12/22 23:53:19     83s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/22 23:53:20     83s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1161.3M
[12/22 23:53:20     83s] Deleted 0 physical inst  (cell - / prefix -).
[12/22 23:53:20     83s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1161.3M
[12/22 23:53:20     83s] ***** New seed flow = 1. *****  
[12/22 23:53:20     83s] Auto Seed: CPU_wrapper
[12/22 23:53:20     83s] Auto Seed: IM1
[12/22 23:53:20     83s] Auto Seed: DM1
[12/22 23:53:20     83s] Auto Macro Seed: DM1
[12/22 23:53:20     83s] Auto Macro Seed: IM1
[12/22 23:53:20     83s] Ignore PD Guides: numIgnoredGuide = 0 
[12/22 23:53:20     83s] INFO: #ExclusiveGroups=0
[12/22 23:53:20     83s] INFO: There are no Exclusive Groups.
[12/22 23:53:20     83s] Extracting standard cell pins and blockage ...... 
[12/22 23:53:20     83s] Pin and blockage extraction finished
[12/22 23:53:20     83s] Extracting macro/IO cell pins and blockage ...... 
[12/22 23:53:20     83s] Pin and blockage extraction finished
[12/22 23:53:20     83s] *** Starting "NanoPlace(TM) placement v#2 (mem=1161.3M)" ...
[12/22 23:53:20     84s] Wait...
[12/22 23:53:36    100s] *** Build Buffered Sizing Timing Model
[12/22 23:53:36    100s] (cpu=0:00:16.4 mem=1250.8M) ***
[12/22 23:53:36    100s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:53:36    100s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:53:36    100s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:53:36    100s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:53:37    101s] *** Build Virtual Sizing Timing Model
[12/22 23:53:37    101s] (cpu=0:00:17.3 mem=1265.8M) ***
[12/22 23:53:37    101s] No user-set net weight.
[12/22 23:53:37    101s] Net fanout histogram:
[12/22 23:53:37    101s] 2		: 13527 (57.3%) nets
[12/22 23:53:37    101s] 3		: 5325 (22.6%) nets
[12/22 23:53:37    101s] 4     -	14	: 4550 (19.3%) nets
[12/22 23:53:37    101s] 15    -	39	: 168 (0.7%) nets
[12/22 23:53:37    101s] 40    -	79	: 15 (0.1%) nets
[12/22 23:53:37    101s] 80    -	159	: 5 (0.0%) nets
[12/22 23:53:37    101s] 160   -	319	: 0 (0.0%) nets
[12/22 23:53:37    101s] 320   -	639	: 0 (0.0%) nets
[12/22 23:53:37    101s] 640   -	1279	: 0 (0.0%) nets
[12/22 23:53:37    101s] 1280  -	2559	: 0 (0.0%) nets
[12/22 23:53:37    101s] 2560  -	5119	: 1 (0.0%) nets
[12/22 23:53:37    101s] 5120+		: 0 (0.0%) nets
[12/22 23:53:37    101s] no activity file in design. spp won't run.
[12/22 23:53:37    101s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/22 23:53:37    101s] #spOpts: N=180 
[12/22 23:53:37    101s] #std cell=23739 (0 fixed + 23739 movable) #buf cell=3786 #inv cell=2380 #block=6 (6 floating + 0 preplaced)
[12/22 23:53:37    101s] #ioInst=0 #net=23591 #term=86013 #term/net=3.65, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/22 23:53:37    101s] stdCell: 23739 single + 0 double + 0 multi
[12/22 23:53:37    101s] Total standard cell length = 116.7782 (mm), area = 0.5886 (mm^2)
[12/22 23:53:37    101s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1276.8M
[12/22 23:53:37    101s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1276.8M
[12/22 23:53:37    101s] Core basic site is core_5040
[12/22 23:53:37    101s] Use non-trimmed site array because memory saving is not enough.
[12/22 23:53:37    101s] SiteArray: non-trimmed site array dimensions = 613 x 4986
[12/22 23:53:37    101s] SiteArray: use 12,554,240 bytes
[12/22 23:53:37    101s] SiteArray: current memory after site array memory allocation 1320.7M
[12/22 23:53:37    101s] SiteArray: FP blocked sites are writable
[12/22 23:53:37    101s] Estimated cell power/ground rail width = 0.630 um
[12/22 23:53:37    101s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:53:37    101s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1320.7M
[12/22 23:53:37    101s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1320.7M
[12/22 23:53:37    101s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.109, MEM:1320.7M
[12/22 23:53:38    101s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.191, MEM:1320.7M
[12/22 23:53:38    101s] OPERPROF: Starting pre-place ADS at level 1, MEM:1320.7M
[12/22 23:53:38    101s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1321.7M
[12/22 23:53:38    101s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1321.7M
[12/22 23:53:38    101s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.001, MEM:1322.7M
[12/22 23:53:38    101s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1322.7M
[12/22 23:53:38    101s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1322.7M
[12/22 23:53:38    101s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1322.7M
[12/22 23:53:38    101s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1322.7M
[12/22 23:53:38    101s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1322.7M
[12/22 23:53:38    101s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.003, MEM:1322.7M
[12/22 23:53:38    101s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.006, MEM:1322.7M
[12/22 23:53:38    102s] ADSU 0.062 -> 0.062. GS 40.320
[12/22 23:53:38    102s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.320, REAL:0.325, MEM:1322.7M
[12/22 23:53:38    102s] Average module density = 0.696.
[12/22 23:53:38    102s] Density for the design = 0.696.
[12/22 23:53:38    102s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
[12/22 23:53:38    102s] Pin Density = 0.02814.
[12/22 23:53:38    102s]             = total # of pins 86013 / total area 3056418.
[12/22 23:53:38    102s] OPERPROF: Starting spMPad at level 1, MEM:1322.7M
[12/22 23:53:38    102s] OPERPROF:   Starting spContextMPad at level 2, MEM:1322.7M
[12/22 23:53:38    102s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1322.7M
[12/22 23:53:38    102s] OPERPROF: Finished spMPad at level 1, CPU:0.010, REAL:0.003, MEM:1322.7M
[12/22 23:53:38    102s] Initial padding reaches pin density 0.163 for top
[12/22 23:53:38    102s] InitPadU 0.696 -> 0.823 for top
[12/22 23:53:38    102s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/22 23:53:38    102s] Identified 5 spare or floating instances, with no clusters.
[12/22 23:53:38    102s] === lastAutoLevel = 10 
[12/22 23:53:38    102s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1322.7M
[12/22 23:53:38    102s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.080, REAL:0.084, MEM:1324.7M
[12/22 23:53:38    102s] OPERPROF: Starting spInitNetWt at level 1, MEM:1324.7M
[12/22 23:53:38    102s] 0 delay mode for cte enabled initNetWt.
[12/22 23:53:38    102s] no activity file in design. spp won't run.
[12/22 23:53:38    102s] [spp] 0
[12/22 23:53:38    102s] [adp] 0:1:1:3
[12/22 23:53:38    102s] 0 delay mode for cte disabled initNetWt.
[12/22 23:53:38    102s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.120, REAL:0.120, MEM:1326.7M
[12/22 23:53:38    102s] OPERPROF: Starting npMain at level 1, MEM:1326.7M
[12/22 23:53:41    104s] Iteration  1: Total net bbox = 2.261e+06 (6.78e+05 1.58e+06)
[12/22 23:53:41    104s]               Est.  stn bbox = 2.358e+06 (7.06e+05 1.65e+06)
[12/22 23:53:41    104s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1437.9M
[12/22 23:53:41    104s] OPERPROF: Finished npMain at level 1, CPU:1.650, REAL:2.644, MEM:1440.9M
[12/22 23:53:41    104s] User specified -module_cluster_mode =  0 
[12/22 23:53:41    104s] OPERPROF: Starting npMain at level 1, MEM:1440.9M
[12/22 23:53:42    105s] Iteration  2: Total net bbox = 2.261e+06 (6.78e+05 1.58e+06)
[12/22 23:53:42    105s]               Est.  stn bbox = 2.358e+06 (7.06e+05 1.65e+06)
[12/22 23:53:42    105s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1438.9M
[12/22 23:53:42    105s] Iteration  3: Total net bbox = 1.990e+06 (7.55e+05 1.24e+06)
[12/22 23:53:42    105s]               Est.  stn bbox = 2.093e+06 (7.98e+05 1.30e+06)
[12/22 23:53:42    105s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1479.5M
[12/22 23:53:42    105s] OPERPROF: Finished npMain at level 1, CPU:0.800, REAL:0.803, MEM:1479.5M
[12/22 23:53:42    105s] OPERPROF: Starting npMain at level 1, MEM:1479.5M
[12/22 23:53:43    105s] exp_mt_sequential is set from setPlaceMode option to 1
[12/22 23:53:43    105s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/22 23:53:43    105s] place_exp_mt_interval set to default 32
[12/22 23:53:43    105s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/22 23:53:47    110s] Iteration  4: Total net bbox = 1.551e+06 (6.74e+05 8.77e+05)
[12/22 23:53:47    110s]               Est.  stn bbox = 1.701e+06 (7.32e+05 9.68e+05)
[12/22 23:53:47    110s]               cpu = 0:00:04.4 real = 0:00:04.0 mem = 1459.5M
[12/22 23:53:47    110s] OPERPROF: Finished npMain at level 1, CPU:4.980, REAL:5.077, MEM:1459.5M
[12/22 23:53:47    110s] OPERPROF: Starting npMain at level 1, MEM:1459.5M
[12/22 23:53:53    116s] Iteration  5: Total net bbox = 1.621e+06 (8.40e+05 7.81e+05)
[12/22 23:53:53    116s]               Est.  stn bbox = 1.787e+06 (9.22e+05 8.65e+05)
[12/22 23:53:53    116s]               cpu = 0:00:05.5 real = 0:00:05.0 mem = 1459.6M
[12/22 23:53:53    116s] OPERPROF: Finished npMain at level 1, CPU:6.200, REAL:6.268, MEM:1459.6M
[12/22 23:54:10    132s] nrCritNet: 2.00% ( 471 / 23591 ) cutoffSlk: -295.2ps stdDelay: 53.6ps
[12/22 23:54:10    132s] Iteration  6: Total net bbox = 1.672e+06 (8.82e+05 7.90e+05)
[12/22 23:54:10    132s]               Est.  stn bbox = 1.838e+06 (9.63e+05 8.75e+05)
[12/22 23:54:10    132s]               cpu = 0:00:29.9 real = 0:00:32.0 mem = 1476.3M
[12/22 23:54:10    132s] OPERPROF: Starting npMain at level 1, MEM:1476.3M
[12/22 23:54:11    134s] OPERPROF: Finished npMain at level 1, CPU:1.520, REAL:1.529, MEM:1511.1M
[12/22 23:54:11    134s] Iteration  7: Total net bbox = 2.376e+06 (1.23e+06 1.15e+06)
[12/22 23:54:11    134s]               Est.  stn bbox = 2.588e+06 (1.33e+06 1.26e+06)
[12/22 23:54:11    134s]               cpu = 0:00:01.7 real = 0:00:01.0 mem = 1511.1M
[12/22 23:54:27    150s] nrCritNet: 2.00% ( 471 / 23591 ) cutoffSlk: -683.3ps stdDelay: 53.6ps
[12/22 23:54:28    150s] Iteration  8: Total net bbox = 2.376e+06 (1.23e+06 1.15e+06)
[12/22 23:54:28    150s]               Est.  stn bbox = 2.588e+06 (1.33e+06 1.26e+06)
[12/22 23:54:28    150s]               cpu = 0:00:16.3 real = 0:00:17.0 mem = 1511.1M
[12/22 23:54:28    150s] OPERPROF: Starting npMain at level 1, MEM:1511.1M
[12/22 23:54:29    152s] OPERPROF: Finished npMain at level 1, CPU:1.580, REAL:1.574, MEM:1511.1M
[12/22 23:54:29    152s] Iteration  9: Total net bbox = 2.446e+06 (1.27e+06 1.17e+06)
[12/22 23:54:29    152s]               Est.  stn bbox = 2.660e+06 (1.38e+06 1.28e+06)
[12/22 23:54:29    152s]               cpu = 0:00:01.7 real = 0:00:01.0 mem = 1511.1M
[12/22 23:54:29    152s]  RelinkConst: Total constraint = 3, Relinked 3 constraints . 
[12/22 23:54:29    152s] User specified -fenceSpacing =  -1.0000 
[12/22 23:54:29    152s] User specified fence spacing: -1.0000 um
[12/22 23:54:29    152s] *** The nonConstraint instance area ratio is 0.665283 
[12/22 23:54:29    152s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.871041 
[12/22 23:54:29    152s] *** Total utilization of core box is 1.536324 
[12/22 23:54:29    152s] Start Auto fence creation, hasNoConInst = 1  .
[12/22 23:54:29    152s] 
[12/22 23:54:29    152s] ================== Start Auto-Fence Creation ==================
[12/22 23:54:29    152s] User define fence spacing: -1.0000 um
[12/22 23:54:29    152s] Number of Movable Guide      : 0
[12/22 23:54:29    152s] Number of Movable Region     : 0
[12/22 23:54:29    152s] Number of Movable Fence      : 0
[12/22 23:54:29    152s] Number of Movable Soft Guide : 0
[12/22 23:54:29    152s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/22 23:54:29    152s] Total Prefixed Objects       : 0
[12/22 23:54:29    152s] Total Partition Cut Objects  : 0
[12/22 23:54:29    152s] 
[12/22 23:54:29    152s] 
[12/22 23:54:29    152s] 
[12/22 23:54:29    152s] Number of Nested Objects    : 0
[12/22 23:54:29    152s] Number of Non-Nested Objects: 0
[12/22 23:54:29    152s] Number of Nested Sets       : 0
[12/22 23:54:29    152s] Number of Master&Clone Pairs: 0
[12/22 23:54:29    152s] 
[12/22 23:54:29    152s] Fence Spacing: 2.0000 um
[12/22 23:54:29    152s] Snap Spacing: X(0.6200 um), Y(5.0400 um)
[12/22 23:54:29    152s] Fence2Core Spaceing: 0.0000 um
[12/22 23:54:29    152s] 
[12/22 23:54:29    152s] ==== Design Information ====
[12/22 23:54:29    152s] Core site: (35340, 35280) - (3126660, 3124800)
[12/22 23:54:29    152s] Design Whitespace% : 100.00%
[12/22 23:54:29    152s] Maximum Logical Level: 0
[12/22 23:54:29    152s] Has Non-constraint Instance: 1
[12/22 23:54:29    152s] Allow Disjoint Whitespace: 0
[12/22 23:54:29    152s] 
[12/22 23:54:29    152s] ==To Place Non-Nested Objects==
[12/22 23:54:29    152s] Targets: 
[12/22 23:54:29    152s] Number of Total Targets: 0
[12/22 23:54:29    152s] 
[12/22 23:54:29    152s] ================== Finished Auto-Fence Creation ===============
[12/22 23:54:29    152s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1511.1M, mem_delta = 0.0M) ***
[12/22 23:54:29    152s] End Auto fence creation 1.
[12/22 23:54:29    152s] New Seed Flow: add CPU_wrapper as hinst seed
[12/22 23:54:29    152s] New Seed Flow: add IM1 as hinst seed
[12/22 23:54:29    152s] New Seed Flow: add DM1 as hinst seed
[12/22 23:54:30    152s] MacroPlacer: Options: -pathConnWeight 1.000000 -bp 6 
[12/22 23:54:30    152s] MacroPlacer: Reading Data for Block Placer
[12/22 23:54:30    152s] MacroPlacer: total number of seeds contain macros: 3
[12/22 23:54:30    152s] MacroPlacer: total number of seeds:                3
[12/22 23:54:30    152s] MacroPlacer: total number of macros:               6
[12/22 23:54:30    152s] MacroPlacer: total number of clusters:             4
[12/22 23:54:30    152s] MacroPlacer: total number of ios:                  167
[12/22 23:54:30    152s] MacroPlacer: total number of nets:                 819
[12/22 23:54:30    152s] MacroPlacer: total number of keepouts:             0
[12/22 23:54:30    152s] MacroPlacer: total number of fences:               0
[12/22 23:54:30    152s] MacroPlacer: total number of fixed macros:         0
[12/22 23:54:30    152s] MacroPlacer:            805 2-pins nets
[12/22 23:54:30    152s] MacroPlacer:             13 3-pins nets
[12/22 23:54:30    152s] MacroPlacer:              1 4-pins nets
[12/22 23:54:30    152s] MacroPlacer:              0 5-pins nets
[12/22 23:54:30    152s] MacroPlacer: Merging nets.
[12/22 23:54:30    152s] MacroPlacer: total number of merged nets: 28
[12/22 23:54:30    152s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/22 23:54:30    152s] Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
[12/22 23:54:30    152s] MacroPlacer: Finished data reading for Block Placer
[12/22 23:54:30    153s] ... in Multi-Level Module Mode...
[12/22 23:54:30    153s] Start generating contour.
[12/22 23:54:30    153s] Completed data preparation.
[12/22 23:54:30    153s] 
[12/22 23:54:30    153s] ================== Start to Place This Module ===============
[12/22 23:54:30    153s] 
[12/22 23:54:30    153s] ==== Design Information ====
[12/22 23:54:30    153s] Core site: (35340, 35280) - (3126660, 3124800)
[12/22 23:54:30    153s] Num of Blocks 6 (M: 6, F: 0, O: 0)
[12/22 23:54:30    153s] ...
[12/22 23:54:30    153s] Calling Macro Packer
[12/22 23:54:30    153s] ...
[12/22 23:54:30    153s] 	 Packing whole design.
[12/22 23:54:30    153s] 
[12/22 23:54:30    153s] == Macro Placement Stage 0 (5)==
[12/22 23:54:30    153s] 
[12/22 23:54:30    153s] == Macro Placement Stage 0 (2)==
[12/22 23:54:30    153s] 
[12/22 23:54:30    153s] == Macro Placement Stage 1 (2)==
[12/22 23:54:30    153s] 
[12/22 23:54:30    153s] == Macro Placement Stage 1 (1)==
[12/22 23:54:30    153s] 
[12/22 23:54:30    153s] == Macro Placement Stage 2 (1)==
[12/22 23:54:30    153s] 
[12/22 23:54:30    153s] ---Succeed on placing blocks!
[12/22 23:54:30    153s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1543.1M, mem_delta = 0.0M) ***
[12/22 23:54:30    153s] Num of placed blocks:   6 / 6
[12/22 23:54:30    153s] Num of unplaced blocks: 0
[12/22 23:54:30    153s] 
[12/22 23:54:30    153s] ================== Done Placing This Module ===============
[12/22 23:54:30    153s] Placing Macro with -bp mode 6.
[12/22 23:54:30    153s] *** Done refineMacro, (cpu = 0:00:00.9, mem = 1543.1M, mem_delta = 32.0M) ***
[12/22 23:54:30    153s] $$$$ RefineAll Successacros
[12/22 23:54:31    153s] Iteration 10: Total net bbox = 3.543e+06 (1.90e+06 1.64e+06)
[12/22 23:54:31    153s]               Est.  stn bbox = 3.770e+06 (2.03e+06 1.74e+06)
[12/22 23:54:31    153s]               cpu = 0:00:50.9 real = 0:00:53.0 mem = 1543.1M
[12/22 23:54:31    153s] *** cost = 3.543e+06 (1.90e+06 1.64e+06) (cpu for global=0:00:50.9) real=464367:54:31***
[12/22 23:54:31    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1543.1M
[12/22 23:54:31    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1543.1M
[12/22 23:54:31    153s] Solver runtime cpu: 0:00:11.1 real: 0:00:11.3
[12/22 23:54:31    153s] Core Placement runtime cpu: 0:00:16.7 real: 0:00:17.0
[12/22 23:54:31    153s] *** Free Virtual Timing Model ...(mem=1543.1M)
[12/22 23:54:31    154s] checkFence: found no fence violation.
[12/22 23:54:31    154s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:54:31    154s] Checking routing tracks.....
[12/22 23:54:31    154s] Checking other grids.....
[12/22 23:54:31    154s] Checking FINFET Grid is on Manufacture Grid.....
[12/22 23:54:31    154s] Checking core/die box is on Grid.....
[12/22 23:54:31    154s] Checking snap rule ......
[12/22 23:54:31    154s] Checking Row is on grid......
[12/22 23:54:31    154s] Checking AreaIO row.....
[12/22 23:54:31    154s] Checking row out of die ...
[12/22 23:54:31    154s] Checking routing blockage.....
[12/22 23:54:31    154s] Checking components.....
[12/22 23:54:31    154s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:54:31    154s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:54:31    154s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:54:31    154s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:54:31    154s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:54:31    154s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:54:31    154s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:54:31    154s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:54:31    154s] Checking IO Pads out of die...
[12/22 23:54:31    154s] Checking constraints (guide/region/fence).....
[12/22 23:54:31    154s] Checking groups.....
[12/22 23:54:31    154s] 
[12/22 23:54:31    154s] Checking Preroutes.....
[12/22 23:54:31    154s] No. of regular pre-routes not on tracks : 0 
[12/22 23:54:31    154s] 
[12/22 23:54:31    154s] Reporting Utilizations.....
[12/22 23:54:31    154s] 
[12/22 23:54:31    154s] Core utilization  = 69.603547
[12/22 23:54:31    154s] Effective Utilizations
[12/22 23:54:31    154s] #spOpts: N=180 
[12/22 23:54:31    154s] All LLGs are deleted
[12/22 23:54:31    154s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1528.4M
[12/22 23:54:31    154s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1528.4M
[12/22 23:54:31    154s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1528.4M
[12/22 23:54:31    154s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1528.4M
[12/22 23:54:31    154s] Core basic site is core_5040
[12/22 23:54:31    154s] Fast DP-INIT is on for default
[12/22 23:54:31    154s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:54:31    154s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.150, REAL:0.099, MEM:1544.5M
[12/22 23:54:31    154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.123, MEM:1544.5M
[12/22 23:54:31    154s] Average module density = 0.696.
[12/22 23:54:31    154s] Density for the design = 0.696.
[12/22 23:54:31    154s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
[12/22 23:54:31    154s] Pin Density = 0.02844.
[12/22 23:54:31    154s]             = total # of pins 86914 / total area 3056418.
[12/22 23:54:31    154s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1544.5M
[12/22 23:54:31    154s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1544.5M
[12/22 23:54:31    154s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:54:31    154s] 
[12/22 23:54:31    154s] *** Summary of all messages that are not suppressed in this session:
[12/22 23:54:31    154s] Severity  ID               Count  Summary                                  
[12/22 23:54:31    154s] WARNING   IMPFP-10013          8  Halo should be created around block %s a...
[12/22 23:54:31    154s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/22 23:54:31    154s] *** Message Summary: 12 warning(s), 0 error(s)
[12/22 23:54:31    154s] 
[12/22 23:55:11    161s] <CMD> ::mp::clearAllSeed
[12/22 23:55:11    161s] <CMD> setPlanDesignMode -effort high -incremental true -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/22 23:55:11    161s] <CMD> planDesign
[12/22 23:55:11    161s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/22 23:55:12    162s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1325.5M
[12/22 23:55:12    162s] Deleted 0 physical inst  (cell - / prefix -).
[12/22 23:55:12    162s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1325.5M
[12/22 23:55:12    162s] ***** New seed flow = 1. *****  
[12/22 23:55:12    162s] Auto Seed: CPU_wrapper
[12/22 23:55:12    162s] Auto Seed: IM1
[12/22 23:55:12    162s] Auto Seed: DM1
[12/22 23:55:12    162s] Auto Macro Seed: DM1
[12/22 23:55:12    162s] Auto Macro Seed: IM1
[12/22 23:55:12    162s] Ignore PD Guides: numIgnoredGuide = 0 
[12/22 23:55:12    162s] INFO: #ExclusiveGroups=0
[12/22 23:55:12    162s] INFO: There are no Exclusive Groups.
[12/22 23:55:12    162s] *** Starting "NanoPlace(TM) placement v#2 (mem=1325.5M)" ...
[12/22 23:55:28    179s] *** Build Buffered Sizing Timing Model
[12/22 23:55:28    179s] (cpu=0:00:16.9 mem=1325.5M) ***
[12/22 23:55:28    179s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:55:28    179s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:55:28    179s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:55:29    179s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:55:29    180s] *** Build Virtual Sizing Timing Model
[12/22 23:55:29    180s] (cpu=0:00:17.9 mem=1325.5M) ***
[12/22 23:55:30    180s] No user-set net weight.
[12/22 23:55:30    180s] Net fanout histogram:
[12/22 23:55:30    180s] 2		: 13527 (57.3%) nets
[12/22 23:55:30    180s] 3		: 5325 (22.6%) nets
[12/22 23:55:30    180s] 4     -	14	: 4550 (19.3%) nets
[12/22 23:55:30    180s] 15    -	39	: 168 (0.7%) nets
[12/22 23:55:30    180s] 40    -	79	: 15 (0.1%) nets
[12/22 23:55:30    180s] 80    -	159	: 5 (0.0%) nets
[12/22 23:55:30    180s] 160   -	319	: 0 (0.0%) nets
[12/22 23:55:30    180s] 320   -	639	: 0 (0.0%) nets
[12/22 23:55:30    180s] 640   -	1279	: 0 (0.0%) nets
[12/22 23:55:30    180s] 1280  -	2559	: 0 (0.0%) nets
[12/22 23:55:30    180s] 2560  -	5119	: 1 (0.0%) nets
[12/22 23:55:30    180s] 5120+		: 0 (0.0%) nets
[12/22 23:55:30    180s] no activity file in design. spp won't run.
[12/22 23:55:30    180s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/22 23:55:30    180s] #spOpts: N=180 
[12/22 23:55:30    180s] All LLGs are deleted
[12/22 23:55:30    180s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1328.5M
[12/22 23:55:30    180s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1328.5M
[12/22 23:55:30    180s] #std cell=23739 (0 fixed + 23739 movable) #buf cell=3786 #inv cell=2380 #block=6 (6 floating + 0 preplaced)
[12/22 23:55:30    180s] #ioInst=0 #net=23591 #term=86013 #term/net=3.65, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/22 23:55:30    180s] stdCell: 23739 single + 0 double + 0 multi
[12/22 23:55:30    180s] Total standard cell length = 116.7782 (mm), area = 0.5886 (mm^2)
[12/22 23:55:30    180s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1329.5M
[12/22 23:55:30    180s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1329.5M
[12/22 23:55:30    180s] Core basic site is core_5040
[12/22 23:55:30    180s] SiteArray: non-trimmed site array dimensions = 613 x 4986
[12/22 23:55:30    180s] SiteArray: use 12,554,240 bytes
[12/22 23:55:30    180s] SiteArray: current memory after site array memory allocation 1330.5M
[12/22 23:55:30    180s] SiteArray: FP blocked sites are writable
[12/22 23:55:30    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:55:30    180s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1330.5M
[12/22 23:55:30    180s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1330.5M
[12/22 23:55:30    180s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.150, REAL:0.115, MEM:1330.5M
[12/22 23:55:30    180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.230, REAL:0.198, MEM:1330.5M
[12/22 23:55:30    180s] OPERPROF: Starting pre-place ADS at level 1, MEM:1330.5M
[12/22 23:55:30    180s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1330.5M
[12/22 23:55:30    180s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1330.5M
[12/22 23:55:30    180s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.001, MEM:1331.5M
[12/22 23:55:30    180s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1331.5M
[12/22 23:55:30    180s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1331.5M
[12/22 23:55:30    180s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.004, MEM:1331.5M
[12/22 23:55:30    180s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1331.5M
[12/22 23:55:30    180s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1331.5M
[12/22 23:55:30    180s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.006, MEM:1331.5M
[12/22 23:55:30    180s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.009, MEM:1331.5M
[12/22 23:55:30    180s] ADSU 0.062 -> 0.062. GS 40.320
[12/22 23:55:30    180s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.320, REAL:0.327, MEM:1331.5M
[12/22 23:55:30    180s] Average module density = 0.696.
[12/22 23:55:30    180s] Density for the design = 0.696.
[12/22 23:55:30    180s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
[12/22 23:55:30    180s] Pin Density = 0.02814.
[12/22 23:55:30    180s]             = total # of pins 86013 / total area 3056418.
[12/22 23:55:30    180s] OPERPROF: Starting spMPad at level 1, MEM:1331.5M
[12/22 23:55:30    180s] OPERPROF:   Starting spContextMPad at level 2, MEM:1331.5M
[12/22 23:55:30    180s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1331.5M
[12/22 23:55:30    180s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.003, MEM:1331.5M
[12/22 23:55:30    181s] Initial padding reaches pin density 0.163 for top
[12/22 23:55:30    181s] InitPadU 0.696 -> 0.823 for top
[12/22 23:55:30    181s] Identified 5 spare or floating instances, with no clusters.
[12/22 23:55:31    181s] === lastAutoLevel = 10 
[12/22 23:55:31    181s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1331.5M
[12/22 23:55:31    181s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.080, REAL:0.083, MEM:1334.5M
[12/22 23:55:31    181s] OPERPROF: Starting spInitNetWt at level 1, MEM:1334.5M
[12/22 23:55:31    181s] 0 delay mode for cte enabled initNetWt.
[12/22 23:55:31    181s] no activity file in design. spp won't run.
[12/22 23:55:31    181s] [spp] 0
[12/22 23:55:31    181s] [adp] 0:1:1:3
[12/22 23:55:31    181s] 0 delay mode for cte disabled initNetWt.
[12/22 23:55:31    181s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.240, REAL:0.246, MEM:1334.5M
[12/22 23:55:31    181s] User specified -module_cluster_mode =  0 
[12/22 23:55:31    181s] OPERPROF: Starting npMain at level 1, MEM:1334.5M
[12/22 23:55:32    182s] OPERPROF: Finished npMain at level 1, CPU:0.660, REAL:0.656, MEM:1424.3M
[12/22 23:55:32    182s] Iteration  7: Total net bbox = 5.299e+07 (2.63e+07 2.67e+07)
[12/22 23:55:32    182s]               Est.  stn bbox = 5.767e+07 (2.86e+07 2.91e+07)
[12/22 23:55:32    182s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1424.3M
[12/22 23:55:49    199s] nrCritNet: 2.00% ( 471 / 23591 ) cutoffSlk: -16496.4ps stdDelay: 53.6ps
[12/22 23:55:49    199s] Iteration  8: Total net bbox = 5.299e+07 (2.63e+07 2.67e+07)
[12/22 23:55:49    199s]               Est.  stn bbox = 5.767e+07 (2.86e+07 2.91e+07)
[12/22 23:55:49    199s]               cpu = 0:00:16.9 real = 0:00:17.0 mem = 1439.0M
[12/22 23:55:49    199s] OPERPROF: Starting npMain at level 1, MEM:1439.0M
[12/22 23:55:49    200s] OPERPROF: Finished npMain at level 1, CPU:0.640, REAL:0.645, MEM:1498.6M
[12/22 23:55:49    200s] Iteration  9: Total net bbox = 4.599e+07 (2.54e+07 2.05e+07)
[12/22 23:55:49    200s]               Est.  stn bbox = 5.017e+07 (2.77e+07 2.24e+07)
[12/22 23:55:49    200s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1498.6M
[12/22 23:55:49    200s]  RelinkConst: Total constraint = 3, Relinked 3 constraints . 
[12/22 23:55:50    200s] New Seed Flow: add CPU_wrapper as hinst seed
[12/22 23:55:50    200s] New Seed Flow: add IM1 as hinst seed
[12/22 23:55:50    200s] New Seed Flow: add DM1 as hinst seed
[12/22 23:55:50    200s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/22 23:55:50    200s] MacroPlacer: Reading Data for Block Placer
[12/22 23:55:50    200s] MacroPlacer: total number of seeds contain macros: 3
[12/22 23:55:50    200s] MacroPlacer: total number of seeds:                3
[12/22 23:55:50    200s] MacroPlacer: total number of macros:               6
[12/22 23:55:50    200s] MacroPlacer: total number of clusters:             4
[12/22 23:55:50    200s] MacroPlacer: total number of ios:                  167
[12/22 23:55:50    200s] MacroPlacer: total number of nets:                 819
[12/22 23:55:50    200s] MacroPlacer: total number of keepouts:             0
[12/22 23:55:50    200s] MacroPlacer: total number of fences:               0
[12/22 23:55:50    200s] MacroPlacer: total number of fixed macros:         0
[12/22 23:55:50    200s] MacroPlacer:            805 2-pins nets
[12/22 23:55:50    200s] MacroPlacer:             13 3-pins nets
[12/22 23:55:50    200s] MacroPlacer:              1 4-pins nets
[12/22 23:55:50    200s] MacroPlacer:              0 5-pins nets
[12/22 23:55:50    200s] MacroPlacer: Merging nets.
[12/22 23:55:50    200s] MacroPlacer: total number of merged nets: 28
[12/22 23:55:50    200s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/22 23:55:50    200s] Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
[12/22 23:55:50    200s] MacroPlacer: Finished data reading for Block Placer
[12/22 23:55:51    201s] ... in Multi-Level Module Mode...
[12/22 23:55:51    201s] Start generating contour.
[12/22 23:55:51    201s] Completed data preparation.
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] ================== Start to Place This Module ===============
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] ==== Design Information ====
[12/22 23:55:51    201s] Core site: (35340, 35280) - (3126660, 3124800)
[12/22 23:55:51    201s] Num of Blocks 6 (M: 6, F: 0, O: 0)
[12/22 23:55:51    201s] ...
[12/22 23:55:51    201s] Calling Macro Packer
[12/22 23:55:51    201s] ...
[12/22 23:55:51    201s] 	 Packing whole design.
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] == Macro Placement Stage 0 (5)==
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] == Macro Placement Stage 0 (2)==
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] == Macro Placement Stage 1 (2)==
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] ---Place failed!
[12/22 23:55:51    201s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1530.6M, mem_delta = 0.0M) ***
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] == Macro Placement Stage 2 (1)==
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] ---Place failed!
[12/22 23:55:51    201s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1530.6M, mem_delta = 0.0M) ***
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] == Macro Placement Stage 0 (7)==
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] ---Place failed!
[12/22 23:55:51    201s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1530.6M, mem_delta = 0.0M) ***
[12/22 23:55:51    201s]  Calling Refine Macro to legalize non-constrained macros ...
[12/22 23:55:51    201s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/22 23:55:51    201s] MacroPlacer: fixing overlap at ( 1958.3130  717.1460 ).
[12/22 23:55:51    201s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/22 23:55:51    201s] MacroPlacer:  number of overlaps: 14
[12/22 23:55:51    201s] ...
[12/22 23:55:51    201s] MacroPlacer: End Search and Repair.
[12/22 23:55:51    201s] MacroPlacer: Start final net length optimize.
[12/22 23:55:51    201s] MacroPlacer: Finished final net length optimize.
[12/22 23:55:51    201s] MacroPlacer: incr step:1   weightedSeedWireLength: 1064217068
[12/22 23:55:51    201s] MacroPlacer: Program completes.
[12/22 23:55:51    201s] Num of placed blocks:   0 / 6
[12/22 23:55:51    201s] Num of unplaced blocks: 6
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] ================== Done Placing This Module ===============
[12/22 23:55:51    201s] Placing Macro with -bp mode 6.
[12/22 23:55:51    201s] *** Done refineMacro, (cpu = 0:00:01.0, mem = 1530.6M, mem_delta = 32.0M) ***
[12/22 23:55:51    201s] $$$$ RefineAll Successacros
[12/22 23:55:51    201s] Iteration 10: Total net bbox = 4.637e+07 (2.58e+07 2.06e+07)
[12/22 23:55:51    201s]               Est.  stn bbox = 5.056e+07 (2.81e+07 2.25e+07)
[12/22 23:55:51    201s]               cpu = 0:00:20.1 real = 0:00:20.0 mem = 1530.6M
[12/22 23:55:51    201s] *** cost = 4.637e+07 (2.58e+07 2.06e+07) (cpu for global=0:00:20.1) real=464367:55:51***
[12/22 23:55:51    201s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1530.6M
[12/22 23:55:51    201s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1530.6M
[12/22 23:55:51    201s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/22 23:55:51    201s] Core Placement runtime cpu: 0:00:01.3 real: 0:00:01.0
[12/22 23:55:51    201s] *** Free Virtual Timing Model ...(mem=1530.6M)
[12/22 23:55:51    201s] checkFence: found no fence violation.
[12/22 23:55:51    201s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:55:51    201s] Checking routing tracks.....
[12/22 23:55:51    201s] Checking other grids.....
[12/22 23:55:51    201s] Checking FINFET Grid is on Manufacture Grid.....
[12/22 23:55:51    201s] Checking core/die box is on Grid.....
[12/22 23:55:51    201s] Checking snap rule ......
[12/22 23:55:51    201s] Checking Row is on grid......
[12/22 23:55:51    201s] Checking AreaIO row.....
[12/22 23:55:51    201s] Checking row out of die ...
[12/22 23:55:51    201s] Checking routing blockage.....
[12/22 23:55:51    201s] Checking components.....
[12/22 23:55:51    201s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:55:51    201s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:55:51    201s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:55:51    201s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:55:51    201s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:55:51    201s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:55:51    201s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:55:51    201s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:55:51    201s] Checking IO Pads out of die...
[12/22 23:55:51    201s] Checking constraints (guide/region/fence).....
[12/22 23:55:51    201s] Checking groups.....
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] Checking Preroutes.....
[12/22 23:55:51    201s] No. of regular pre-routes not on tracks : 0 
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] Reporting Utilizations.....
[12/22 23:55:51    201s] 
[12/22 23:55:51    201s] Core utilization  = 69.603547
[12/22 23:55:51    201s] Effective Utilizations
[12/22 23:55:51    201s] #spOpts: N=180 
[12/22 23:55:51    201s] All LLGs are deleted
[12/22 23:55:51    201s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1516.0M
[12/22 23:55:51    201s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1516.0M
[12/22 23:55:52    201s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1516.0M
[12/22 23:55:52    201s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1516.0M
[12/22 23:55:52    201s] Core basic site is core_5040
[12/22 23:55:52    201s] Fast DP-INIT is on for default
[12/22 23:55:52    202s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:55:52    202s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.130, REAL:0.108, MEM:1516.0M
[12/22 23:55:52    202s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.135, MEM:1516.0M
[12/22 23:55:52    202s] Average module density = 0.696.
[12/22 23:55:52    202s] Density for the design = 0.696.
[12/22 23:55:52    202s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
[12/22 23:55:52    202s] Pin Density = 0.02844.
[12/22 23:55:52    202s]             = total # of pins 86914 / total area 3056418.
[12/22 23:55:52    202s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1516.0M
[12/22 23:55:52    202s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1516.0M
[12/22 23:55:52    202s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:55:52    202s] 
[12/22 23:55:52    202s] *** Summary of all messages that are not suppressed in this session:
[12/22 23:55:52    202s] Severity  ID               Count  Summary                                  
[12/22 23:55:52    202s] WARNING   IMPFP-10013          8  Halo should be created around block %s a...
[12/22 23:55:52    202s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/22 23:55:52    202s] *** Message Summary: 12 warning(s), 0 error(s)
[12/22 23:55:52    202s] 
[12/22 23:56:10    206s] <CMD> ::mp::clearAllSeed
[12/22 23:56:10    206s] <CMD> setPlanDesignMode -effort high -incremental true -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/22 23:56:10    206s] <CMD> planDesign
[12/22 23:56:10    206s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/22 23:56:10    206s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1368.0M
[12/22 23:56:10    206s] Deleted 0 physical inst  (cell - / prefix -).
[12/22 23:56:10    206s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1368.0M
[12/22 23:56:10    206s] ***** New seed flow = 1. *****  
[12/22 23:56:10    206s] Auto Seed: CPU_wrapper
[12/22 23:56:10    206s] Auto Seed: IM1
[12/22 23:56:10    206s] Auto Seed: DM1
[12/22 23:56:10    206s] Auto Macro Seed: DM1
[12/22 23:56:10    206s] Auto Macro Seed: IM1
[12/22 23:56:10    206s] Ignore PD Guides: numIgnoredGuide = 0 
[12/22 23:56:10    206s] INFO: #ExclusiveGroups=0
[12/22 23:56:10    206s] INFO: There are no Exclusive Groups.
[12/22 23:56:10    206s] *** Starting "NanoPlace(TM) placement v#2 (mem=1368.0M)" ...
[12/22 23:56:26    222s] *** Build Buffered Sizing Timing Model
[12/22 23:56:26    222s] (cpu=0:00:16.2 mem=1368.0M) ***
[12/22 23:56:26    222s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:56:26    222s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:56:26    222s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:56:26    222s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:56:27    223s] *** Build Virtual Sizing Timing Model
[12/22 23:56:27    223s] (cpu=0:00:17.1 mem=1368.0M) ***
[12/22 23:56:27    223s] No user-set net weight.
[12/22 23:56:27    223s] Net fanout histogram:
[12/22 23:56:27    223s] 2		: 13527 (57.3%) nets
[12/22 23:56:27    223s] 3		: 5325 (22.6%) nets
[12/22 23:56:27    223s] 4     -	14	: 4550 (19.3%) nets
[12/22 23:56:27    223s] 15    -	39	: 168 (0.7%) nets
[12/22 23:56:27    223s] 40    -	79	: 15 (0.1%) nets
[12/22 23:56:27    223s] 80    -	159	: 5 (0.0%) nets
[12/22 23:56:27    223s] 160   -	319	: 0 (0.0%) nets
[12/22 23:56:27    223s] 320   -	639	: 0 (0.0%) nets
[12/22 23:56:27    223s] 640   -	1279	: 0 (0.0%) nets
[12/22 23:56:27    223s] 1280  -	2559	: 0 (0.0%) nets
[12/22 23:56:27    223s] 2560  -	5119	: 1 (0.0%) nets
[12/22 23:56:27    223s] 5120+		: 0 (0.0%) nets
[12/22 23:56:27    223s] no activity file in design. spp won't run.
[12/22 23:56:27    223s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/22 23:56:27    223s] #spOpts: N=180 
[12/22 23:56:27    223s] All LLGs are deleted
[12/22 23:56:27    223s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1368.0M
[12/22 23:56:27    223s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1368.0M
[12/22 23:56:27    223s] #std cell=23739 (0 fixed + 23739 movable) #buf cell=3786 #inv cell=2380 #block=6 (6 floating + 0 preplaced)
[12/22 23:56:27    223s] #ioInst=0 #net=23591 #term=86013 #term/net=3.65, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/22 23:56:27    223s] stdCell: 23739 single + 0 double + 0 multi
[12/22 23:56:27    223s] Total standard cell length = 116.7782 (mm), area = 0.5886 (mm^2)
[12/22 23:56:27    223s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1368.0M
[12/22 23:56:27    223s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1368.0M
[12/22 23:56:27    223s] Core basic site is core_5040
[12/22 23:56:27    223s] SiteArray: non-trimmed site array dimensions = 613 x 4986
[12/22 23:56:27    223s] SiteArray: use 12,554,240 bytes
[12/22 23:56:27    223s] SiteArray: current memory after site array memory allocation 1368.0M
[12/22 23:56:27    223s] SiteArray: FP blocked sites are writable
[12/22 23:56:27    223s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:56:27    223s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1368.0M
[12/22 23:56:27    223s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1368.0M
[12/22 23:56:27    223s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.130, REAL:0.096, MEM:1368.0M
[12/22 23:56:27    223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.176, MEM:1368.0M
[12/22 23:56:27    223s] OPERPROF: Starting pre-place ADS at level 1, MEM:1368.0M
[12/22 23:56:28    223s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1368.0M
[12/22 23:56:28    223s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1368.0M
[12/22 23:56:28    223s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.001, MEM:1368.0M
[12/22 23:56:28    223s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1368.0M
[12/22 23:56:28    223s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1368.0M
[12/22 23:56:28    223s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.003, MEM:1368.0M
[12/22 23:56:28    223s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1368.0M
[12/22 23:56:28    223s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1368.0M
[12/22 23:56:28    223s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.005, MEM:1368.0M
[12/22 23:56:28    223s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.008, MEM:1368.0M
[12/22 23:56:28    224s] ADSU 0.062 -> 0.062. GS 40.320
[12/22 23:56:28    224s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.310, REAL:0.315, MEM:1368.0M
[12/22 23:56:28    224s] Average module density = 0.696.
[12/22 23:56:28    224s] Density for the design = 0.696.
[12/22 23:56:28    224s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
[12/22 23:56:28    224s] Pin Density = 0.02814.
[12/22 23:56:28    224s]             = total # of pins 86013 / total area 3056418.
[12/22 23:56:28    224s] OPERPROF: Starting spMPad at level 1, MEM:1368.0M
[12/22 23:56:28    224s] OPERPROF:   Starting spContextMPad at level 2, MEM:1368.0M
[12/22 23:56:28    224s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1368.0M
[12/22 23:56:28    224s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.003, MEM:1368.0M
[12/22 23:56:28    224s] Initial padding reaches pin density 0.163 for top
[12/22 23:56:28    224s] InitPadU 0.696 -> 0.823 for top
[12/22 23:56:28    224s] Identified 5 spare or floating instances, with no clusters.
[12/22 23:56:28    224s] === lastAutoLevel = 10 
[12/22 23:56:28    224s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1368.0M
[12/22 23:56:28    224s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.080, REAL:0.085, MEM:1368.0M
[12/22 23:56:28    224s] OPERPROF: Starting spInitNetWt at level 1, MEM:1368.0M
[12/22 23:56:28    224s] 0 delay mode for cte enabled initNetWt.
[12/22 23:56:28    224s] no activity file in design. spp won't run.
[12/22 23:56:28    224s] [spp] 0
[12/22 23:56:28    224s] [adp] 0:1:1:3
[12/22 23:56:28    224s] 0 delay mode for cte disabled initNetWt.
[12/22 23:56:28    224s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.190, REAL:0.189, MEM:1368.0M
[12/22 23:56:29    224s] User specified -module_cluster_mode =  0 
[12/22 23:56:29    224s] OPERPROF: Starting npMain at level 1, MEM:1368.0M
[12/22 23:56:29    225s] OPERPROF: Finished npMain at level 1, CPU:0.640, REAL:0.639, MEM:1429.7M
[12/22 23:56:29    225s] Iteration  7: Total net bbox = 5.304e+07 (2.62e+07 2.68e+07)
[12/22 23:56:29    225s]               Est.  stn bbox = 5.771e+07 (2.86e+07 2.92e+07)
[12/22 23:56:29    225s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1429.7M
[12/22 23:56:46    242s] nrCritNet: 1.98% ( 466 / 23591 ) cutoffSlk: -16478.1ps stdDelay: 53.6ps
[12/22 23:56:46    242s] Iteration  8: Total net bbox = 5.304e+07 (2.62e+07 2.68e+07)
[12/22 23:56:46    242s]               Est.  stn bbox = 5.771e+07 (2.86e+07 2.92e+07)
[12/22 23:56:46    242s]               cpu = 0:00:16.7 real = 0:00:17.0 mem = 1444.3M
[12/22 23:56:46    242s] OPERPROF: Starting npMain at level 1, MEM:1444.3M
[12/22 23:56:47    243s] OPERPROF: Finished npMain at level 1, CPU:0.640, REAL:0.640, MEM:1501.9M
[12/22 23:56:47    243s] Iteration  9: Total net bbox = 4.603e+07 (2.54e+07 2.06e+07)
[12/22 23:56:47    243s]               Est.  stn bbox = 5.021e+07 (2.77e+07 2.25e+07)
[12/22 23:56:47    243s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1501.9M
[12/22 23:56:47    243s]  RelinkConst: Total constraint = 3, Relinked 3 constraints . 
[12/22 23:56:47    243s] New Seed Flow: add CPU_wrapper as hinst seed
[12/22 23:56:47    243s] New Seed Flow: add IM1 as hinst seed
[12/22 23:56:47    243s] New Seed Flow: add DM1 as hinst seed
[12/22 23:56:47    243s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/22 23:56:47    243s] MacroPlacer: Reading Data for Block Placer
[12/22 23:56:47    243s] MacroPlacer: total number of seeds contain macros: 3
[12/22 23:56:47    243s] MacroPlacer: total number of seeds:                3
[12/22 23:56:47    243s] MacroPlacer: total number of macros:               6
[12/22 23:56:47    243s] MacroPlacer: total number of clusters:             4
[12/22 23:56:47    243s] MacroPlacer: total number of ios:                  167
[12/22 23:56:47    243s] MacroPlacer: total number of nets:                 819
[12/22 23:56:47    243s] MacroPlacer: total number of keepouts:             0
[12/22 23:56:47    243s] MacroPlacer: total number of fences:               0
[12/22 23:56:47    243s] MacroPlacer: total number of fixed macros:         0
[12/22 23:56:47    243s] MacroPlacer:            805 2-pins nets
[12/22 23:56:47    243s] MacroPlacer:             13 3-pins nets
[12/22 23:56:47    243s] MacroPlacer:              1 4-pins nets
[12/22 23:56:47    243s] MacroPlacer:              0 5-pins nets
[12/22 23:56:47    243s] MacroPlacer: Merging nets.
[12/22 23:56:47    243s] MacroPlacer: total number of merged nets: 28
[12/22 23:56:47    243s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/22 23:56:47    243s] Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
[12/22 23:56:47    243s] MacroPlacer: Finished data reading for Block Placer
[12/22 23:56:48    244s] ... in Multi-Level Module Mode...
[12/22 23:56:48    244s] Start generating contour.
[12/22 23:56:48    244s] Completed data preparation.
[12/22 23:56:48    244s] 
[12/22 23:56:48    244s] ================== Start to Place This Module ===============
[12/22 23:56:48    244s] 
[12/22 23:56:48    244s] ==== Design Information ====
[12/22 23:56:48    244s] Core site: (35340, 35280) - (3126660, 3124800)
[12/22 23:56:48    244s] Num of Blocks 6 (M: 6, F: 0, O: 0)
[12/22 23:56:48    244s] ...
[12/22 23:56:48    244s] Calling Macro Packer
[12/22 23:56:48    244s] ...
[12/22 23:56:48    244s] 	 Packing whole design.
[12/22 23:56:48    244s] 
[12/22 23:56:48    244s] == Macro Placement Stage 0 (5)==
[12/22 23:56:48    244s] 
[12/22 23:56:48    244s] == Macro Placement Stage 0 (2)==
[12/22 23:56:48    244s] 
[12/22 23:56:48    244s] == Macro Placement Stage 1 (2)==
[12/22 23:56:48    244s] 
[12/22 23:56:48    244s] ---Place failed!
[12/22 23:56:48    244s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1533.9M, mem_delta = 0.0M) ***
[12/22 23:56:48    244s] 
[12/22 23:56:48    244s] == Macro Placement Stage 2 (1)==
[12/22 23:56:48    244s] 
[12/22 23:56:48    244s] ---Place failed!
[12/22 23:56:48    244s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1533.9M, mem_delta = 0.0M) ***
[12/22 23:56:48    244s] 
[12/22 23:56:48    244s] == Macro Placement Stage 0 (7)==
[12/22 23:56:48    244s] 
[12/22 23:56:48    244s] ---Place failed!
[12/22 23:56:48    244s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1533.9M, mem_delta = 0.0M) ***
[12/22 23:56:48    244s]  Calling Refine Macro to legalize non-constrained macros ...
[12/22 23:56:48    244s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/22 23:56:48    244s] MacroPlacer: fixing overlap at ( 1723.1130 2605.0460 ).
[12/22 23:56:48    244s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/22 23:56:48    244s] MacroPlacer:  number of overlaps: 14
[12/22 23:56:48    244s] ...
[12/22 23:56:48    244s] MacroPlacer: End Search and Repair.
[12/22 23:56:48    244s] MacroPlacer: Start final net length optimize.
[12/22 23:56:48    244s] MacroPlacer: Finished final net length optimize.
[12/22 23:56:48    244s] MacroPlacer: incr step:1   weightedSeedWireLength: 1064217068
[12/22 23:56:48    244s] MacroPlacer: Program completes.
[12/22 23:56:48    244s] Num of placed blocks:   0 / 6
[12/22 23:56:48    244s] Num of unplaced blocks: 6
[12/22 23:56:48    244s] 
[12/22 23:56:48    244s] ================== Done Placing This Module ===============
[12/22 23:56:48    244s] Placing Macro with -bp mode 6.
[12/22 23:56:48    244s] *** Done refineMacro, (cpu = 0:00:01.0, mem = 1533.9M, mem_delta = 32.0M) ***
[12/22 23:56:48    244s] $$$$ RefineAll Successacros
[12/22 23:56:48    244s] Iteration 10: Total net bbox = 4.637e+07 (2.58e+07 2.06e+07)
[12/22 23:56:48    244s]               Est.  stn bbox = 5.056e+07 (2.81e+07 2.25e+07)
[12/22 23:56:48    244s]               cpu = 0:00:19.7 real = 0:00:20.0 mem = 1533.9M
[12/22 23:56:48    244s] *** cost = 4.637e+07 (2.58e+07 2.06e+07) (cpu for global=0:00:19.7) real=464367:56:48***
[12/22 23:56:48    244s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1533.9M
[12/22 23:56:48    244s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1533.9M
[12/22 23:56:48    244s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/22 23:56:48    244s] Core Placement runtime cpu: 0:00:01.3 real: 0:00:01.0
[12/22 23:56:48    244s] *** Free Virtual Timing Model ...(mem=1533.9M)
[12/22 23:56:49    244s] checkFence: found no fence violation.
[12/22 23:56:49    244s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:56:49    244s] Checking routing tracks.....
[12/22 23:56:49    244s] Checking other grids.....
[12/22 23:56:49    244s] Checking FINFET Grid is on Manufacture Grid.....
[12/22 23:56:49    244s] Checking core/die box is on Grid.....
[12/22 23:56:49    244s] Checking snap rule ......
[12/22 23:56:49    244s] Checking Row is on grid......
[12/22 23:56:49    244s] Checking AreaIO row.....
[12/22 23:56:49    244s] Checking row out of die ...
[12/22 23:56:49    244s] Checking routing blockage.....
[12/22 23:56:49    244s] Checking components.....
[12/22 23:56:49    244s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:56:49    244s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:56:49    244s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:56:49    244s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:56:49    244s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:56:49    244s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:56:49    244s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:56:49    244s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:56:49    244s] Checking IO Pads out of die...
[12/22 23:56:49    244s] Checking constraints (guide/region/fence).....
[12/22 23:56:49    244s] Checking groups.....
[12/22 23:56:49    244s] 
[12/22 23:56:49    244s] Checking Preroutes.....
[12/22 23:56:49    244s] No. of regular pre-routes not on tracks : 0 
[12/22 23:56:49    244s] 
[12/22 23:56:49    244s] Reporting Utilizations.....
[12/22 23:56:49    244s] 
[12/22 23:56:49    244s] Core utilization  = 69.603547
[12/22 23:56:49    244s] Effective Utilizations
[12/22 23:56:49    244s] #spOpts: N=180 
[12/22 23:56:49    244s] All LLGs are deleted
[12/22 23:56:49    244s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1519.3M
[12/22 23:56:49    244s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1519.3M
[12/22 23:56:49    244s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1519.3M
[12/22 23:56:49    244s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1519.3M
[12/22 23:56:49    244s] Core basic site is core_5040
[12/22 23:56:49    244s] Fast DP-INIT is on for default
[12/22 23:56:49    244s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:56:49    244s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.106, MEM:1519.3M
[12/22 23:56:49    244s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.132, MEM:1519.3M
[12/22 23:56:49    245s] Average module density = 0.696.
[12/22 23:56:49    245s] Density for the design = 0.696.
[12/22 23:56:49    245s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
[12/22 23:56:49    245s] Pin Density = 0.02844.
[12/22 23:56:49    245s]             = total # of pins 86914 / total area 3056418.
[12/22 23:56:49    245s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1519.3M
[12/22 23:56:49    245s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1519.3M
[12/22 23:56:49    245s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:56:49    245s] 
[12/22 23:56:49    245s] *** Summary of all messages that are not suppressed in this session:
[12/22 23:56:49    245s] Severity  ID               Count  Summary                                  
[12/22 23:56:49    245s] WARNING   IMPFP-10013          8  Halo should be created around block %s a...
[12/22 23:56:49    245s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/22 23:56:49    245s] *** Message Summary: 12 warning(s), 0 error(s)
[12/22 23:56:49    245s] 
[12/22 23:56:56    246s] <CMD> ::mp::clearAllSeed
[12/22 23:56:56    246s] <CMD> setPlanDesignMode -effort high -incremental true -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/22 23:56:56    246s] <CMD> planDesign
[12/22 23:56:56    246s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/22 23:56:57    247s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1415.3M
[12/22 23:56:57    247s] Deleted 0 physical inst  (cell - / prefix -).
[12/22 23:56:57    247s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1415.3M
[12/22 23:56:57    247s] ***** New seed flow = 1. *****  
[12/22 23:56:57    247s] Auto Seed: CPU_wrapper
[12/22 23:56:57    247s] Auto Seed: IM1
[12/22 23:56:57    247s] Auto Seed: DM1
[12/22 23:56:57    247s] Auto Macro Seed: DM1
[12/22 23:56:57    247s] Auto Macro Seed: IM1
[12/22 23:56:57    247s] Ignore PD Guides: numIgnoredGuide = 0 
[12/22 23:56:57    247s] INFO: #ExclusiveGroups=0
[12/22 23:56:57    247s] INFO: There are no Exclusive Groups.
[12/22 23:56:57    247s] *** Starting "NanoPlace(TM) placement v#2 (mem=1415.3M)" ...
[12/22 23:57:13    263s] *** Build Buffered Sizing Timing Model
[12/22 23:57:13    263s] (cpu=0:00:16.1 mem=1415.3M) ***
[12/22 23:57:13    263s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:57:13    263s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:57:13    263s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:57:13    263s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/22 23:57:14    264s] *** Build Virtual Sizing Timing Model
[12/22 23:57:14    264s] (cpu=0:00:17.0 mem=1415.3M) ***
[12/22 23:57:14    264s] No user-set net weight.
[12/22 23:57:14    264s] Net fanout histogram:
[12/22 23:57:14    264s] 2		: 13527 (57.3%) nets
[12/22 23:57:14    264s] 3		: 5325 (22.6%) nets
[12/22 23:57:14    264s] 4     -	14	: 4550 (19.3%) nets
[12/22 23:57:14    264s] 15    -	39	: 168 (0.7%) nets
[12/22 23:57:14    264s] 40    -	79	: 15 (0.1%) nets
[12/22 23:57:14    264s] 80    -	159	: 5 (0.0%) nets
[12/22 23:57:14    264s] 160   -	319	: 0 (0.0%) nets
[12/22 23:57:14    264s] 320   -	639	: 0 (0.0%) nets
[12/22 23:57:14    264s] 640   -	1279	: 0 (0.0%) nets
[12/22 23:57:14    264s] 1280  -	2559	: 0 (0.0%) nets
[12/22 23:57:14    264s] 2560  -	5119	: 1 (0.0%) nets
[12/22 23:57:14    264s] 5120+		: 0 (0.0%) nets
[12/22 23:57:14    264s] no activity file in design. spp won't run.
[12/22 23:57:14    264s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/22 23:57:14    264s] #spOpts: N=180 
[12/22 23:57:14    264s] All LLGs are deleted
[12/22 23:57:14    264s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1415.3M
[12/22 23:57:14    264s] #std cell=23739 (0 fixed + 23739 movable) #buf cell=3786 #inv cell=2380 #block=6 (6 floating + 0 preplaced)
[12/22 23:57:14    264s] #ioInst=0 #net=23591 #term=86013 #term/net=3.65, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/22 23:57:14    264s] stdCell: 23739 single + 0 double + 0 multi
[12/22 23:57:14    264s] Total standard cell length = 116.7782 (mm), area = 0.5886 (mm^2)
[12/22 23:57:14    264s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1415.3M
[12/22 23:57:14    264s] Core basic site is core_5040
[12/22 23:57:14    264s] SiteArray: non-trimmed site array dimensions = 613 x 4986
[12/22 23:57:14    264s] SiteArray: use 12,554,240 bytes
[12/22 23:57:14    264s] SiteArray: current memory after site array memory allocation 1415.3M
[12/22 23:57:14    264s] SiteArray: FP blocked sites are writable
[12/22 23:57:14    264s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:57:14    264s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.140, REAL:0.113, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.230, REAL:0.196, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF: Starting pre-place ADS at level 1, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.001, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.004, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.005, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.009, MEM:1415.3M
[12/22 23:57:14    264s] ADSU 0.062 -> 0.062. GS 40.320
[12/22 23:57:14    264s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.320, REAL:0.317, MEM:1415.3M
[12/22 23:57:14    264s] Average module density = 0.696.
[12/22 23:57:14    264s] Density for the design = 0.696.
[12/22 23:57:14    264s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
[12/22 23:57:14    264s] Pin Density = 0.02814.
[12/22 23:57:14    264s]             = total # of pins 86013 / total area 3056418.
[12/22 23:57:14    264s] OPERPROF: Starting spMPad at level 1, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:   Starting spContextMPad at level 2, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1415.3M
[12/22 23:57:14    264s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.003, MEM:1415.3M
[12/22 23:57:15    265s] Initial padding reaches pin density 0.163 for top
[12/22 23:57:15    265s] InitPadU 0.696 -> 0.823 for top
[12/22 23:57:15    265s] Identified 5 spare or floating instances, with no clusters.
[12/22 23:57:15    265s] === lastAutoLevel = 10 
[12/22 23:57:15    265s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1415.3M
[12/22 23:57:15    265s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.090, REAL:0.085, MEM:1415.3M
[12/22 23:57:15    265s] OPERPROF: Starting spInitNetWt at level 1, MEM:1415.3M
[12/22 23:57:15    265s] 0 delay mode for cte enabled initNetWt.
[12/22 23:57:15    265s] no activity file in design. spp won't run.
[12/22 23:57:15    265s] [spp] 0
[12/22 23:57:15    265s] [adp] 0:1:1:3
[12/22 23:57:15    265s] 0 delay mode for cte disabled initNetWt.
[12/22 23:57:15    265s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.190, REAL:0.190, MEM:1415.3M
[12/22 23:57:15    265s] User specified -module_cluster_mode =  0 
[12/22 23:57:15    265s] OPERPROF: Starting npMain at level 1, MEM:1415.3M
[12/22 23:57:16    266s] OPERPROF: Finished npMain at level 1, CPU:0.660, REAL:0.647, MEM:1431.0M
[12/22 23:57:16    266s] Iteration  7: Total net bbox = 5.304e+07 (2.62e+07 2.68e+07)
[12/22 23:57:16    266s]               Est.  stn bbox = 5.771e+07 (2.86e+07 2.92e+07)
[12/22 23:57:16    266s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1431.0M
[12/22 23:57:33    283s] nrCritNet: 1.98% ( 466 / 23591 ) cutoffSlk: -16478.1ps stdDelay: 53.6ps
[12/22 23:57:33    283s] Iteration  8: Total net bbox = 5.304e+07 (2.62e+07 2.68e+07)
[12/22 23:57:33    283s]               Est.  stn bbox = 5.771e+07 (2.86e+07 2.92e+07)
[12/22 23:57:33    283s]               cpu = 0:00:17.1 real = 0:00:17.0 mem = 1445.7M
[12/22 23:57:33    283s] OPERPROF: Starting npMain at level 1, MEM:1445.7M
[12/22 23:57:34    284s] OPERPROF: Finished npMain at level 1, CPU:0.670, REAL:0.673, MEM:1504.3M
[12/22 23:57:34    284s] Iteration  9: Total net bbox = 4.603e+07 (2.54e+07 2.06e+07)
[12/22 23:57:34    284s]               Est.  stn bbox = 5.021e+07 (2.77e+07 2.25e+07)
[12/22 23:57:34    284s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1504.3M
[12/22 23:57:34    284s]  RelinkConst: Total constraint = 3, Relinked 3 constraints . 
[12/22 23:57:34    284s] New Seed Flow: add CPU_wrapper as hinst seed
[12/22 23:57:34    284s] New Seed Flow: add IM1 as hinst seed
[12/22 23:57:34    284s] New Seed Flow: add DM1 as hinst seed
[12/22 23:57:34    284s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/22 23:57:34    284s] MacroPlacer: Reading Data for Block Placer
[12/22 23:57:34    284s] MacroPlacer: total number of seeds contain macros: 3
[12/22 23:57:34    284s] MacroPlacer: total number of seeds:                3
[12/22 23:57:34    284s] MacroPlacer: total number of macros:               6
[12/22 23:57:34    284s] MacroPlacer: total number of clusters:             4
[12/22 23:57:34    284s] MacroPlacer: total number of ios:                  167
[12/22 23:57:34    284s] MacroPlacer: total number of nets:                 819
[12/22 23:57:34    284s] MacroPlacer: total number of keepouts:             0
[12/22 23:57:34    284s] MacroPlacer: total number of fences:               0
[12/22 23:57:34    284s] MacroPlacer: total number of fixed macros:         0
[12/22 23:57:34    284s] MacroPlacer:            805 2-pins nets
[12/22 23:57:34    284s] MacroPlacer:             13 3-pins nets
[12/22 23:57:34    284s] MacroPlacer:              1 4-pins nets
[12/22 23:57:34    284s] MacroPlacer:              0 5-pins nets
[12/22 23:57:34    284s] MacroPlacer: Merging nets.
[12/22 23:57:34    284s] MacroPlacer: total number of merged nets: 28
[12/22 23:57:34    284s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/22 23:57:34    284s] Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
[12/22 23:57:34    284s] MacroPlacer: Finished data reading for Block Placer
[12/22 23:57:35    285s] ... in Multi-Level Module Mode...
[12/22 23:57:35    285s] Start generating contour.
[12/22 23:57:35    285s] Completed data preparation.
[12/22 23:57:35    285s] 
[12/22 23:57:35    285s] ================== Start to Place This Module ===============
[12/22 23:57:35    285s] 
[12/22 23:57:35    285s] ==== Design Information ====
[12/22 23:57:35    285s] Core site: (35340, 35280) - (3126660, 3124800)
[12/22 23:57:35    285s] Num of Blocks 6 (M: 6, F: 0, O: 0)
[12/22 23:57:35    285s] ...
[12/22 23:57:35    285s] Calling Macro Packer
[12/22 23:57:35    285s] ...
[12/22 23:57:35    285s] 	 Packing whole design.
[12/22 23:57:35    285s] 
[12/22 23:57:35    285s] == Macro Placement Stage 0 (5)==
[12/22 23:57:35    285s] 
[12/22 23:57:35    285s] == Macro Placement Stage 0 (2)==
[12/22 23:57:35    285s] 
[12/22 23:57:35    285s] == Macro Placement Stage 1 (2)==
[12/22 23:57:35    285s] 
[12/22 23:57:35    285s] ---Place failed!
[12/22 23:57:35    285s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1536.3M, mem_delta = 0.0M) ***
[12/22 23:57:35    285s] 
[12/22 23:57:35    285s] == Macro Placement Stage 2 (1)==
[12/22 23:57:35    285s] 
[12/22 23:57:35    285s] ---Place failed!
[12/22 23:57:35    285s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1536.3M, mem_delta = 0.0M) ***
[12/22 23:57:35    285s] 
[12/22 23:57:35    285s] == Macro Placement Stage 0 (7)==
[12/22 23:57:35    285s] 
[12/22 23:57:35    285s] ---Place failed!
[12/22 23:57:35    285s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1536.3M, mem_delta = 0.0M) ***
[12/22 23:57:35    285s]  Calling Refine Macro to legalize non-constrained macros ...
[12/22 23:57:35    285s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/22 23:57:35    285s] MacroPlacer: fixing overlap at ( 1723.1130 2605.0460 ).
[12/22 23:57:35    285s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/22 23:57:35    285s] MacroPlacer:  number of overlaps: 14
[12/22 23:57:35    285s] ...
[12/22 23:57:35    285s] MacroPlacer: End Search and Repair.
[12/22 23:57:35    285s] MacroPlacer: Start final net length optimize.
[12/22 23:57:35    285s] MacroPlacer: Finished final net length optimize.
[12/22 23:57:35    285s] MacroPlacer: incr step:1   weightedSeedWireLength: 1064217068
[12/22 23:57:35    285s] MacroPlacer: Program completes.
[12/22 23:57:35    285s] Num of placed blocks:   0 / 6
[12/22 23:57:35    285s] Num of unplaced blocks: 6
[12/22 23:57:35    285s] 
[12/22 23:57:35    285s] ================== Done Placing This Module ===============
[12/22 23:57:35    285s] Placing Macro with -bp mode 6.
[12/22 23:57:35    285s] *** Done refineMacro, (cpu = 0:00:01.0, mem = 1536.3M, mem_delta = 32.0M) ***
[12/22 23:57:35    285s] $$$$ RefineAll Successacros
[12/22 23:57:35    285s] Iteration 10: Total net bbox = 4.637e+07 (2.58e+07 2.06e+07)
[12/22 23:57:35    285s]               Est.  stn bbox = 5.056e+07 (2.81e+07 2.25e+07)
[12/22 23:57:35    285s]               cpu = 0:00:20.1 real = 0:00:20.0 mem = 1536.3M
[12/22 23:57:35    285s] *** cost = 4.637e+07 (2.58e+07 2.06e+07) (cpu for global=0:00:20.1) real=464367:57:35***
[12/22 23:57:35    285s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1536.3M
[12/22 23:57:35    285s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1536.3M
[12/22 23:57:35    285s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/22 23:57:35    285s] Core Placement runtime cpu: 0:00:01.3 real: 0:00:02.0
[12/22 23:57:35    285s] *** Free Virtual Timing Model ...(mem=1536.3M)
[12/22 23:57:35    285s] checkFence: found no fence violation.
[12/22 23:57:36    285s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:57:36    285s] Checking routing tracks.....
[12/22 23:57:36    285s] Checking other grids.....
[12/22 23:57:36    285s] Checking FINFET Grid is on Manufacture Grid.....
[12/22 23:57:36    285s] Checking core/die box is on Grid.....
[12/22 23:57:36    285s] Checking snap rule ......
[12/22 23:57:36    285s] Checking Row is on grid......
[12/22 23:57:36    285s] Checking AreaIO row.....
[12/22 23:57:36    285s] Checking row out of die ...
[12/22 23:57:36    285s] Checking routing blockage.....
[12/22 23:57:36    285s] Checking components.....
[12/22 23:57:36    285s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:57:36    285s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:57:36    285s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:57:36    285s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/22 23:57:36    285s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:57:36    285s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:57:36    285s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:57:36    285s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/22 23:57:36    285s] Checking IO Pads out of die...
[12/22 23:57:36    285s] Checking constraints (guide/region/fence).....
[12/22 23:57:36    285s] Checking groups.....
[12/22 23:57:36    285s] 
[12/22 23:57:36    285s] Checking Preroutes.....
[12/22 23:57:36    285s] No. of regular pre-routes not on tracks : 0 
[12/22 23:57:36    285s] 
[12/22 23:57:36    285s] Reporting Utilizations.....
[12/22 23:57:36    285s] 
[12/22 23:57:36    285s] Core utilization  = 69.603547
[12/22 23:57:36    285s] Effective Utilizations
[12/22 23:57:36    285s] #spOpts: N=180 
[12/22 23:57:36    285s] All LLGs are deleted
[12/22 23:57:36    285s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1521.6M
[12/22 23:57:36    285s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1521.6M
[12/22 23:57:36    285s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1521.6M
[12/22 23:57:36    285s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1521.6M
[12/22 23:57:36    285s] Core basic site is core_5040
[12/22 23:57:36    285s] Fast DP-INIT is on for default
[12/22 23:57:36    286s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/22 23:57:36    286s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.090, MEM:1521.6M
[12/22 23:57:36    286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.113, MEM:1521.6M
[12/22 23:57:36    286s] Average module density = 0.696.
[12/22 23:57:36    286s] Density for the design = 0.696.
[12/22 23:57:36    286s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
[12/22 23:57:36    286s] Pin Density = 0.02844.
[12/22 23:57:36    286s]             = total # of pins 86914 / total area 3056418.
[12/22 23:57:36    286s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1521.6M
[12/22 23:57:36    286s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1521.6M
[12/22 23:57:36    286s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/22 23:57:36    286s] 
[12/22 23:57:36    286s] *** Summary of all messages that are not suppressed in this session:
[12/22 23:57:36    286s] Severity  ID               Count  Summary                                  
[12/22 23:57:36    286s] WARNING   IMPFP-10013          8  Halo should be created around block %s a...
[12/22 23:57:36    286s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/22 23:57:36    286s] *** Message Summary: 12 warning(s), 0 error(s)
[12/22 23:57:36    286s] 
[12/22 23:58:03    292s] <CMD> uiSetTool move
[12/22 23:58:07    292s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/22 23:58:16    294s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2022.902 2970.025 2414.742 3126.825
[12/22 23:58:18    294s] <CMD> deselectAll
[12/22 23:58:18    294s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/22 23:58:21    295s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2740.356 29.936 2897.156 1917.836
[12/22 23:58:22    295s] <CMD> deselectAll
[12/22 23:58:22    295s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/22 23:58:24    295s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2143.773 35.28 2535.613 192.08
[12/22 23:58:26    296s] <CMD> zoomBox -1118.99200 -94.85600 4772.64400 2859.81900
[12/22 23:58:27    296s] <CMD> zoomBox -385.63700 -35.33700 4622.25300 2476.13600
[12/22 23:58:28    296s] <CMD> zoomBox 206.54700 20.67400 4463.25300 2155.42600
[12/22 23:58:28    296s] <CMD> zoomBox 709.90300 68.28400 4328.10300 1882.82300
[12/22 23:58:44    299s] <CMD> zoomBox 1364.60100 -322.26400 3978.75100 988.74100
[12/22 23:58:44    299s] <CMD> zoomBox 1989.37200 -174.26000 3594.78900 630.86200
[12/22 23:58:48    300s] <CMD> zoomBox 2250.50300 -95.76400 3236.43100 398.68200
[12/22 23:58:50    301s] <CMD> deselectAll
[12/22 23:58:50    301s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/22 23:58:53    301s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2739.768 36.462 2896.568 1924.362
[12/22 23:58:54    302s] <CMD> deselectAll
[12/22 23:58:54    302s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/22 23:58:56    302s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2143.77 37.058 2535.61 193.858
[12/23 00:00:12    315s] <CMD> ::mp::clearAllSeed
[12/23 00:00:12    315s] <CMD> setPlanDesignMode -effort high -incremental true -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/23 00:00:12    315s] <CMD> planDesign
[12/23 00:00:12    315s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/23 00:00:12    315s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1449.6M
[12/23 00:00:12    315s] Deleted 0 physical inst  (cell - / prefix -).
[12/23 00:00:12    315s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1449.6M
[12/23 00:00:12    315s] ***** New seed flow = 1. *****  
[12/23 00:00:12    315s] Auto Macro Seed: DM1
[12/23 00:00:12    315s] Auto Macro Seed: IM1
[12/23 00:00:12    315s] Ignore PD Guides: numIgnoredGuide = 0 
[12/23 00:00:12    315s] INFO: #ExclusiveGroups=0
[12/23 00:00:12    315s] INFO: There are no Exclusive Groups.
[12/23 00:00:12    315s] *** Starting "NanoPlace(TM) placement v#2 (mem=1449.6M)" ...
[12/23 00:00:29    332s] *** Build Buffered Sizing Timing Model
[12/23 00:00:29    332s] (cpu=0:00:16.8 mem=1449.6M) ***
[12/23 00:00:29    332s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:00:29    332s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:00:29    332s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:00:29    332s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:00:30    333s] *** Build Virtual Sizing Timing Model
[12/23 00:00:30    333s] (cpu=0:00:17.7 mem=1449.6M) ***
[12/23 00:00:30    333s] No user-set net weight.
[12/23 00:00:30    333s] Net fanout histogram:
[12/23 00:00:30    333s] 2		: 13527 (57.3%) nets
[12/23 00:00:30    333s] 3		: 5325 (22.6%) nets
[12/23 00:00:30    333s] 4     -	14	: 4550 (19.3%) nets
[12/23 00:00:30    333s] 15    -	39	: 168 (0.7%) nets
[12/23 00:00:30    333s] 40    -	79	: 15 (0.1%) nets
[12/23 00:00:30    333s] 80    -	159	: 5 (0.0%) nets
[12/23 00:00:30    333s] 160   -	319	: 0 (0.0%) nets
[12/23 00:00:30    333s] 320   -	639	: 0 (0.0%) nets
[12/23 00:00:30    333s] 640   -	1279	: 0 (0.0%) nets
[12/23 00:00:30    333s] 1280  -	2559	: 0 (0.0%) nets
[12/23 00:00:30    333s] 2560  -	5119	: 1 (0.0%) nets
[12/23 00:00:30    333s] 5120+		: 0 (0.0%) nets
[12/23 00:00:30    333s] no activity file in design. spp won't run.
[12/23 00:00:30    333s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/23 00:00:30    333s] #spOpts: N=180 
[12/23 00:00:30    333s] All LLGs are deleted
[12/23 00:00:30    333s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1449.6M
[12/23 00:00:30    333s] #std cell=23739 (0 fixed + 23739 movable) #buf cell=3786 #inv cell=2380 #block=6 (3 floating + 3 preplaced)
[12/23 00:00:30    333s] #ioInst=0 #net=23591 #term=86013 #term/net=3.65, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/23 00:00:30    333s] stdCell: 23739 single + 0 double + 0 multi
[12/23 00:00:30    333s] Total standard cell length = 116.7782 (mm), area = 0.5886 (mm^2)
[12/23 00:00:30    333s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1449.6M
[12/23 00:00:30    333s] Core basic site is core_5040
[12/23 00:00:30    333s] SiteArray: non-trimmed site array dimensions = 613 x 4986
[12/23 00:00:30    333s] SiteArray: use 12,554,240 bytes
[12/23 00:00:30    333s] SiteArray: current memory after site array memory allocation 1449.6M
[12/23 00:00:30    333s] SiteArray: FP blocked sites are writable
[12/23 00:00:30    333s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:00:30    333s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.099, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.210, REAL:0.180, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF: Starting pre-place ADS at level 1, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.001, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.004, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.005, MEM:1449.6M
[12/23 00:00:30    333s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.009, MEM:1449.6M
[12/23 00:00:30    334s] ADSU 0.064 -> 0.065. GS 40.320
[12/23 00:00:30    334s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.300, REAL:0.311, MEM:1449.6M
[12/23 00:00:30    334s] Average module density = 0.683.
[12/23 00:00:30    334s] Density for the design = 0.683.
[12/23 00:00:30    334s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 1804966 sites (5640156 um^2)) / alloc_area 2917934 sites (9117961 um^2).
[12/23 00:00:30    334s] Pin Density = 0.02814.
[12/23 00:00:30    334s]             = total # of pins 86013 / total area 3056418.
[12/23 00:00:30    334s] OPERPROF: Starting spMPad at level 1, MEM:1449.6M
[12/23 00:00:30    334s] OPERPROF:   Starting spContextMPad at level 2, MEM:1449.6M
[12/23 00:00:30    334s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1449.6M
[12/23 00:00:30    334s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.003, MEM:1449.6M
[12/23 00:00:31    334s] Initial padding reaches pin density 0.163 for top
[12/23 00:00:31    334s] InitPadU 0.683 -> 0.817 for top
[12/23 00:00:31    334s] Identified 5 spare or floating instances, with no clusters.
[12/23 00:00:31    334s] === lastAutoLevel = 10 
[12/23 00:00:31    334s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1449.6M
[12/23 00:00:31    334s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.090, REAL:0.087, MEM:1449.6M
[12/23 00:00:31    334s] OPERPROF: Starting spInitNetWt at level 1, MEM:1449.6M
[12/23 00:00:31    334s] 0 delay mode for cte enabled initNetWt.
[12/23 00:00:31    334s] no activity file in design. spp won't run.
[12/23 00:00:31    334s] [spp] 0
[12/23 00:00:31    334s] [adp] 0:1:1:3
[12/23 00:00:31    334s] 0 delay mode for cte disabled initNetWt.
[12/23 00:00:31    334s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.200, REAL:0.188, MEM:1449.6M
[12/23 00:00:31    334s] User specified -module_cluster_mode =  0 
[12/23 00:00:31    334s] OPERPROF: Starting npMain at level 1, MEM:1449.6M
[12/23 00:00:32    335s] OPERPROF: Finished npMain at level 1, CPU:0.620, REAL:0.633, MEM:1481.6M
[12/23 00:00:32    335s] Iteration  7: Total net bbox = 6.538e+07 (3.29e+07 3.25e+07)
[12/23 00:00:32    335s]               Est.  stn bbox = 7.115e+07 (3.58e+07 3.54e+07)
[12/23 00:00:32    335s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1481.6M
[12/23 00:00:49    352s] nrCritNet: 2.00% ( 471 / 23591 ) cutoffSlk: -19890.4ps stdDelay: 53.6ps
[12/23 00:00:49    352s] Iteration  8: Total net bbox = 6.538e+07 (3.29e+07 3.25e+07)
[12/23 00:00:49    352s]               Est.  stn bbox = 7.115e+07 (3.58e+07 3.54e+07)
[12/23 00:00:49    352s]               cpu = 0:00:17.3 real = 0:00:17.0 mem = 1496.3M
[12/23 00:00:49    352s] OPERPROF: Starting npMain at level 1, MEM:1496.3M
[12/23 00:00:50    353s] OPERPROF: Finished npMain at level 1, CPU:0.620, REAL:0.622, MEM:1533.3M
[12/23 00:00:50    353s] Iteration  9: Total net bbox = 6.538e+07 (3.29e+07 3.25e+07)
[12/23 00:00:50    353s]               Est.  stn bbox = 7.115e+07 (3.58e+07 3.54e+07)
[12/23 00:00:50    353s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1533.3M
[12/23 00:00:50    353s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/23 00:00:50    353s] New Seed Flow: add IM1 as hinst seed
[12/23 00:00:50    353s] New Seed Flow: add DM1 as hinst seed
[12/23 00:00:50    353s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/23 00:00:50    353s] MacroPlacer: Reading Data for Block Placer
[12/23 00:00:50    353s] MacroPlacer: total number of seeds contain macros: 3
[12/23 00:00:50    353s] MacroPlacer: total number of seeds:                6
[12/23 00:00:50    353s] MacroPlacer: total number of macros:               6
[12/23 00:00:50    353s] MacroPlacer: total number of clusters:             3
[12/23 00:00:50    353s] MacroPlacer: total number of ios:                  167
[12/23 00:00:50    353s] MacroPlacer: total number of nets:                 819
[12/23 00:00:50    353s] MacroPlacer: total number of keepouts:             0
[12/23 00:00:50    353s] MacroPlacer: total number of fences:               0
[12/23 00:00:50    353s] MacroPlacer: total number of fixed macros:         3
[12/23 00:00:50    353s] MacroPlacer:            805 2-pins nets
[12/23 00:00:50    353s] MacroPlacer:             13 3-pins nets
[12/23 00:00:50    353s] MacroPlacer:              1 4-pins nets
[12/23 00:00:50    353s] MacroPlacer:              0 5-pins nets
[12/23 00:00:50    353s] MacroPlacer: Merging nets.
[12/23 00:00:50    353s] MacroPlacer: total number of merged nets: 28
[12/23 00:00:50    353s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/23 00:00:50    353s] Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
[12/23 00:00:50    353s] MacroPlacer: Finished data reading for Block Placer
[12/23 00:00:52    355s] ... in Multi-Level Module Mode...
[12/23 00:00:52    355s] Start generating contour.
[12/23 00:00:52    355s] Completed data preparation.
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] ================== Start to Place This Module ===============
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] ==== Design Information ====
[12/23 00:00:52    355s] Core site: (35340, 35280) - (3126660, 3124800)
[12/23 00:00:52    355s] Num of Blocks 6 (M: 3, F: 3, O: 0)
[12/23 00:00:52    355s] ...
[12/23 00:00:52    355s] Calling Macro Packer
[12/23 00:00:52    355s] ...
[12/23 00:00:52    355s] 	 Packing whole design.
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] == Macro Placement Stage 0 (3)==
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] == Macro Placement Stage 0 (3)==
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] == Macro Placement Stage 1 (3)==
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] ---Place failed!
[12/23 00:00:52    355s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1565.3M, mem_delta = 0.0M) ***
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] == Macro Placement Stage 2 (1)==
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] ---Place failed!
[12/23 00:00:52    355s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1565.3M, mem_delta = 0.0M) ***
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] == Macro Placement Stage 0 (3)==
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] ---Place failed!
[12/23 00:00:52    355s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1565.3M, mem_delta = 0.0M) ***
[12/23 00:00:52    355s]  Calling Refine Macro to legalize non-constrained macros ...
[12/23 00:00:52    355s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/23 00:00:52    355s] MacroPlacer: fixing overlap at ( 1206.5200 1721.4400 ).
[12/23 00:00:52    355s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/23 00:00:52    355s] MacroPlacer:  number of overlaps: 10
[12/23 00:00:52    355s] ...
[12/23 00:00:52    355s] MacroPlacer: End Search and Repair.
[12/23 00:00:52    355s] MacroPlacer: fixing overlap at (  259.3400  519.8200 ).
[12/23 00:00:52    355s] MacroPlacer: Start Search and Repair.  Iteration:2
[12/23 00:00:52    355s] MacroPlacer:  number of overlaps: 2
[12/23 00:00:52    355s] ...
[12/23 00:00:52    355s] MacroPlacer: End Search and Repair.
[12/23 00:00:52    355s] MacroPlacer: Start final net length optimize.
[12/23 00:00:52    355s] MacroPlacer: Finished final net length optimize.
[12/23 00:00:52    355s] MacroPlacer: incr step:1   weightedSeedWireLength: 3962379558
[12/23 00:00:52    355s] MacroPlacer: Program completes.
[12/23 00:00:52    355s] Num of placed blocks:   0 / 3
[12/23 00:00:52    355s] Num of unplaced blocks: 3
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] ================== Done Placing This Module ===============
[12/23 00:00:52    355s] Placing Macro with -bp mode 6.
[12/23 00:00:52    355s] *** Done refineMacro, (cpu = 0:00:01.7, mem = 1565.3M, mem_delta = 32.0M) ***
[12/23 00:00:52    355s] $$$$ RefineAll Successacros
[12/23 00:00:52    355s] Iteration 10: Total net bbox = 6.514e+07 (3.27e+07 3.24e+07)
[12/23 00:00:52    355s]               Est.  stn bbox = 7.092e+07 (3.56e+07 3.53e+07)
[12/23 00:00:52    355s]               cpu = 0:00:20.8 real = 0:00:21.0 mem = 1565.3M
[12/23 00:00:52    355s] *** cost = 6.514e+07 (3.27e+07 3.24e+07) (cpu for global=0:00:20.8) real=464368:00:52***
[12/23 00:00:52    355s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1565.3M
[12/23 00:00:52    355s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1565.3M
[12/23 00:00:52    355s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/23 00:00:52    355s] Core Placement runtime cpu: 0:00:01.2 real: 0:00:02.0
[12/23 00:00:52    355s] *** Free Virtual Timing Model ...(mem=1565.3M)
[12/23 00:00:52    355s] checkFence: found no fence violation.
[12/23 00:00:52    355s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:00:52    355s] Checking routing tracks.....
[12/23 00:00:52    355s] Checking other grids.....
[12/23 00:00:52    355s] Checking FINFET Grid is on Manufacture Grid.....
[12/23 00:00:52    355s] Checking core/die box is on Grid.....
[12/23 00:00:52    355s] Checking snap rule ......
[12/23 00:00:52    355s] Checking Row is on grid......
[12/23 00:00:52    355s] Checking AreaIO row.....
[12/23 00:00:52    355s] Checking row out of die ...
[12/23 00:00:52    355s] Checking routing blockage.....
[12/23 00:00:52    355s] Checking components.....
[12/23 00:00:52    355s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/23 00:00:52    355s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:00:52    355s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:00:52    355s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/23 00:00:52    355s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:00:52    355s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:00:52    355s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:00:52    355s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:00:52    355s] Checking IO Pads out of die...
[12/23 00:00:52    355s] Checking constraints (guide/region/fence).....
[12/23 00:00:52    355s] Checking groups.....
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] Checking Preroutes.....
[12/23 00:00:52    355s] No. of regular pre-routes not on tracks : 0 
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] Reporting Utilizations.....
[12/23 00:00:52    355s] 
[12/23 00:00:52    355s] Core utilization  = 69.595259
[12/23 00:00:52    355s] Effective Utilizations
[12/23 00:00:52    355s] #spOpts: N=180 
[12/23 00:00:52    355s] All LLGs are deleted
[12/23 00:00:52    355s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1550.7M
[12/23 00:00:52    355s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1550.7M
[12/23 00:00:52    355s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1550.7M
[12/23 00:00:52    355s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1550.7M
[12/23 00:00:52    355s] Core basic site is core_5040
[12/23 00:00:52    355s] Fast DP-INIT is on for default
[12/23 00:00:53    355s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:00:53    355s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.090, MEM:1550.7M
[12/23 00:00:53    356s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.114, MEM:1550.7M
[12/23 00:00:53    356s] Average module density = 0.682.
[12/23 00:00:53    356s] Density for the design = 0.682.
[12/23 00:00:53    356s]        = (stdcell_area 188352 sites (588562 um^2) + block_area 1804966 sites (5640156 um^2)) / alloc_area 2921289 sites (9128444 um^2).
[12/23 00:00:53    356s] Pin Density = 0.02844.
[12/23 00:00:53    356s]             = total # of pins 86914 / total area 3056418.
[12/23 00:00:53    356s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1550.7M
[12/23 00:00:53    356s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1550.7M
[12/23 00:00:53    356s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:00:53    356s] 
[12/23 00:00:53    356s] *** Summary of all messages that are not suppressed in this session:
[12/23 00:00:53    356s] Severity  ID               Count  Summary                                  
[12/23 00:00:53    356s] WARNING   IMPFP-10013          8  Halo should be created around block %s a...
[12/23 00:00:53    356s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/23 00:00:53    356s] *** Message Summary: 12 warning(s), 0 error(s)
[12/23 00:00:53    356s] 
[12/23 00:00:59    357s] <CMD> uiSetTool select
[12/23 00:01:00    357s] <CMD> zoomBox 1978.83400 -210.35500 3584.25500 594.76900
[12/23 00:01:01    357s] <CMD> zoomBox 1854.64100 -262.65600 3743.37200 684.54900
[12/23 00:01:01    358s] <CMD> zoomBox 1546.23400 -410.97000 4160.39600 900.04100
[12/23 00:01:02    358s] <CMD> zoomBox 530.00500 -898.93300 5537.91800 1612.55200
[12/23 00:01:03    358s] <CMD> zoomBox -1416.77100 -1833.71700 8176.81900 2977.50000
[12/23 00:01:16    362s] <CMD> zoomBox 659.99400 -129.96500 4916.72400 2004.79900
[12/23 00:01:17    362s] <CMD> zoomBox 1017.83600 -57.78200 4636.05600 1756.76700
[12/23 00:01:17    362s] <CMD> zoomBox 1322.00100 3.57300 4397.48900 1545.94000
[12/23 00:01:21    363s] <CMD> uiSetTool move
[12/23 00:01:22    363s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:01:26    364s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2597.369 36.46 2754.169 1924.36
[12/23 00:01:26    364s] <CMD> deselectAll
[12/23 00:01:26    364s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:01:37    366s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2968.43 35.173 3125.23 1923.073
[12/23 00:01:38    366s] <CMD> zoomBox 1958.46900 318.27000 3563.89400 1123.39600
[12/23 00:01:38    366s] <CMD> zoomBox 2151.86500 413.51600 3311.78600 995.22000
[12/23 00:01:38    366s] <CMD> zoomBox 1312.14300 2.29400 4387.64000 1544.66600
[12/23 00:01:40    366s] <CMD> uiSetTool select
[12/23 00:01:40    367s] <CMD> zoomBox 813.61900 -324.00700 5070.36300 1810.76400
[12/23 00:01:41    367s] <CMD> zoomBox -1273.79200 -1789.00700 8319.84000 3022.23100
[12/23 00:01:41    367s] <CMD> zoomBox -4448.56100 -4240.07600 13929.82600 4976.74600
[12/23 00:01:54    370s] <CMD> zoomBox -1948.89300 -1753.91000 9337.73600 3906.37200
[12/23 00:02:00    371s] <CMD> zoomBox -1823.75300 -515.85900 6330.83700 3573.69500
[12/23 00:02:03    372s] <CMD> uiSetTool move
[12/23 00:02:04    372s] <CMD> deselectAll
[12/23 00:02:04    372s] <CMD> selectInst IM1/i_SRAM
[12/23 00:02:05    373s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 3211.414 1530.095 5131.554 2921.695
[12/23 00:02:07    373s] <CMD> deselectAll
[12/23 00:02:07    373s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:02:13    374s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 47.528 1223.117 204.328 3111.017
[12/23 00:02:14    374s] <CMD> deselectAll
[12/23 00:02:14    374s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:02:17    375s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 506.852 1221.827 663.652 3109.727
[12/23 00:02:18    375s] <CMD> deselectAll
[12/23 00:02:18    375s] <CMD> selectInst DM1/i_SRAM
[12/23 00:02:19    375s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 2735.77 -16.0 4655.91 1375.6
[12/23 00:02:21    376s] <CMD> deselectAll
[12/23 00:02:21    376s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:02:27    377s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 35.247 37.06 427.087 193.86
[12/23 00:02:28    377s] <CMD> deselectAll
[12/23 00:02:28    377s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:02:32    378s] <CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 600.872 47.508 992.712 204.308
[12/23 00:02:32    378s] <CMD> deselectAll
[12/23 00:02:32    378s] <CMD> selectInst DM1/i_SRAM
[12/23 00:02:35    378s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1171.54 42.842 3091.68 1434.442
[12/23 00:02:37    379s] <CMD> setObjFPlanBox Instance DM1/i_SRAM 1205.865 37.936 3126.005 1429.536
[12/23 00:02:38    379s] <CMD> deselectAll
[12/23 00:02:38    379s] <CMD> selectInst IM1/i_SRAM
[12/23 00:02:41    380s] <CMD> setObjFPlanBox Instance IM1/i_SRAM 1205.861 1731.135 3126.001 3122.735
[12/23 00:02:44    380s] <CMD> uiSetTool select
[12/23 00:02:50    381s] <CMD> ::mp::clearAllSeed
[12/23 00:02:50    381s] <CMD> setPlanDesignMode -effort high -incremental true -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/23 00:02:50    381s] <CMD> planDesign
[12/23 00:02:50    381s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/23 00:02:50    382s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1433.7M
[12/23 00:02:50    382s] Deleted 0 physical inst  (cell - / prefix -).
[12/23 00:02:50    382s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1433.7M
[12/23 00:02:50    382s] ***** New seed flow = 1. *****  
[12/23 00:02:50    382s] Ignore PD Guides: numIgnoredGuide = 0 
[12/23 00:02:50    382s] INFO: #ExclusiveGroups=0
[12/23 00:02:50    382s] INFO: There are no Exclusive Groups.
[12/23 00:02:50    382s] *** Starting "NanoPlace(TM) placement v#2 (mem=1433.7M)" ...
[12/23 00:03:07    399s] *** Build Buffered Sizing Timing Model
[12/23 00:03:07    399s] (cpu=0:00:16.9 mem=1442.4M) ***
[12/23 00:03:07    399s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:03:07    399s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:03:07    399s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:03:07    399s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/23 00:03:08    400s] *** Build Virtual Sizing Timing Model
[12/23 00:03:08    400s] (cpu=0:00:17.8 mem=1442.4M) ***
[12/23 00:03:08    400s] No user-set net weight.
[12/23 00:03:08    400s] Net fanout histogram:
[12/23 00:03:08    400s] 2		: 13527 (57.3%) nets
[12/23 00:03:08    400s] 3		: 5325 (22.6%) nets
[12/23 00:03:08    400s] 4     -	14	: 4550 (19.3%) nets
[12/23 00:03:08    400s] 15    -	39	: 168 (0.7%) nets
[12/23 00:03:08    400s] 40    -	79	: 15 (0.1%) nets
[12/23 00:03:08    400s] 80    -	159	: 5 (0.0%) nets
[12/23 00:03:08    400s] 160   -	319	: 0 (0.0%) nets
[12/23 00:03:08    400s] 320   -	639	: 0 (0.0%) nets
[12/23 00:03:08    400s] 640   -	1279	: 0 (0.0%) nets
[12/23 00:03:08    400s] 1280  -	2559	: 0 (0.0%) nets
[12/23 00:03:08    400s] 2560  -	5119	: 1 (0.0%) nets
[12/23 00:03:08    400s] 5120+		: 0 (0.0%) nets
[12/23 00:03:08    400s] no activity file in design. spp won't run.
[12/23 00:03:08    400s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/23 00:03:08    400s] #spOpts: N=180 
[12/23 00:03:08    400s] All LLGs are deleted
[12/23 00:03:08    400s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1442.4M
[12/23 00:03:08    400s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1442.4M
[12/23 00:03:08    400s] #std cell=23739 (0 fixed + 23739 movable) #buf cell=3786 #inv cell=2380 #block=6 (0 floating + 6 preplaced)
[12/23 00:03:08    400s] #ioInst=0 #net=23591 #term=86013 #term/net=3.65, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
[12/23 00:03:08    400s] stdCell: 23739 single + 0 double + 0 multi
[12/23 00:03:08    400s] Total standard cell length = 116.7782 (mm), area = 0.5886 (mm^2)
[12/23 00:03:08    400s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1442.4M
[12/23 00:03:08    400s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1442.4M
[12/23 00:03:08    400s] Core basic site is core_5040
[12/23 00:03:08    400s] SiteArray: non-trimmed site array dimensions = 613 x 4986
[12/23 00:03:08    400s] SiteArray: use 12,554,240 bytes
[12/23 00:03:08    400s] SiteArray: current memory after site array memory allocation 1442.4M
[12/23 00:03:08    400s] SiteArray: FP blocked sites are writable
[12/23 00:03:08    400s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:03:08    400s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1442.4M
[12/23 00:03:08    400s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1442.4M
[12/23 00:03:08    400s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.130, REAL:0.104, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.920, REAL:0.894, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF: Starting pre-place ADS at level 1, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.001, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.020, REAL:0.010, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.005, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.030, REAL:0.015, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.030, REAL:0.019, MEM:1442.4M
[12/23 00:03:09    401s] ADSU 0.171 -> 0.177. GS 40.320
[12/23 00:03:09    401s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.290, REAL:0.283, MEM:1442.4M
[12/23 00:03:09    401s] Average module density = 0.177.
[12/23 00:03:09    401s] Density for the design = 0.177.
[12/23 00:03:09    401s]        = stdcell_area 188352 sites (588562 um^2) / alloc_area 1065662 sites (3329980 um^2).
[12/23 00:03:09    401s] Pin Density = 0.02814.
[12/23 00:03:09    401s]             = total # of pins 86013 / total area 3056418.
[12/23 00:03:09    401s] OPERPROF: Starting spMPad at level 1, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF:   Starting spContextMPad at level 2, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1442.4M
[12/23 00:03:09    401s] OPERPROF: Finished spMPad at level 1, CPU:0.010, REAL:0.003, MEM:1442.4M
[12/23 00:03:09    401s] Initial padding reaches pin density 0.377 for top
[12/23 00:03:09    401s] InitPadU 0.177 -> 0.307 for top
[12/23 00:03:09    401s] Identified 5 spare or floating instances, with no clusters.
[12/23 00:03:10    401s] === lastAutoLevel = 10 
[12/23 00:03:10    401s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1442.4M
[12/23 00:03:10    401s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.080, REAL:0.086, MEM:1442.4M
[12/23 00:03:10    401s] OPERPROF: Starting spInitNetWt at level 1, MEM:1442.4M
[12/23 00:03:10    401s] 0 delay mode for cte enabled initNetWt.
[12/23 00:03:10    401s] no activity file in design. spp won't run.
[12/23 00:03:10    401s] [spp] 0
[12/23 00:03:10    401s] [adp] 0:1:1:3
[12/23 00:03:10    401s] 0 delay mode for cte disabled initNetWt.
[12/23 00:03:10    401s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.200, REAL:0.196, MEM:1442.4M
[12/23 00:03:10    402s] User specified -module_cluster_mode =  0 
[12/23 00:03:10    402s] OPERPROF: Starting npMain at level 1, MEM:1442.4M
[12/23 00:03:10    402s] OPERPROF: Finished npMain at level 1, CPU:0.500, REAL:0.491, MEM:1468.6M
[12/23 00:03:11    402s] Iteration  7: Total net bbox = 6.548e+07 (3.29e+07 3.26e+07)
[12/23 00:03:11    402s]               Est.  stn bbox = 7.125e+07 (3.58e+07 3.55e+07)
[12/23 00:03:11    402s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1468.6M
[12/23 00:03:28    420s] nrCritNet: 2.00% ( 471 / 23591 ) cutoffSlk: -20952.5ps stdDelay: 53.6ps
[12/23 00:03:28    420s] Iteration  8: Total net bbox = 6.548e+07 (3.29e+07 3.26e+07)
[12/23 00:03:28    420s]               Est.  stn bbox = 7.125e+07 (3.58e+07 3.55e+07)
[12/23 00:03:28    420s]               cpu = 0:00:17.9 real = 0:00:17.0 mem = 1483.2M
[12/23 00:03:28    420s] OPERPROF: Starting npMain at level 1, MEM:1483.2M
[12/23 00:03:29    421s] OPERPROF: Finished npMain at level 1, CPU:0.480, REAL:0.479, MEM:1515.2M
[12/23 00:03:29    421s] Iteration  9: Total net bbox = 6.548e+07 (3.29e+07 3.26e+07)
[12/23 00:03:29    421s]               Est.  stn bbox = 7.125e+07 (3.58e+07 3.55e+07)
[12/23 00:03:29    421s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1515.2M
[12/23 00:03:29    421s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/23 00:03:29    421s] Iteration 10: Total net bbox = 6.548e+07 (3.29e+07 3.26e+07)
[12/23 00:03:29    421s]               Est.  stn bbox = 7.125e+07 (3.58e+07 3.55e+07)
[12/23 00:03:29    421s]               cpu = 0:00:19.6 real = 0:00:20.0 mem = 1515.2M
[12/23 00:03:29    421s] *** cost = 6.548e+07 (3.29e+07 3.26e+07) (cpu for global=0:00:19.6) real=464368:03:29***
[12/23 00:03:29    421s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1515.2M
[12/23 00:03:29    421s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1515.2M
[12/23 00:03:29    421s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/23 00:03:29    421s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:01.0
[12/23 00:03:29    421s] *** Free Virtual Timing Model ...(mem=1515.2M)
[12/23 00:03:30    421s] checkFence: found no fence violation.
[12/23 00:03:30    421s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:03:30    421s] Checking routing tracks.....
[12/23 00:03:30    421s] Checking other grids.....
[12/23 00:03:30    421s] Checking FINFET Grid is on Manufacture Grid.....
[12/23 00:03:30    421s] Checking core/die box is on Grid.....
[12/23 00:03:30    421s] Checking snap rule ......
[12/23 00:03:30    421s] Checking Row is on grid......
[12/23 00:03:30    421s] Checking AreaIO row.....
[12/23 00:03:30    421s] Checking row out of die ...
[12/23 00:03:30    421s] Checking routing blockage.....
[12/23 00:03:30    421s] Checking components.....
[12/23 00:03:30    421s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/23 00:03:30    421s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:03:30    421s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:03:30    421s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/23 00:03:30    421s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:03:30    421s] **WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:03:30    421s] **WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:03:30    421s] **WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/23 00:03:30    421s] Checking IO Pads out of die...
[12/23 00:03:30    421s] Checking constraints (guide/region/fence).....
[12/23 00:03:30    421s] Checking groups.....
[12/23 00:03:30    421s] 
[12/23 00:03:30    421s] Checking Preroutes.....
[12/23 00:03:30    421s] No. of regular pre-routes not on tracks : 0 
[12/23 00:03:30    421s] 
[12/23 00:03:30    421s] Reporting Utilizations.....
[12/23 00:03:30    421s] 
[12/23 00:03:30    421s] Core utilization  = 69.603399
[12/23 00:03:30    421s] Effective Utilizations
[12/23 00:03:30    421s] #spOpts: N=180 
[12/23 00:03:30    421s] All LLGs are deleted
[12/23 00:03:30    421s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1500.6M
[12/23 00:03:30    421s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1500.6M
[12/23 00:03:30    421s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1500.6M
[12/23 00:03:30    421s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1500.6M
[12/23 00:03:30    421s] Core basic site is core_5040
[12/23 00:03:30    421s] Fast DP-INIT is on for default
[12/23 00:03:30    421s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/23 00:03:30    421s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.104, MEM:1500.6M
[12/23 00:03:30    421s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.144, MEM:1500.6M
[12/23 00:03:30    421s] Average module density = 0.170.
[12/23 00:03:30    421s] Density for the design = 0.170.
[12/23 00:03:30    421s]        = stdcell_area 188352 sites (588562 um^2) / alloc_area 1108638 sites (3464272 um^2).
[12/23 00:03:30    421s] Pin Density = 0.02844.
[12/23 00:03:30    421s]             = total # of pins 86914 / total area 3056418.
[12/23 00:03:30    421s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1500.6M
[12/23 00:03:30    421s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1500.6M
[12/23 00:03:30    422s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/23 00:03:30    422s] 
[12/23 00:03:30    422s] *** Summary of all messages that are not suppressed in this session:
[12/23 00:03:30    422s] Severity  ID               Count  Summary                                  
[12/23 00:03:30    422s] WARNING   IMPFP-10013          8  Halo should be created around block %s a...
[12/23 00:03:30    422s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/23 00:03:30    422s] *** Message Summary: 12 warning(s), 0 error(s)
[12/23 00:03:30    422s] 
[12/23 00:04:01    428s] <CMD> addHaloToBlock {15 15 15 15} -allBlock
[12/23 00:04:05    429s] <CMD> redraw
[12/23 00:04:24    433s] <CMD> addRoutingHalo -allBlocks -space 5 -bottom metal1 -top metal6
[12/23 00:04:30    434s] <CMD> redraw
[12/23 00:04:41    436s] <CMD> set sprCreateIeRingOffset 1.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeRingThreshold 1.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeRingLayers {}
[12/23 00:04:41    436s] <CMD> set sprCreateIeRingOffset 1.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeRingThreshold 1.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeRingLayers {}
[12/23 00:04:41    436s] <CMD> set sprCreateIeStripeWidth 10.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeStripeWidth 10.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeRingOffset 1.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeRingThreshold 1.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeRingLayers {}
[12/23 00:04:41    436s] <CMD> set sprCreateIeStripeWidth 10.0
[12/23 00:04:41    436s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/23 00:05:25    445s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:05:25    445s] The ring targets are set to core/block ring wires.
[12/23 00:05:25    445s] addRing command will consider rows while creating rings.
[12/23 00:05:25    445s] addRing command will disallow rings to go over rows.
[12/23 00:05:25    445s] addRing command will ignore shorts while creating rings.
[12/23 00:05:25    445s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 3
[12/23 00:05:25    445s] 
[12/23 00:05:25    445s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:05:25    445s] Ring generation is complete.
[12/23 00:05:25    445s] vias are now being generated.
[12/23 00:05:25    445s] addRing created 24 wires.
[12/23 00:05:25    445s] ViaGen created 72 vias, deleted 0 via to avoid violation.
[12/23 00:05:25    445s] +--------+----------------+----------------+
[12/23 00:05:25    445s] |  Layer |     Created    |     Deleted    |
[12/23 00:05:25    445s] +--------+----------------+----------------+
[12/23 00:05:25    445s] | metal1 |       12       |       NA       |
[12/23 00:05:25    445s] |   via  |       72       |        0       |
[12/23 00:05:25    445s] | metal2 |       12       |       NA       |
[12/23 00:05:25    445s] +--------+----------------+----------------+
[12/23 00:05:31    447s] <CMD> zoomBox -2291.89700 -882.75900 2167.44200 3109.30100
[12/23 00:05:32    447s] <CMD> zoomBox -2830.43800 -1299.13600 2415.84300 3397.40500
[12/23 00:05:32    447s] <CMD> zoomBox -3462.81800 -1787.79300 2709.27700 3737.54900
[12/23 00:06:19    457s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:06:46    462s] <CMD> deselectAll
[12/23 00:07:15    467s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:07:15    467s] The ring targets are set to core/block ring wires.
[12/23 00:07:15    467s] addRing command will consider rows while creating rings.
[12/23 00:07:15    467s] addRing command will disallow rings to go over rows.
[12/23 00:07:15    467s] addRing command will ignore shorts while creating rings.
[12/23 00:07:15    467s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 3 -use_interleaving_wire_group 1
[12/23 00:07:15    467s] 
[12/23 00:07:15    467s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:07:15    467s] Ring generation is complete.
[12/23 00:07:15    467s] vias are now being generated.
[12/23 00:07:15    467s] addRing created 5 wires.
[12/23 00:07:15    467s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[12/23 00:07:15    467s] +--------+----------------+----------------+
[12/23 00:07:15    467s] |  Layer |     Created    |     Deleted    |
[12/23 00:07:15    467s] +--------+----------------+----------------+
[12/23 00:07:15    467s] | metal1 |        5       |       NA       |
[12/23 00:07:15    467s] |   via  |       12       |        0       |
[12/23 00:07:15    467s] +--------+----------------+----------------+
[12/23 00:07:47    473s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:08:15    478s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:08:15    478s] The ring targets are set to core/block ring wires.
[12/23 00:08:15    478s] addRing command will consider rows while creating rings.
[12/23 00:08:15    478s] addRing command will disallow rings to go over rows.
[12/23 00:08:15    478s] addRing command will ignore shorts while creating rings.
[12/23 00:08:15    478s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {rt bl } -skip_side {top left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:08:15    478s] 
[12/23 00:08:15    478s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:08:15    478s] Ring generation is complete.
[12/23 00:08:15    478s] vias are now being generated.
[12/23 00:08:15    478s] addRing created 4 wires.
[12/23 00:08:15    478s] ViaGen created 6 vias, deleted 0 via to avoid violation.
[12/23 00:08:15    478s] +--------+----------------+----------------+
[12/23 00:08:15    478s] |  Layer |     Created    |     Deleted    |
[12/23 00:08:15    478s] +--------+----------------+----------------+
[12/23 00:08:15    478s] | metal1 |        2       |       NA       |
[12/23 00:08:15    478s] |   via  |        6       |        0       |
[12/23 00:08:15    478s] | metal2 |        2       |       NA       |
[12/23 00:08:15    478s] +--------+----------------+----------------+
[12/23 00:08:16    478s] <CMD> deselectAll
[12/23 00:08:16    478s] <CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
[12/23 00:08:39    482s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:08:39    482s] The ring targets are set to core/block ring wires.
[12/23 00:08:39    482s] addRing command will consider rows while creating rings.
[12/23 00:08:39    482s] addRing command will disallow rings to go over rows.
[12/23 00:08:39    482s] addRing command will ignore shorts while creating rings.
[12/23 00:08:39    482s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:08:39    482s] 
[12/23 00:08:39    482s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:08:39    482s] Ring generation is complete.
[12/23 00:08:39    482s] vias are now being generated.
[12/23 00:08:39    482s] addRing created 6 wires.
[12/23 00:08:39    482s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/23 00:08:39    482s] +--------+----------------+----------------+
[12/23 00:08:39    482s] |  Layer |     Created    |     Deleted    |
[12/23 00:08:39    482s] +--------+----------------+----------------+
[12/23 00:08:39    482s] | metal1 |        2       |       NA       |
[12/23 00:08:39    482s] |   via  |        8       |        0       |
[12/23 00:08:39    482s] | metal2 |        4       |       NA       |
[12/23 00:08:39    482s] +--------+----------------+----------------+
[12/23 00:08:41    483s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:08:41    483s] The ring targets are set to core/block ring wires.
[12/23 00:08:41    483s] addRing command will consider rows while creating rings.
[12/23 00:08:41    483s] addRing command will disallow rings to go over rows.
[12/23 00:08:41    483s] addRing command will ignore shorts while creating rings.
[12/23 00:08:41    483s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:08:41    483s] 
[12/23 00:08:41    483s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:08:41    483s] Ring generation is complete.
[12/23 00:08:41    483s] vias are now being generated.
[12/23 00:08:41    483s] addRing created 2 wires.
[12/23 00:08:41    483s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/23 00:08:41    483s] +--------+----------------+----------------+
[12/23 00:08:41    483s] |  Layer |     Created    |     Deleted    |
[12/23 00:08:41    483s] +--------+----------------+----------------+
[12/23 00:08:41    483s] |   via  |        8       |        0       |
[12/23 00:08:41    483s] | metal2 |        2       |       NA       |
[12/23 00:08:41    483s] +--------+----------------+----------------+
[12/23 00:08:42    483s] <CMD> deselectAll
[12/23 00:08:42    483s] <CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
[12/23 00:09:04    487s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:09:04    487s] The ring targets are set to core/block ring wires.
[12/23 00:09:04    487s] addRing command will consider rows while creating rings.
[12/23 00:09:04    487s] addRing command will disallow rings to go over rows.
[12/23 00:09:04    487s] addRing command will ignore shorts while creating rings.
[12/23 00:09:04    487s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {rt bl } -skip_side {top left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:09:04    487s] 
[12/23 00:09:04    487s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:09:04    487s] Ring generation is complete.
[12/23 00:09:05    487s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:09:05    487s] The ring targets are set to core/block ring wires.
[12/23 00:09:05    487s] addRing command will consider rows while creating rings.
[12/23 00:09:05    487s] addRing command will disallow rings to go over rows.
[12/23 00:09:05    487s] addRing command will ignore shorts while creating rings.
[12/23 00:09:05    487s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {rt bl } -skip_side {top left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:09:05    487s] 
[12/23 00:09:05    487s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:09:05    487s] Ring generation is complete.
[12/23 00:09:06    488s] <CMD> deselectAll
[12/23 00:09:06    488s] <CMD> selectInst IM1/i_SRAM
[12/23 00:09:18    490s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:09:18    490s] The ring targets are set to core/block ring wires.
[12/23 00:09:18    490s] addRing command will consider rows while creating rings.
[12/23 00:09:18    490s] addRing command will disallow rings to go over rows.
[12/23 00:09:18    490s] addRing command will ignore shorts while creating rings.
[12/23 00:09:18    490s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:09:18    490s] 
[12/23 00:09:18    490s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:09:18    490s] Ring generation is complete.
[12/23 00:09:18    490s] vias are now being generated.
[12/23 00:09:18    490s] addRing created 4 wires.
[12/23 00:09:18    490s] ViaGen created 6 vias, deleted 0 via to avoid violation.
[12/23 00:09:18    490s] +--------+----------------+----------------+
[12/23 00:09:18    490s] |  Layer |     Created    |     Deleted    |
[12/23 00:09:18    490s] +--------+----------------+----------------+
[12/23 00:09:18    490s] | metal1 |        2       |       NA       |
[12/23 00:09:18    490s] |   via  |        6       |        0       |
[12/23 00:09:18    490s] | metal2 |        2       |       NA       |
[12/23 00:09:18    490s] +--------+----------------+----------------+
[12/23 00:09:19    490s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:09:19    490s] The ring targets are set to core/block ring wires.
[12/23 00:09:19    490s] addRing command will consider rows while creating rings.
[12/23 00:09:19    490s] addRing command will disallow rings to go over rows.
[12/23 00:09:19    490s] addRing command will ignore shorts while creating rings.
[12/23 00:09:19    490s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:09:19    490s] 
[12/23 00:09:19    490s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:09:19    490s] Ring generation is complete.
[12/23 00:09:19    490s] vias are now being generated.
[12/23 00:09:19    490s] addRing created 2 wires.
[12/23 00:09:19    490s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/23 00:09:19    490s] +--------+----------------+----------------+
[12/23 00:09:19    490s] |  Layer |     Created    |     Deleted    |
[12/23 00:09:19    490s] +--------+----------------+----------------+
[12/23 00:09:19    490s] |   via  |        8       |        0       |
[12/23 00:09:19    490s] | metal2 |        2       |       NA       |
[12/23 00:09:19    490s] +--------+----------------+----------------+
[12/23 00:09:19    490s] <CMD> deselectAll
[12/23 00:09:19    490s] <CMD> selectInst DM1/i_SRAM
[12/23 00:09:36    493s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:09:36    493s] The ring targets are set to core/block ring wires.
[12/23 00:09:36    493s] addRing command will consider rows while creating rings.
[12/23 00:09:36    493s] addRing command will disallow rings to go over rows.
[12/23 00:09:36    493s] addRing command will ignore shorts while creating rings.
[12/23 00:09:36    493s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb tr } -skip_side {right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:09:36    493s] 
[12/23 00:09:36    493s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:09:36    493s] Ring generation is complete.
[12/23 00:09:36    493s] vias are now being generated.
[12/23 00:09:36    493s] addRing created 2 wires.
[12/23 00:09:36    493s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[12/23 00:09:36    493s] +--------+----------------+----------------+
[12/23 00:09:36    493s] |  Layer |     Created    |     Deleted    |
[12/23 00:09:36    493s] +--------+----------------+----------------+
[12/23 00:09:36    493s] | metal1 |        2       |       NA       |
[12/23 00:09:36    493s] |   via  |        4       |        0       |
[12/23 00:09:36    493s] +--------+----------------+----------------+
[12/23 00:09:37    493s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:09:37    493s] The ring targets are set to core/block ring wires.
[12/23 00:09:37    493s] addRing command will consider rows while creating rings.
[12/23 00:09:37    493s] addRing command will disallow rings to go over rows.
[12/23 00:09:37    493s] addRing command will ignore shorts while creating rings.
[12/23 00:09:37    493s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb tr } -skip_side {right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:09:37    493s] 
[12/23 00:09:37    493s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:09:37    493s] Ring generation is complete.
[12/23 00:09:37    493s] vias are now being generated.
[12/23 00:09:37    493s] addRing created 2 wires.
[12/23 00:09:37    493s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[12/23 00:09:37    493s] +--------+----------------+----------------+
[12/23 00:09:37    493s] |  Layer |     Created    |     Deleted    |
[12/23 00:09:37    493s] +--------+----------------+----------------+
[12/23 00:09:37    493s] |   via  |        4       |        0       |
[12/23 00:09:37    493s] | metal2 |        2       |       NA       |
[12/23 00:09:37    493s] +--------+----------------+----------------+
[12/23 00:09:38    494s] <CMD> deselectAll
[12/23 00:09:38    494s] <CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
[12/23 00:09:49    496s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:09:49    496s] The ring targets are set to core/block ring wires.
[12/23 00:09:49    496s] addRing command will consider rows while creating rings.
[12/23 00:09:49    496s] addRing command will disallow rings to go over rows.
[12/23 00:09:49    496s] addRing command will ignore shorts while creating rings.
[12/23 00:09:49    496s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:09:49    496s] 
[12/23 00:09:49    496s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:09:49    496s] Ring generation is complete.
[12/23 00:09:49    496s] vias are now being generated.
[12/23 00:09:49    496s] addRing created 4 wires.
[12/23 00:09:49    496s] ViaGen created 10 vias, deleted 0 via to avoid violation.
[12/23 00:09:49    496s] +--------+----------------+----------------+
[12/23 00:09:49    496s] |  Layer |     Created    |     Deleted    |
[12/23 00:09:49    496s] +--------+----------------+----------------+
[12/23 00:09:49    496s] |   via  |       10       |        0       |
[12/23 00:09:49    496s] | metal2 |        4       |       NA       |
[12/23 00:09:49    496s] +--------+----------------+----------------+
[12/23 00:09:50    496s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:09:50    496s] The ring targets are set to core/block ring wires.
[12/23 00:09:50    496s] addRing command will consider rows while creating rings.
[12/23 00:09:50    496s] addRing command will disallow rings to go over rows.
[12/23 00:09:50    496s] addRing command will ignore shorts while creating rings.
[12/23 00:09:50    496s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:09:50    496s] 
[12/23 00:09:50    496s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:09:50    496s] Ring generation is complete.
[12/23 00:09:51    496s] <CMD> deselectAll
[12/23 00:09:51    496s] <CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
[12/23 00:09:57    497s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:09:57    497s] The ring targets are set to core/block ring wires.
[12/23 00:09:57    497s] addRing command will consider rows while creating rings.
[12/23 00:09:57    497s] addRing command will disallow rings to go over rows.
[12/23 00:09:57    497s] addRing command will ignore shorts while creating rings.
[12/23 00:09:57    497s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:09:57    497s] 
[12/23 00:09:57    497s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:09:57    497s] Ring generation is complete.
[12/23 00:09:57    497s] vias are now being generated.
[12/23 00:09:57    497s] addRing created 2 wires.
[12/23 00:09:57    497s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[12/23 00:09:57    497s] +--------+----------------+----------------+
[12/23 00:09:57    497s] |  Layer |     Created    |     Deleted    |
[12/23 00:09:57    497s] +--------+----------------+----------------+
[12/23 00:09:57    497s] |   via  |        4       |        0       |
[12/23 00:09:57    497s] | metal2 |        2       |       NA       |
[12/23 00:09:57    497s] +--------+----------------+----------------+
[12/23 00:09:58    497s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/23 00:09:58    497s] The ring targets are set to core/block ring wires.
[12/23 00:09:58    497s] addRing command will consider rows while creating rings.
[12/23 00:09:58    497s] addRing command will disallow rings to go over rows.
[12/23 00:09:58    497s] addRing command will ignore shorts while creating rings.
[12/23 00:09:58    497s] <CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/23 00:09:58    497s] 
[12/23 00:09:58    497s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.6M)
[12/23 00:09:58    497s] Ring generation is complete.
[12/23 00:10:30    503s] <CMD> setSrouteMode -viaConnectToShape { ring blockring blockpin }
[12/23 00:10:30    503s] <CMD> sroute -connect { blockPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[12/23 00:10:30    503s] *** Begin SPECIAL ROUTE on Fri Dec 23 00:10:30 2022 ***
[12/23 00:10:30    503s] SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_4/build
[12/23 00:10:30    503s] SPECIAL ROUTE ran on machine: vlsicad9 (Linux 3.10.0-957.21.3.el7.x86_64 Xeon 1.60Ghz)
[12/23 00:10:30    503s] 
[12/23 00:10:30    503s] Begin option processing ...
[12/23 00:10:30    503s] srouteConnectPowerBump set to false
[12/23 00:10:30    503s] routeSelectNet set to "VCC GND"
[12/23 00:10:30    503s] routeSpecial set to true
[12/23 00:10:30    503s] srouteBlockPin set to "useLef"
[12/23 00:10:30    503s] srouteBottomLayerLimit set to 1
[12/23 00:10:30    503s] srouteBottomTargetLayerLimit set to 1
[12/23 00:10:30    503s] srouteConnectConverterPin set to false
[12/23 00:10:30    503s] srouteConnectCorePin set to false
[12/23 00:10:30    503s] srouteConnectPadPin set to false
[12/23 00:10:30    503s] srouteConnectStripe set to false
[12/23 00:10:30    503s] srouteCrossoverViaBottomLayer set to 1
[12/23 00:10:30    503s] srouteCrossoverViaTopLayer set to 6
[12/23 00:10:30    503s] srouteFollowCorePinEnd set to 3
[12/23 00:10:30    503s] srouteFollowPadPin set to false
[12/23 00:10:30    503s] srouteJogControl set to "preferWithChanges differentLayer"
[12/23 00:10:30    503s] srouteNoViaOnWireShape set to "padring stripe coverpin noshape blockwire corewire followpin iowire"
[12/23 00:10:30    503s] sroutePadPinAllPorts set to true
[12/23 00:10:30    503s] sroutePreserveExistingRoutes set to true
[12/23 00:10:30    503s] srouteRoutePowerBarPortOnBothDir set to true
[12/23 00:10:30    503s] srouteStopBlockPin set to "nearestTarget"
[12/23 00:10:30    503s] srouteTopLayerLimit set to 6
[12/23 00:10:30    503s] srouteTopTargetLayerLimit set to 6
[12/23 00:10:30    503s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2518.00 megs.
[12/23 00:10:30    503s] 
[12/23 00:10:30    503s] Reading DB technology information...
[12/23 00:10:30    503s] Finished reading DB technology information.
[12/23 00:10:30    503s] Reading floorplan and netlist information...
[12/23 00:10:30    503s] Finished reading floorplan and netlist information.
[12/23 00:10:30    503s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/23 00:10:30    503s] Read in 178 macros, 178 used
[12/23 00:10:30    503s] Read in 181 components
[12/23 00:10:30    503s]   175 core components: 175 unplaced, 0 placed, 0 fixed
[12/23 00:10:30    503s]   6 block/ring components: 0 unplaced, 0 placed, 6 fixed
[12/23 00:10:30    503s] Read in 167 physical pins
[12/23 00:10:30    503s]   167 physical pins: 0 unplaced, 167 placed, 0 fixed
[12/23 00:10:30    503s] Read in 7 blockages
[12/23 00:10:30    503s] Read in 167 nets
[12/23 00:10:30    503s] Read in 2 special nets, 2 routed
[12/23 00:10:30    503s] Read in 529 terminals
[12/23 00:10:30    503s] 2 nets selected.
[12/23 00:10:30    503s] 
[12/23 00:10:30    503s] Begin power routing ...
[12/23 00:10:34    507s]   Number of Block ports routed: 2886
[12/23 00:10:34    507s]   Number of Power Bump ports routed: 0
[12/23 00:10:34    507s] End power routing: cpu: 0:00:04, real: 0:00:04, peak: 2654.00 megs.
[12/23 00:10:34    507s] 
[12/23 00:10:34    507s] 
[12/23 00:10:34    507s] 
[12/23 00:10:34    507s]  Begin updating DB with routing results ...
[12/23 00:10:34    507s]  Updating DB with 167 io pins ...
[12/23 00:10:34    507s]  Updating DB with 3 via definition ...
[12/23 00:10:34    507s] 
sroute post-processing starts at Fri Dec 23 00:10:34 2022
The viaGen is rebuilding shadow vias for net VCC.
[12/23 00:10:34    507s] sroute post-processing ends at Fri Dec 23 00:10:34 2022
sroute created 2890 wires.
[12/23 00:10:34    507s] ViaGen created 5813 vias, deleted 2 vias to avoid violation.
[12/23 00:10:34    507s] +--------+----------------+----------------+
[12/23 00:10:34    507s] |  Layer |     Created    |     Deleted    |
[12/23 00:10:34    507s] +--------+----------------+----------------+
[12/23 00:10:34    507s] | metal1 |      1219      |       NA       |
[12/23 00:10:34    507s] |   via  |      4998      |        2       |
[12/23 00:10:34    507s] | metal2 |      1213      |       NA       |
[12/23 00:10:34    507s] |  via2  |       812      |        0       |
[12/23 00:10:34    507s] | metal3 |       454      |       NA       |
[12/23 00:10:34    507s] |  via3  |        1       |        0       |
[12/23 00:10:34    507s] | metal4 |        3       |       NA       |
[12/23 00:10:34    507s] |  via4  |        2       |        0       |
[12/23 00:10:34    507s] | metal5 |        1       |       NA       |
[12/23 00:10:34    507s] +--------+----------------+----------------+
[12/23 00:10:53    510s] <CMD> set sprCreateIeRingOffset 1.0
[12/23 00:10:53    510s] <CMD> set sprCreateIeRingThreshold 1.0
[12/23 00:10:53    510s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/23 00:10:53    510s] <CMD> set sprCreateIeRingLayers {}
[12/23 00:10:53    510s] <CMD> set sprCreateIeRingOffset 1.0
[12/23 00:10:53    510s] <CMD> set sprCreateIeRingThreshold 1.0
[12/23 00:10:53    510s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/23 00:10:53    510s] <CMD> set sprCreateIeRingLayers {}
[12/23 00:10:53    510s] <CMD> set sprCreateIeStripeWidth 10.0
[12/23 00:10:53    510s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/23 00:10:53    510s] <CMD> set sprCreateIeStripeWidth 10.0
[12/23 00:10:53    510s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/23 00:10:54    511s] <CMD> set sprCreateIeRingOffset 1.0
[12/23 00:10:54    511s] <CMD> set sprCreateIeRingThreshold 1.0
[12/23 00:10:54    511s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/23 00:10:54    511s] <CMD> set sprCreateIeRingLayers {}
[12/23 00:10:54    511s] <CMD> set sprCreateIeStripeWidth 10.0
[12/23 00:10:54    511s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/23 00:11:36    518s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/23 00:11:36    518s] addStripe will allow jog to connect padcore ring and block ring.
[12/23 00:11:36    518s] 
[12/23 00:11:36    518s] Stripes will stop at the boundary of the specified area.
[12/23 00:11:36    518s] When breaking rings, the power planner will consider the existence of blocks.
[12/23 00:11:36    518s] Stripes will not extend to closest target.
[12/23 00:11:36    518s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/23 00:11:36    518s] Stripes will not be created over regions without power planning wires.
[12/23 00:11:36    518s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/23 00:11:36    518s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/23 00:11:36    518s] Offset for stripe breaking is set to 0.
[12/23 00:11:36    518s] <CMD> addStripe -nets {VCC GND} -layer metal4 -direction vertical -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from left -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/23 00:11:36    518s] 
[12/23 00:11:36    518s] Initialize fgc environment(mem: 1564.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Starting stripe generation ...
[12/23 00:11:36    518s] Auto merging with block rings is ON.
[12/23 00:11:36    518s] Non-Default Mode Option Settings :
[12/23 00:11:36    518s]   NONE
[12/23 00:11:36    518s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/23 00:11:36    518s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/23 00:11:36    518s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:36    518s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (86.82, 1219.67) (86.91, 1220.87).
[12/23 00:11:36    518s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (146.820007, 1223.040039) (148.020004, 1224.239990).
[12/23 00:11:36    518s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (526.820007, 1221.750000) (528.020020, 1222.949951).
[12/23 00:11:36    518s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (606.820007, 1221.750000) (608.020020, 1222.949951).
[12/23 00:11:36    518s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (746.820007, 203.190002) (748.020020, 204.389999).
[12/23 00:11:36    518s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (786.820007, 47.430000) (788.020020, 48.630001).
[12/23 00:11:36    518s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (846.820007, 47.430000) (848.020020, 48.630001).
[12/23 00:11:36    518s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (967.79, 44.06) (968.02, 45.26).
[12/23 00:11:36    518s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (1347.72, 34.49) (1347.96, 35.69).
[12/23 00:11:36    518s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (1366.819946, 37.860001) (1368.020020, 39.060001).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (1426.819946, 37.860001) (1428.020020, 39.060001).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (1506.819946, 37.860001) (1508.020020, 39.060001).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (1626.819946, 37.860001) (1628.020020, 39.060001).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (1686.819946, 37.860001) (1688.020020, 39.060001).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (1706.819946, 1428.420044) (1708.020020, 1429.619995).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (1766.819946, 37.860001) (1768.020020, 39.060001).
[12/23 00:11:36    519s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (1807.76, 34.49) (1808.00, 35.69).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (1886.819946, 37.860001) (1888.020020, 39.060001).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (1906.819946, 1428.420044) (1908.020020, 1429.619995).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (1966.819946, 37.860001) (1968.020020, 39.060001).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (2026.819946, 37.860001) (2028.020020, 39.060001).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (2146.820068, 37.860001) (2148.020020, 39.060001).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (2226.820068, 37.860001) (2228.020020, 39.060001).
[12/23 00:11:36    519s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (2266.820068, 1428.420044) (2268.020020, 1429.619995).
[12/23 00:11:36    519s] **WARN: (EMS-27):	Message (IMPPP-570) has exceeded the current message display limit of 20.
[12/23 00:11:36    519s] To increase the message display limit, refer to the product command reference manual.
[12/23 00:11:36    519s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (2306.86, 34.49) (2307.10, 35.69).
[12/23 00:11:36    519s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (2727.84, 34.49) (2728.02, 35.69).
[12/23 00:11:36    519s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (2766.90, 34.49) (2767.14, 35.69).
[12/23 00:11:36    519s] Stripe generation is complete.
[12/23 00:11:36    519s] vias are now being generated.
[12/23 00:11:36    519s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (546.39, 1221.83) (546.54, 1222.95).
[12/23 00:11:36    519s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (546.39, 3108.61) (546.54, 3109.73).
[12/23 00:11:36    519s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (646.53, 203.19) (646.54, 204.31).
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1253.48) (1206.98, 1256.72)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1402.44) (1206.98, 1405.68)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1410.28) (1206.98, 1413.52)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1418.12) (1206.98, 1421.36)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1378.92) (1206.98, 1382.16)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1386.76) (1206.98, 1390.00)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1394.60) (1206.98, 1397.84)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1316.20) (1206.98, 1319.44)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1324.04) (1206.98, 1327.28)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1331.88) (1206.98, 1335.12)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1339.72) (1206.98, 1342.96)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1261.32) (1206.98, 1264.56)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1300.52) (1206.98, 1303.76)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1308.36) (1206.98, 1311.60)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1222.12) (1206.98, 1225.36)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1229.96) (1206.98, 1233.20)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1237.80) (1206.98, 1241.04)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1245.64) (1206.98, 1248.88)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1167.24) (1206.98, 1170.48)
[12/23 00:11:36    519s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (1205.86, 1175.08) (1206.98, 1178.32)
[12/23 00:11:36    519s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/23 00:11:36    519s] To increase the message display limit, refer to the product command reference manual.
[12/23 00:11:36    519s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1425.34, 37.94) (1425.56, 39.06).
[12/23 00:11:36    519s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1885.34, 37.94) (1885.60, 39.06).
[12/23 00:11:36    519s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2525.34, 1428.42) (2525.44, 1429.54).
[12/23 00:11:36    519s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2906.30, 37.94) (2906.54, 39.06).
[12/23 00:11:36    519s] addStripe created 616 wires.
[12/23 00:11:36    519s] ViaGen created 753 vias, deleted 0 via to avoid violation.
[12/23 00:11:36    519s] +--------+----------------+----------------+
[12/23 00:11:36    519s] |  Layer |     Created    |     Deleted    |
[12/23 00:11:36    519s] +--------+----------------+----------------+
[12/23 00:11:36    519s] | metal4 |       448      |       NA       |
[12/23 00:11:36    519s] |  via4  |       376      |        0       |
[12/23 00:11:36    519s] |  via5  |       377      |        0       |
[12/23 00:11:36    519s] | metal6 |       168      |       NA       |
[12/23 00:11:36    519s] +--------+----------------+----------------+
[12/23 00:11:59    523s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/23 00:11:59    523s] addStripe will allow jog to connect padcore ring and block ring.
[12/23 00:11:59    523s] 
[12/23 00:11:59    523s] Stripes will stop at the boundary of the specified area.
[12/23 00:11:59    523s] When breaking rings, the power planner will consider the existence of blocks.
[12/23 00:11:59    523s] Stripes will not extend to closest target.
[12/23 00:11:59    523s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/23 00:11:59    523s] Stripes will not be created over regions without power planning wires.
[12/23 00:11:59    523s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/23 00:11:59    523s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/23 00:11:59    523s] Offset for stripe breaking is set to 0.
[12/23 00:11:59    523s] <CMD> addStripe -nets {VCC GND} -layer metal5 -direction horizontal -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from bottom -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/23 00:11:59    523s] 
[12/23 00:11:59    523s] Initialize fgc environment(mem: 1564.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Starting stripe generation ...
[12/23 00:11:59    523s] Auto merging with block rings is ON.
[12/23 00:11:59    523s] Non-Default Mode Option Settings :
[12/23 00:11:59    523s]   NONE
[12/23 00:11:59    523s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/23 00:11:59    523s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/23 00:11:59    523s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (628.79, 46.76) (629.99, 46.91).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (628.79, 46.76) (629.99, 46.91).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (688.79, 46.76) (689.99, 46.91).
[12/23 00:11:59    523s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (701.890015, 47.509998) (702.770020, 47.959999).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (888.79, 46.76) (889.99, 46.91).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (888.79, 46.76) (889.99, 46.91).
[12/23 00:11:59    523s] Stripe generation is complete.
[12/23 00:11:59    523s] vias are now being generated.
[12/23 00:11:59    523s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal4 at (592.79, 205.28) (595.79, 206.48)
[12/23 00:11:59    523s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal4 at (646.80, 205.28) (649.80, 206.48)
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1205.86, 226.44) (1206.98, 226.48).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3124.88, 226.44) (3126.00, 226.48).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1205.86, 245.28) (1206.98, 245.36).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3124.88, 245.28) (3126.00, 245.36).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1205.86, 626.28) (1206.98, 626.48).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3124.88, 626.28) (3126.00, 626.48).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1205.86, 1225.28) (1206.98, 1225.36).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3124.88, 1225.28) (3126.00, 1225.36).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (203.21, 1346.28) (204.33, 1346.48).
[12/23 00:11:59    523s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (203.21, 1445.28) (204.33, 1445.30).
[12/23 00:11:59    524s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (203.21, 2365.28) (204.33, 2365.38).
[12/23 00:11:59    524s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1205.86, 2385.28) (1206.98, 2385.43).
[12/23 00:11:59    524s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3124.88, 2385.28) (3126.00, 2385.43).
[12/23 00:11:59    524s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (203.21, 2726.40) (204.33, 2726.48).
[12/23 00:11:59    524s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1205.86, 2766.35) (1206.98, 2766.48).
[12/23 00:11:59    524s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[12/23 00:11:59    524s] To increase the message display limit, refer to the product command reference manual.
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (621.11, 47.51) (624.65, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (612.43, 47.51) (615.97, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (621.11, 47.51) (624.65, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (612.43, 47.51) (615.97, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (681.87, 47.51) (685.41, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (629.79, 47.51) (633.33, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (673.19, 47.51) (676.73, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (690.55, 47.51) (694.09, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (699.23, 47.51) (702.77, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (759.99, 47.51) (763.53, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (707.91, 47.51) (711.45, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (716.59, 47.51) (720.13, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (855.47, 47.51) (859.01, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (864.15, 47.51) (867.69, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (872.83, 47.51) (876.37, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (881.51, 47.51) (885.05, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (803.39, 47.51) (806.93, 48.63)
[12/23 00:12:00    524s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (846.79, 47.51) (850.33, 48.63)
[12/23 00:12:00    524s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/23 00:12:00    524s] To increase the message display limit, refer to the product command reference manual.
[12/23 00:12:00    525s] addStripe created 376 wires.
[12/23 00:12:00    525s] ViaGen created 17712 vias, deleted 30 vias to avoid violation.
[12/23 00:12:00    525s] +--------+----------------+----------------+
[12/23 00:12:00    525s] |  Layer |     Created    |     Deleted    |
[12/23 00:12:00    525s] +--------+----------------+----------------+
[12/23 00:12:00    525s] | metal1 |        1       |       NA       |
[12/23 00:12:00    525s] |   via  |        6       |        0       |
[12/23 00:12:00    525s] |  via2  |        6       |        0       |
[12/23 00:12:00    525s] | metal3 |       30       |       NA       |
[12/23 00:12:00    525s] |  via3  |       132      |        0       |
[12/23 00:12:00    525s] |  via4  |      17568     |       30       |
[12/23 00:12:00    525s] | metal5 |       345      |       NA       |
[12/23 00:12:00    525s] +--------+----------------+----------------+
[12/23 00:12:02    525s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/23 00:12:02    525s] addStripe will allow jog to connect padcore ring and block ring.
[12/23 00:12:02    525s] 
[12/23 00:12:02    525s] Stripes will stop at the boundary of the specified area.
[12/23 00:12:02    525s] When breaking rings, the power planner will consider the existence of blocks.
[12/23 00:12:02    525s] Stripes will not extend to closest target.
[12/23 00:12:02    525s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/23 00:12:02    525s] Stripes will not be created over regions without power planning wires.
[12/23 00:12:02    525s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/23 00:12:02    525s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/23 00:12:02    525s] Offset for stripe breaking is set to 0.
[12/23 00:12:02    525s] <CMD> addStripe -nets {VCC GND} -layer metal5 -direction horizontal -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from bottom -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/23 00:12:02    525s] 
[12/23 00:12:02    525s] Initialize fgc environment(mem: 1564.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    525s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:01.0, peak mem: 1564.7M)
[12/23 00:12:03    525s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    525s] Loading via instances (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    525s] Starting stripe generation ...
[12/23 00:12:03    525s] Auto merging with block rings is ON.
[12/23 00:12:03    525s] Non-Default Mode Option Settings :
[12/23 00:12:03    525s]   NONE
[12/23 00:12:03    525s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/23 00:12:03    525s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/23 00:12:03    525s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    525s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    525s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    525s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    525s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    525s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    525s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    525s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    525s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    526s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1564.7M)
[12/23 00:12:03    526s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (628.79, 46.76) (629.99, 46.91).
[12/23 00:12:03    526s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (628.79, 46.76) (629.99, 46.91).
[12/23 00:12:03    526s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (688.79, 46.76) (689.99, 46.91).
[12/23 00:12:03    526s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer via3 at (701.890015, 47.509998) (702.770020, 47.959999).
[12/23 00:12:03    526s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (888.79, 46.76) (889.99, 46.91).
[12/23 00:12:03    526s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal4 at (888.79, 46.76) (889.99, 46.91).
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 45.880001) (3126.659912, 45.880001) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 65.879997) (3126.659912, 65.879997) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 85.879997) (3126.659912, 85.879997) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 105.879997) (3126.659912, 105.879997) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 125.879997) (3126.659912, 125.879997) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 145.880005) (3126.659912, 145.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 165.880005) (3126.659912, 165.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 185.880005) (3126.659912, 185.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 205.880005) (3126.659912, 205.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 225.880005) (3126.659912, 225.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 245.880005) (3126.659912, 245.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 265.880005) (3126.659912, 265.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 285.880005) (3126.659912, 285.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 305.880005) (3126.659912, 305.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 325.880005) (3126.659912, 325.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 345.880005) (3126.659912, 345.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 365.880005) (3126.659912, 365.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 385.880005) (3126.659912, 385.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 405.880005) (3126.659912, 405.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 425.880005) (3126.659912, 425.880005) because same wire already exists.
[12/23 00:12:03    526s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[12/23 00:12:03    526s] To increase the message display limit, refer to the product command reference manual.
[12/23 00:12:03    526s] Stripe generation is complete.
[12/23 00:12:37    532s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring blockpin }
[12/23 00:12:37    532s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[12/23 00:12:37    532s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/23 00:12:37    532s] *** Begin SPECIAL ROUTE on Fri Dec 23 00:12:37 2022 ***
[12/23 00:12:37    532s] SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_4/build
[12/23 00:12:37    532s] SPECIAL ROUTE ran on machine: vlsicad9 (Linux 3.10.0-957.21.3.el7.x86_64 Xeon 1.60Ghz)
[12/23 00:12:37    532s] 
[12/23 00:12:37    532s] Begin option processing ...
[12/23 00:12:37    532s] srouteConnectPowerBump set to false
[12/23 00:12:37    532s] routeSelectNet set to "VCC GND"
[12/23 00:12:37    532s] routeSpecial set to true
[12/23 00:12:37    532s] srouteBottomLayerLimit set to 1
[12/23 00:12:37    532s] srouteBottomTargetLayerLimit set to 1
[12/23 00:12:37    532s] srouteConnectBlockPin set to false
[12/23 00:12:37    532s] srouteConnectConverterPin set to false
[12/23 00:12:37    532s] srouteConnectPadPin set to false
[12/23 00:12:37    532s] srouteConnectStripe set to false
[12/23 00:12:37    532s] srouteCrossoverViaBottomLayer set to 1
[12/23 00:12:37    532s] srouteCrossoverViaTopLayer set to 6
[12/23 00:12:37    532s] srouteFollowCorePinEnd set to 3
[12/23 00:12:37    532s] srouteFollowPadPin set to false
[12/23 00:12:37    532s] srouteJogControl set to "preferWithChanges differentLayer"
[12/23 00:12:37    532s] srouteNoViaOnWireShape set to "padring coverpin noshape blockwire corewire followpin iowire"
[12/23 00:12:37    532s] sroutePadPinAllPorts set to true
[12/23 00:12:37    532s] sroutePreserveExistingRoutes set to true
[12/23 00:12:37    532s] srouteRoutePowerBarPortOnBothDir set to true
[12/23 00:12:37    532s] srouteStopBlockPin set to "nearestTarget"
[12/23 00:12:37    532s] srouteTopLayerLimit set to 6
[12/23 00:12:37    532s] srouteTopTargetLayerLimit set to 6
[12/23 00:12:37    532s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2654.00 megs.
[12/23 00:12:37    532s] 
[12/23 00:12:37    532s] Reading DB technology information...
[12/23 00:12:38    532s] Finished reading DB technology information.
[12/23 00:12:38    532s] Reading floorplan and netlist information...
[12/23 00:12:38    532s] Finished reading floorplan and netlist information.
[12/23 00:12:38    532s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/23 00:12:38    532s] Read in 398 macros, 179 used
[12/23 00:12:38    532s] Read in 181 components
[12/23 00:12:38    532s]   175 core components: 175 unplaced, 0 placed, 0 fixed
[12/23 00:12:38    532s]   6 block/ring components: 0 unplaced, 0 placed, 6 fixed
[12/23 00:12:38    532s] Read in 167 physical pins
[12/23 00:12:38    532s]   167 physical pins: 0 unplaced, 167 placed, 0 fixed
[12/23 00:12:38    532s] Read in 7 blockages
[12/23 00:12:38    532s] Read in 167 nets
[12/23 00:12:38    532s] Read in 2 special nets, 2 routed
[12/23 00:12:38    532s] Read in 529 terminals
[12/23 00:12:38    532s] 2 nets selected.
[12/23 00:12:38    532s] 
[12/23 00:12:38    532s] Begin power routing ...
[12/23 00:12:42    537s] CPU time for FollowPin 4 seconds
[12/23 00:12:47    541s] CPU time for FollowPin 4 seconds
[12/23 00:12:47    542s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (206.82, 1280.39) (208.02, 1280.54).
[12/23 00:12:47    542s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (206.82, 1320.10) (208.02, 1320.23).
[12/23 00:12:47    542s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (206.82, 2842.79) (208.02, 2842.94).
[12/23 00:12:47    542s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (206.82, 2882.50) (208.02, 2882.63).
[12/23 00:12:47    542s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (666.82, 1270.42) (668.02, 1270.46).
[12/23 00:12:48    542s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (666.82, 2832.82) (668.02, 2832.86).
[12/23 00:12:48    542s]   Number of Core ports routed: 2056
[12/23 00:12:48    542s]   Number of Followpin connections: 1030
[12/23 00:12:48    542s] End power routing: cpu: 0:00:10, real: 0:00:10, peak: 2654.00 megs.
[12/23 00:12:48    542s] 
[12/23 00:12:48    542s] 
[12/23 00:12:48    542s] 
[12/23 00:12:48    542s]  Begin updating DB with routing results ...
[12/23 00:12:48    542s]  Updating DB with 167 io pins ...
[12/23 00:12:48    542s]  Updating DB with 1 via definition ...
[12/23 00:12:48    543s] 
sroute post-processing starts at Fri Dec 23 00:12:48 2022
The viaGen is rebuilding shadow vias for net VCC.
[12/23 00:12:48    543s] sroute post-processing ends at Fri Dec 23 00:12:48 2022
sroute created 3315 wires.
[12/23 00:12:48    543s] ViaGen created 100583 vias, deleted 120 vias to avoid violation.
[12/23 00:12:48    543s] +--------+----------------+----------------+
[12/23 00:12:48    543s] |  Layer |     Created    |     Deleted    |
[12/23 00:12:48    543s] +--------+----------------+----------------+
[12/23 00:12:48    543s] | metal1 |      3087      |       NA       |
[12/23 00:12:48    543s] |   via  |      35160     |       108      |
[12/23 00:12:48    543s] | metal2 |        1       |       NA       |
[12/23 00:12:48    543s] |  via2  |      32885     |       11       |
[12/23 00:12:48    543s] | metal3 |       227      |       NA       |
[12/23 00:12:48    543s] |  via3  |      32538     |        1       |
[12/23 00:12:48    543s] +--------+----------------+----------------+
[12/23 00:12:59    545s] <CMD> getMultiCpuUsage -localCpu
[12/23 00:12:59    545s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/23 00:12:59    545s] <CMD> get_verify_drc_mode -quiet -area
[12/23 00:12:59    545s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/23 00:12:59    545s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/23 00:12:59    545s] <CMD> get_verify_drc_mode -check_only -quiet
[12/23 00:12:59    545s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/23 00:12:59    545s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/23 00:12:59    545s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/23 00:12:59    545s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/23 00:12:59    545s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/23 00:12:59    545s] <CMD> get_verify_drc_mode -limit -quiet
[12/23 00:13:02    545s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
[12/23 00:13:02    545s] <CMD> verify_drc
[12/23 00:13:02    545s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/23 00:13:02    545s] #-report top.drc.rpt                     # string, default="", user setting
[12/23 00:13:02    545s]  *** Starting Verify DRC (MEM: 1438.0) ***
[12/23 00:13:02    545s] 
[12/23 00:13:02    545s] #create default rule from bind_ndr_rule rule=0x7f17a28527f0 0x7f1776764018
[12/23 00:13:03    546s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[12/23 00:13:03    546s]   VERIFY DRC ...... Starting Verification
[12/23 00:13:03    546s]   VERIFY DRC ...... Initializing
[12/23 00:13:03    546s]   VERIFY DRC ...... Deleting Existing Violations
[12/23 00:13:03    546s]   VERIFY DRC ...... Creating Sub-Areas
[12/23 00:13:03    546s]   VERIFY DRC ...... Using new threading
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 264.960 264.960} 1 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {264.960 0.000 529.920 264.960} 2 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {529.920 0.000 794.880 264.960} 3 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 3 complete 8 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {794.880 0.000 1059.840 264.960} 4 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 4 complete 9 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {1059.840 0.000 1324.800 264.960} 5 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {1324.800 0.000 1589.760 264.960} 6 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {1589.760 0.000 1854.720 264.960} 7 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {1854.720 0.000 2119.680 264.960} 8 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {2119.680 0.000 2384.640 264.960} 9 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {2384.640 0.000 2649.600 264.960} 10 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {2649.600 0.000 2914.560 264.960} 11 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {2914.560 0.000 3162.000 264.960} 12 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {0.000 264.960 264.960 529.920} 13 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {264.960 264.960 529.920 529.920} 14 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {529.920 264.960 794.880 529.920} 15 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {794.880 264.960 1059.840 529.920} 16 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {1059.840 264.960 1324.800 529.920} 17 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {1324.800 264.960 1589.760 529.920} 18 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {1589.760 264.960 1854.720 529.920} 19 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {1854.720 264.960 2119.680 529.920} 20 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {2119.680 264.960 2384.640 529.920} 21 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {2384.640 264.960 2649.600 529.920} 22 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {2649.600 264.960 2914.560 529.920} 23 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {2914.560 264.960 3162.000 529.920} 24 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {0.000 529.920 264.960 794.880} 25 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 25 complete 2 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {264.960 529.920 529.920 794.880} 26 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {529.920 529.920 794.880 794.880} 27 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {794.880 529.920 1059.840 794.880} 28 of 144
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/23 00:13:03    546s]   VERIFY DRC ...... Sub-Area: {1059.840 529.920 1324.800 794.880} 29 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {1324.800 529.920 1589.760 794.880} 30 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {1589.760 529.920 1854.720 794.880} 31 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {1854.720 529.920 2119.680 794.880} 32 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {2119.680 529.920 2384.640 794.880} 33 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {2384.640 529.920 2649.600 794.880} 34 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {2649.600 529.920 2914.560 794.880} 35 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {2914.560 529.920 3162.000 794.880} 36 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {0.000 794.880 264.960 1059.840} 37 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {264.960 794.880 529.920 1059.840} 38 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {529.920 794.880 794.880 1059.840} 39 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {794.880 794.880 1059.840 1059.840} 40 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {1059.840 794.880 1324.800 1059.840} 41 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {1324.800 794.880 1589.760 1059.840} 42 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {1589.760 794.880 1854.720 1059.840} 43 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {1854.720 794.880 2119.680 1059.840} 44 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {2119.680 794.880 2384.640 1059.840} 45 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {2384.640 794.880 2649.600 1059.840} 46 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {2649.600 794.880 2914.560 1059.840} 47 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {2914.560 794.880 3162.000 1059.840} 48 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {0.000 1059.840 264.960 1324.800} 49 of 144
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/23 00:13:03    547s]   VERIFY DRC ...... Sub-Area: {264.960 1059.840 529.920 1324.800} 50 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {529.920 1059.840 794.880 1324.800} 51 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {794.880 1059.840 1059.840 1324.800} 52 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1059.840 1059.840 1324.800 1324.800} 53 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1324.800 1059.840 1589.760 1324.800} 54 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1589.760 1059.840 1854.720 1324.800} 55 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1854.720 1059.840 2119.680 1324.800} 56 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2119.680 1059.840 2384.640 1324.800} 57 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2384.640 1059.840 2649.600 1324.800} 58 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2649.600 1059.840 2914.560 1324.800} 59 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2914.560 1059.840 3162.000 1324.800} 60 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {0.000 1324.800 264.960 1589.760} 61 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {264.960 1324.800 529.920 1589.760} 62 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {529.920 1324.800 794.880 1589.760} 63 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {794.880 1324.800 1059.840 1589.760} 64 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1059.840 1324.800 1324.800 1589.760} 65 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1324.800 1324.800 1589.760 1589.760} 66 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1589.760 1324.800 1854.720 1589.760} 67 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1854.720 1324.800 2119.680 1589.760} 68 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2119.680 1324.800 2384.640 1589.760} 69 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2384.640 1324.800 2649.600 1589.760} 70 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2649.600 1324.800 2914.560 1589.760} 71 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2914.560 1324.800 3162.000 1589.760} 72 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {0.000 1589.760 264.960 1854.720} 73 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {264.960 1589.760 529.920 1854.720} 74 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {529.920 1589.760 794.880 1854.720} 75 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {794.880 1589.760 1059.840 1854.720} 76 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1059.840 1589.760 1324.800 1854.720} 77 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1324.800 1589.760 1589.760 1854.720} 78 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1589.760 1589.760 1854.720 1854.720} 79 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1854.720 1589.760 2119.680 1854.720} 80 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2119.680 1589.760 2384.640 1854.720} 81 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2384.640 1589.760 2649.600 1854.720} 82 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2649.600 1589.760 2914.560 1854.720} 83 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2914.560 1589.760 3162.000 1854.720} 84 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {0.000 1854.720 264.960 2119.680} 85 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {264.960 1854.720 529.920 2119.680} 86 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {529.920 1854.720 794.880 2119.680} 87 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {794.880 1854.720 1059.840 2119.680} 88 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1059.840 1854.720 1324.800 2119.680} 89 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1324.800 1854.720 1589.760 2119.680} 90 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1589.760 1854.720 1854.720 2119.680} 91 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1854.720 1854.720 2119.680 2119.680} 92 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2119.680 1854.720 2384.640 2119.680} 93 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2384.640 1854.720 2649.600 2119.680} 94 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2649.600 1854.720 2914.560 2119.680} 95 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2914.560 1854.720 3162.000 2119.680} 96 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {0.000 2119.680 264.960 2384.640} 97 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {264.960 2119.680 529.920 2384.640} 98 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {529.920 2119.680 794.880 2384.640} 99 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {794.880 2119.680 1059.840 2384.640} 100 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1059.840 2119.680 1324.800 2384.640} 101 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1324.800 2119.680 1589.760 2384.640} 102 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1589.760 2119.680 1854.720 2384.640} 103 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1854.720 2119.680 2119.680 2384.640} 104 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2119.680 2119.680 2384.640 2384.640} 105 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2384.640 2119.680 2649.600 2384.640} 106 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2649.600 2119.680 2914.560 2384.640} 107 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2914.560 2119.680 3162.000 2384.640} 108 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {0.000 2384.640 264.960 2649.600} 109 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {264.960 2384.640 529.920 2649.600} 110 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {529.920 2384.640 794.880 2649.600} 111 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {794.880 2384.640 1059.840 2649.600} 112 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1059.840 2384.640 1324.800 2649.600} 113 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1324.800 2384.640 1589.760 2649.600} 114 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1589.760 2384.640 1854.720 2649.600} 115 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {1854.720 2384.640 2119.680 2649.600} 116 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2119.680 2384.640 2384.640 2649.600} 117 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2384.640 2384.640 2649.600 2649.600} 118 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2649.600 2384.640 2914.560 2649.600} 119 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {2914.560 2384.640 3162.000 2649.600} 120 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {0.000 2649.600 264.960 2914.560} 121 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {264.960 2649.600 529.920 2914.560} 122 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {529.920 2649.600 794.880 2914.560} 123 of 144
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/23 00:13:04    547s]   VERIFY DRC ...... Sub-Area: {794.880 2649.600 1059.840 2914.560} 124 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {1059.840 2649.600 1324.800 2914.560} 125 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {1324.800 2649.600 1589.760 2914.560} 126 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {1589.760 2649.600 1854.720 2914.560} 127 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {1854.720 2649.600 2119.680 2914.560} 128 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {2119.680 2649.600 2384.640 2914.560} 129 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {2384.640 2649.600 2649.600 2914.560} 130 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {2649.600 2649.600 2914.560 2914.560} 131 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {2914.560 2649.600 3162.000 2914.560} 132 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {0.000 2914.560 264.960 3160.080} 133 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {264.960 2914.560 529.920 3160.080} 134 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {529.920 2914.560 794.880 3160.080} 135 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {794.880 2914.560 1059.840 3160.080} 136 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {1059.840 2914.560 1324.800 3160.080} 137 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {1324.800 2914.560 1589.760 3160.080} 138 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {1589.760 2914.560 1854.720 3160.080} 139 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {1854.720 2914.560 2119.680 3160.080} 140 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {2119.680 2914.560 2384.640 3160.080} 141 of 144
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[12/23 00:13:04    548s]   VERIFY DRC ...... Sub-Area: {2384.640 2914.560 2649.600 3160.080} 142 of 144
[12/23 00:13:05    548s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[12/23 00:13:05    548s]   VERIFY DRC ...... Sub-Area: {2649.600 2914.560 2914.560 3160.080} 143 of 144
[12/23 00:13:05    548s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[12/23 00:13:05    548s]   VERIFY DRC ...... Sub-Area: {2914.560 2914.560 3162.000 3160.080} 144 of 144
[12/23 00:13:05    548s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[12/23 00:13:05    548s] 
[12/23 00:13:05    548s]   Verification Complete : 19 Viols.
[12/23 00:13:05    548s] 
[12/23 00:13:05    548s]  Violation Summary By Layer and Type:
[12/23 00:13:05    548s] 
[12/23 00:13:05    548s] 	         MetSpc    Short   Totals
[12/23 00:13:05    548s] 	metal1        1        1        2
[12/23 00:13:05    548s] 	metal5       17        0       17
[12/23 00:13:05    548s] 	Totals       18        1       19
[12/23 00:13:05    548s] 
[12/23 00:13:05    548s]  *** End Verify DRC (CPU: 0:00:01.5  ELAPSED TIME: 2.00  MEM: 0.0M) ***
[12/23 00:13:05    548s] 
[12/23 00:13:05    548s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/23 00:13:42    556s] 
--------------------------------------------------------------------------------
Exiting Innovus on Fri Dec 23 00:13:42 2022
  Total CPU time:     0:09:17
  Total real time:    0:25:22
  Peak memory (main): 1234.57MB

[12/23 00:13:42    556s] 
[12/23 00:13:42    556s] *** Memory Usage v#1 (Current mem = 1440.125M, initial mem = 268.250M) ***
[12/23 00:13:42    556s] 
[12/23 00:13:42    556s] *** Summary of all messages that are not suppressed in this session:
[12/23 00:13:42    556s] Severity  ID               Count  Summary                                  
[12/23 00:13:42    556s] ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
[12/23 00:13:42    556s] WARNING   IMPLF-58           382  MACRO '%s' has been found in the databas...
[12/23 00:13:42    556s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/23 00:13:42    556s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/23 00:13:42    556s] WARNING   IMPLF-119            6  LAYER '%s' has been found in the databas...
[12/23 00:13:42    556s] WARNING   IMPFP-10013         48  Halo should be created around block %s a...
[12/23 00:13:42    556s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[12/23 00:13:42    556s] WARNING   IMPTS-141           24  Cell (%s) is marked as dont_touch, but i...
[12/23 00:13:42    556s] WARNING   IMPVL-159          770  Pin '%s' of cell '%s' is defined in LEF ...
[12/23 00:13:42    556s] WARNING   IMPPP-531           66  ViaGen Warning: %s rule violation, no vi...
[12/23 00:13:42    556s] WARNING   IMPPP-532          198  ViaGen Warning: top layer and bottom lay...
[12/23 00:13:42    556s] WARNING   IMPPP-570           32  The power planner detected cut layer obs...
[12/23 00:13:42    556s] WARNING   IMPPP-170          376  The power planner failed to create a wir...
[12/23 00:13:42    556s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[12/23 00:13:42    556s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/23 00:13:42    556s] WARNING   IMPAFP-9024          6  planDesign is obsolete. This command wil...
[12/23 00:13:42    556s] WARNING   IMPCTE-290           8  Could not locate cell %s in any library ...
[12/23 00:13:42    556s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[12/23 00:13:42    556s] WARNING   TECHLIB-302          3  No function defined for cell '%s'. The c...
[12/23 00:13:42    556s] *** Message Summary: 1940 warning(s), 3 error(s)
[12/23 00:13:42    556s] 
[12/23 00:13:42    556s] --- Ending "Innovus" (totcpu=0:09:16, real=0:25:20, mem=1440.1M) ---
