// Seed: 3994949228
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output uwire id_3
);
  id_5 :
  assert property (@(posedge 1) 1)
  else $display;
endmodule
module module_1 (
    output tri   id_0,
    output tri0  id_1
    , id_10,
    output tri0  id_2,
    output uwire id_3,
    input  tri   id_4,
    output wire  id_5,
    output uwire id_6,
    input  tri0  id_7,
    input  wor   id_8
);
  assign id_3 = 1'b0 ? id_8 ==? id_4 : id_7;
  module_0(
      id_6, id_7, id_1, id_1
  );
endmodule
