
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /data/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'kdlin' on host 'correlator2.fnal.gov' (Linux_x86_64 version 3.10.0-957.21.3.el7.x86_64) on Mon Apr 12 19:37:21 CDT 2021
INFO: [HLS 200-10] On os "Scientific Linux release 7.9 (Nitrogen)"
INFO: [HLS 200-10] In directory '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Creating and opening project '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1'.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
INFO: Unable to open input/predictions file, using default input.
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m9s *****
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:103:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:103:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:118:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:118:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1050.227 ; gain = 530.188 ; free physical = 79738 ; free virtual = 102861
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1050.227 ; gain = 530.188 ; free physical = 79738 ; free virtual = 102861
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:14).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:75).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<5u, 1u, 20u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<5u, 1u, 20u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:14).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, LeakyReLU_config5>' (firmware/nnet_utils/nnet_activation_stream.h:430).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, LeakyReLU_config5>' (firmware/nnet_utils/nnet_activation_stream.h:430).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, LeakyReLU_config5>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, LeakyReLU_config5>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, LeakyReLU_config5>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config6>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:75).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 10u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 10u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 10u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 10u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:14).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config14>' (firmware/nnet_utils/nnet_activation_stream.h:430).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config14>' (firmware/nnet_utils/nnet_activation_stream.h:430).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config14>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config14>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config14>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config10>' (firmware/nnet_utils/nnet_activation_stream.h:430).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config10>' (firmware/nnet_utils/nnet_activation_stream.h:430).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config10>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config10>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config10>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:75).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config15>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_stream.h:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1050.227 ; gain = 530.188 ; free physical = 79614 ; free virtual = 102750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:56->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:56->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:56->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1050.227 ; gain = 530.188 ; free physical = 79600 ; free virtual = 102740
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:424) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:424) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:424) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 256-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LeakyReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:420) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, LeakyReLU_config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LeakyReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:420) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config14>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LeakyReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:420) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:24) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:24) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:24) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LeakyReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:427) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, LeakyReLU_config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LeakyReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:427) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config14>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LeakyReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:427) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 75.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' completely with a factor of 144.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.10' (firmware/nnet_utils/nnet_padding_stream.h:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.9' (firmware/nnet_utils/nnet_padding_stream.h:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.11' (firmware/nnet_utils/nnet_padding_stream.h:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.12' (firmware/nnet_utils/nnet_padding_stream.h:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.4' (firmware/nnet_utils/nnet_padding_stream.h:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.16' (firmware/nnet_utils/nnet_padding_stream.h:23) automatically.
INFO: [XFORM 203-131] Reshaping array 'w7.V'  in dimension 1 with a block factor of 8.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 24.
INFO: [XFORM 203-131] Reshaping array 'w11.V'  in dimension 1 with a block factor of 16.
INFO: [XFORM 203-131] Reshaping array 'w16.V'  in dimension 1 with a block factor of 2.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:75) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer19_out.V.data.V' (firmware/myproject.cpp:80) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_3.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_out.V.data.V' (firmware/myproject.cpp:60) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer20_out.V.data.V' (firmware/myproject.cpp:95) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:115) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer17_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:105) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.data.V' (firmware/myproject.cpp:110) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:85) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:65) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:100) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config7::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.23' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:160:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'config2::pixels.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:23:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config11::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.25' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer19_out.V.data.V' (firmware/myproject.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_3.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer18_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer20_out.V.data.V' (firmware/myproject.cpp:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer17_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_pooling_stream.h:93:126), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.data.V' (firmware/myproject.cpp:110) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:85) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:65) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:100) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:160:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:56->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:56->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:56->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 14 process function(s): 
	 'Block_ap_fixed_base.exit4339_proc'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'
	 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, LeakyReLU_config5>235'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>'
	 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config10>236'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>'
	 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config14>237'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:420:79) to (firmware/nnet_utils/nnet_activation_stream.h:420:73) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, LeakyReLU_config5>235'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:420:79) to (firmware/nnet_utils/nnet_activation_stream.h:420:73) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config14>237'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:420:79) to (firmware/nnet_utils/nnet_activation_stream.h:420:73) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config10>236'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>'... converting 5 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.81i25P.i7' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:23->firmware/nnet_utils/nnet_conv2d_stream.h:59).
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:61:1)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 1210.230 ; gain = 690.191 ; free physical = 79443 ; free virtual = 102597
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config19>' to 'zeropad2d_cl<array,array<ap_fixed,8u>,config19>' (firmware/nnet_utils/nnet_padding_stream.h:16:59)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' to 'zeropad2d_cl<array,array<ap_fixed,3u>,config18>' (firmware/nnet_utils/nnet_padding_stream.h:16:60)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config20>' to 'zeropad2d_cl<array,array<ap_fixed,16u>,config20>' (firmware/nnet_utils/nnet_padding_stream.h:16:59)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' to 'softmax_latency<array,array,softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:61:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' to 'softmax<array,array<ap_fixed,8u>,softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:333:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' to 'pooling2d_cl<array,array<ap_fixed,8u>,config6>' (firmware/nnet_utils/nnet_pooling_stream.h:81:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config15>' to 'pooling2d_cl<array,array<ap_fixed,16u>,config15>' (firmware/nnet_utils/nnet_pooling_stream.h:81:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, LeakyReLU_config5>235' to 'leaky_relu<array,array<ap_fixed,8u>,LeakyReLU_config5>235' (firmware/nnet_utils/nnet_activation_stream.h:420:73)
WARNING: [XFORM 203-631] Renaming function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config14>237' to 'leaky_relu<array,array,LeakyReLU_config14>237' (firmware/nnet_utils/nnet_activation_stream.h:420:73)
WARNING: [XFORM 203-631] Renaming function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, LeakyReLU_config10>236' to 'leaky_relu<array,array,LeakyReLU_config10>236' (firmware/nnet_utils/nnet_activation_stream.h:420:73)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config16>' (firmware/nnet_utils/nnet_dense_resource.h:24:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>' (firmware/nnet_utils/nnet_dense_stream.h:41:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' to 'conv_2d_cl<array,array<ap_fixed,16u>,config7>' (firmware/nnet_utils/nnet_dense_resource.h:13:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,8u>,config2>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' to 'conv_2d_cl<array,array<ap_fixed,16u>,config11>' (firmware/nnet_utils/nnet_dense_resource.h:13:37)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,8u>,config2>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,16u>,config7>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,16u>,config11>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config16>'.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,8u>,config2>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,16u>,config7>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,16u>,config11>': loop nest is not flattened.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config16>'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 1306.227 ; gain = 786.188 ; free physical = 80091 ; free virtual = 103248
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_ap_fixed_base.exit4339_proc' to 'Block_ap_fixed_base_exit4339_proc'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,3u>,config18>' to 'zeropad2d_cl_array_array_ap_fixed_3u_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,8u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_8u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'leaky_relu<array,array<ap_fixed,8u>,LeakyReLU_config5>235' to 'leaky_relu_array_array_ap_fixed_8u_LeakyReLU_config5_235'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,8u>,config6>' to 'pooling2d_cl_array_array_ap_fixed_8u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,8u>,config19>' to 'zeropad2d_cl_array_array_ap_fixed_8u_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,16u>,config7>' to 'conv_2d_cl_array_array_ap_fixed_16u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'leaky_relu<array,array,LeakyReLU_config10>236' to 'leaky_relu_array_array_LeakyReLU_config10_236'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,16u>,config20>' to 'zeropad2d_cl_array_array_ap_fixed_16u_config20_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,16u>,config11>' to 'conv_2d_cl_array_array_ap_fixed_16u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'leaky_relu<array,array,LeakyReLU_config14>237' to 'leaky_relu_array_array_LeakyReLU_config14_237'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,16u>,config15>' to 'pooling2d_cl_array_array_ap_fixed_16u_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config16>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>' to 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_latency<array,array,softmax_config17>' to 'softmax_latency_array_array_softmax_config17_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed,8u>,softmax_config17>' to 'softmax_array_array_ap_fixed_8u_softmax_config17_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ap_fixed_base_exit4339_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 116.82 seconds; current allocated memory: 457.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 457.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_3u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 457.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 457.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 460.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 466.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'leaky_relu_array_array_ap_fixed_8u_LeakyReLU_config5_235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LeakyReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 467.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 467.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_8u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 468.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 470.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_8u_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 470.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 470.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_16u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 472.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 475.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'leaky_relu_array_array_LeakyReLU_config10_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LeakyReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 476.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 477.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16u_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 477.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 478.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_16u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 480.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 486.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'leaky_relu_array_array_LeakyReLU_config14_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LeakyReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 486.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 487.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16u_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 490.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 493.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 495.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 501.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 504.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 508.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_latency_array_array_softmax_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_latency<array,array,softmax_config17>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 508.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 509.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_8u_softmax_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 509.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 509.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 510.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 515.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ap_fixed_base_exit4339_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ap_fixed_base_exit4339_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 515.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_3u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_3u_config18_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 516.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_8s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1287_16_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1287_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_8u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 533.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'leaky_relu_array_array_ap_fixed_8u_LeakyReLU_config5_235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10ns_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'leaky_relu_array_array_ap_fixed_8u_LeakyReLU_config5_235'.
INFO: [HLS 200-111]  Elapsed time: 2.43 seconds; current allocated memory: 547.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_8u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8u_config6_s_pool_table_height20' to 'pooling2d_cl_array_array_ap_fixed_8u_config6_s_pool_tablebkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8u_config6_s_pool_table_width22' to 'pooling2d_cl_array_array_ap_fixed_8u_config6_s_pool_tablecud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_8u_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 550.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_8u_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_8u_config19_s'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 554.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_16u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_8s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_727_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_16u_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 559.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'leaky_relu_array_array_LeakyReLU_config10_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10ns_26_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'leaky_relu_array_array_LeakyReLU_config10_236'.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 568.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16u_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16u_config20_s'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 571.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_16u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d24_A' is changed to 'fifo_w16_d24_A_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_9s_16s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1448_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_16u_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 5.57 seconds; current allocated memory: 581.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'leaky_relu_array_array_LeakyReLU_config14_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10ns_26_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'leaky_relu_array_array_LeakyReLU_config14_237'.
INFO: [HLS 200-111]  Elapsed time: 3.5 seconds; current allocated memory: 593.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16u_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16u_config15_s_pool_table_height12' to 'pooling2d_cl_array_array_ap_fixed_16u_config15_s_pool_tabdEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16u_config15_s_pool_table_width13' to 'pooling2d_cl_array_array_ap_fixed_16u_config15_s_pool_tabeOg' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16u_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 599.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_outidx' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_outfYi' due to the length limit 60
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s' is 8192 from HDL expression: (do_init_reg_2162 == 1'd0)
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_9s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_2568_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s'.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 612.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s'.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 638.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_latency_array_array_softmax_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_latency_array_array_softmax_config17_s_invert_table11' to 'softmax_latency_array_array_softmax_config17_s_invert_tabg8j' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_latency_array_array_softmax_config17_s'.
INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 653.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_8u_softmax_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_8u_softmax_config17_s'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 656.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_3_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_3_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_3_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d16_A' is changed to 'fifo_w16_d16_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_leaky_relu_array_array_ap_fixed_8u_LeakyReLU_config5_235_U0' to 'start_for_leaky_relu_array_array_ap_fixed_8u_LeakyReLU_cohbi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configibs' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_softmax_array_array_ap_fixed_8u_softmax_config17_U0' to 'start_for_softmax_array_array_ap_fixed_8u_softmax_config1jbC' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 662.669 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 232.61 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_72_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_73_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_74_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_8u_config6_s_pool_tablebkb_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_16u_config7_s_outidx18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_16u_config7_s_w7_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_16u_config11_s_w11_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_72_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_73_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_74_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_75_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_76_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_77_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_78_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_79_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_80_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_81_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_82_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_83_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_84_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_85_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_86_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_87_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_88_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_89_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_90_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_91_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_92_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_93_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_94_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_95_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_96_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_97_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_98_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_99_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_100_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_101_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_102_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_103_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_104_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_105_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_106_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_107_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_108_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_109_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_110_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_111_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_112_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_113_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_114_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_115_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_116_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_117_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_118_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_119_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_120_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_121_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_122_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_123_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_124_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_125_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_126_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_127_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_128_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_129_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_130_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_131_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_132_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_133_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_134_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_135_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_136_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_137_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_138_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_139_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_140_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_141_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_142_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_143_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_16u_config15_s_pool_tabdEe_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_outfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_w16_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config17_s_exp_table10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config17_s_invert_tabg8j_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_data_0_V_U(fifo_w16_d400_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_data_1_V_U(fifo_w16_d400_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_data_2_V_U(fifo_w16_d400_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_8_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_9_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_10_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_11_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_12_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_13_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_14_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_15_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_8_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_9_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_10_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_11_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_12_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_13_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_14_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_15_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_13_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_14_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_15_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_8_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_9_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_10_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_11_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_12_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_13_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_14_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_15_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_8_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_9_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_10_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_11_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_12_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_13_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_14_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_15_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_0_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_1_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_2_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_3_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_4_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_5_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_6_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_7_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_8_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_9_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_10_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_11_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_12_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_13_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_14_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_15_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_leaky_relu_array_array_ap_fixed_8u_LeakyReLU_cohbi_U(start_for_leaky_relu_array_array_ap_fixed_8u_LeakyReLU_cohbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_8u_config6_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_8u_config6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_8u_config19_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_8u_config19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config7_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_16u_config7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_leaky_relu_array_array_LeakyReLU_config10_236_U0_U(start_for_leaky_relu_array_array_LeakyReLU_config10_236_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_16u_config20_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_16u_config20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config11_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_16u_config11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_leaky_relu_array_array_LeakyReLU_config14_237_U0_U(start_for_leaky_relu_array_array_LeakyReLU_config14_237_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config15_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16u_config15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configibs_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_8u_softmax_config1jbC_U(start_for_softmax_array_array_ap_fixed_8u_softmax_config1jbC)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:11 ; elapsed = 00:03:26 . Memory (MB): peak = 1645.715 ; gain = 1125.676 ; free physical = 79824 ; free virtual = 103134
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h3m13s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/data/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Unable to open input/predictions file, using default input.
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config11_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_16u_config11_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_16u_config11_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_16u_config7_s_outidx18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_16u_config7_s_outidx18_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_16u_config7_s_outidx18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/start_for_softmax_array_array_ap_fixed_8u_softmax_config1jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_softmax_array_array_ap_fixed_8u_softmax_config1jbC_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_softmax_array_array_ap_fixed_8u_softmax_config1jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config15_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_16u_config15_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_16u_config15_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_9s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_9s_25_1_1_DSP48_5
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_9s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_6_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_6_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_3_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_array_ap_fixed_16u_config20_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_array_ap_fixed_16u_config20_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_array_ap_fixed_16u_config20_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_16u_config7_s_w7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_16u_config7_s_w7_V_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_16u_config7_s_w7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/fifo_w16_d400_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d400_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_3_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_3_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_10ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_10ns_26_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_10ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mux_83_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_83_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_16u_config15_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_16u_config15_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/fifo_w16_d100_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d100_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mux_255_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_255_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_16u_config11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_16u_config11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config17_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config17_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/fifo_w16_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d64_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_32_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mux_1287_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_1287_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/leaky_relu_array_array_LeakyReLU_config14_237.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leaky_relu_array_array_LeakyReLU_config14_237
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/leaky_relu_array_array_ap_fixed_8u_LeakyReLU_config5_235.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leaky_relu_array_array_ap_fixed_8u_LeakyReLU_config5_235
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_16u_config15_s_pool_tabdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_16u_config15_s_pool_tabdEe_rom
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_16u_config15_s_pool_tabdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_3_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_3_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/start_for_leaky_relu_array_array_LeakyReLU_config10_236_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_leaky_relu_array_array_LeakyReLU_config10_236_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_leaky_relu_array_array_LeakyReLU_config10_236_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mul_mul_9s_16s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_9s_16s_25_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_9s_16s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config17_s_exp_table10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config17_s_exp_table10_rom
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config17_s_exp_table10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_3_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_3_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mux_2568_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_2568_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_5_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_5_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_16u_config11_s_w11_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_16u_config11_s_w11_V_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_16u_config11_s_w11_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mux_42_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_42_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_array_ap_fixed_8u_config19_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_array_ap_fixed_8u_config19_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/fifo_w16_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/start_for_leaky_relu_array_array_LeakyReLU_config14_237_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_leaky_relu_array_array_LeakyReLU_config14_237_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_leaky_relu_array_array_LeakyReLU_config14_237_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/fifo_w16_d16_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mux_1287_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_1287_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_array_ap_fixed_3u_config18_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_array_ap_fixed_3u_config18_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_array_ap_fixed_16u_config20_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_array_ap_fixed_16u_config20_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mux_1448_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_1448_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_26_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config17_s_invert_tabg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config17_s_invert_tabg8j_rom
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config17_s_invert_tabg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configibs_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_8u_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/fifo_w16_d80_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d80_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_w16_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_w16_V_rom
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_w16_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_8u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_8u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_8u_config6_s_pool_tablebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_8u_config6_s_pool_tablebkb_rom
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_8u_config6_s_pool_tablebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/fifo_w16_d8_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d8_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d8_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/Block_ap_fixed_base_exit4339_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_ap_fixed_base_exit4339_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mux_325_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_325_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_4_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_4_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/start_for_leaky_relu_array_array_ap_fixed_8u_LeakyReLU_cohbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_leaky_relu_array_array_ap_fixed_8u_LeakyReLU_cohbi_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_leaky_relu_array_array_ap_fixed_8u_LeakyReLU_cohbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/fifo_w16_d16_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/softmax_array_array_ap_fixed_8u_softmax_config17_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_array_array_ap_fixed_8u_softmax_config17_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_16u_config7_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_16u_config7_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/fifo_w16_d24_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d24_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d24_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/leaky_relu_array_array_LeakyReLU_config10_236.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leaky_relu_array_array_LeakyReLU_config10_236
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_16u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_16u_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/fifo_w16_d24_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d24_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d24_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_array_ap_fixed_8u_config19_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_array_ap_fixed_8u_config19_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_array_ap_fixed_8u_config19_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/start_for_pooling2d_cl_array_array_ap_fixed_8u_config6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_8u_config6_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_8u_config6_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_8s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_8s_24_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_8s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_outfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_outfYi_rom
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_outfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject_mux_727_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_727_16_1_1
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Block_ap_fixed_base_exit4339_pro...
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.zeropad2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.myproject_mux_1287_25_1_1(ID=1,d...
Compiling module xil_defaultlib.myproject_mux_325_16_1_1(ID=1,di...
Compiling module xil_defaultlib.myproject_mux_1287_16_1_1(ID=1,d...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_26_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_26_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_8s_24_1_1_...
Compiling module xil_defaultlib.myproject_mul_mul_16s_8s_24_1_1(...
Compiling module xil_defaultlib.fifo_w16_d80_A
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.myproject_mul_mul_16s_10ns_26_1_...
Compiling module xil_defaultlib.myproject_mul_mul_16s_10ns_26_1_...
Compiling module xil_defaultlib.leaky_relu_array_array_ap_fixed_...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d16_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d16_A
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.zeropad2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.myproject_mux_255_9_1_1(ID=1,din...
Compiling module xil_defaultlib.myproject_mux_727_16_1_1(ID=1,di...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_32_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_32_1_1...
Compiling module xil_defaultlib.fifo_w16_d24_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d24_A
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.leaky_relu_array_array_LeakyReLU...
Compiling module xil_defaultlib.zeropad2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.myproject_mux_1448_16_1_1(ID=1,d...
Compiling module xil_defaultlib.myproject_mul_mul_9s_16s_25_1_1_...
Compiling module xil_defaultlib.myproject_mul_mul_9s_16s_25_1_1(...
Compiling module xil_defaultlib.fifo_w16_d24_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d24_A_x
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.leaky_relu_array_array_LeakyReLU...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d8_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d8_A
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.myproject_mux_2568_16_1_1(ID=1,d...
Compiling module xil_defaultlib.myproject_mux_42_16_1_1(ID=1,din...
Compiling module xil_defaultlib.myproject_mux_83_16_1_1(ID=1,din...
Compiling module xil_defaultlib.myproject_mul_mul_16s_9s_25_1_1_...
Compiling module xil_defaultlib.myproject_mul_mul_16s_9s_25_1_1(...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_array_array_ap_fixed_16_6_...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_array_array_ap_fixed_8u_...
Compiling module xil_defaultlib.fifo_w16_d400_A
Compiling module xil_defaultlib.fifo_w16_d256_A
Compiling module xil_defaultlib.fifo_w16_d64_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d64_A
Compiling module xil_defaultlib.fifo_w16_d100_A
Compiling module xil_defaultlib.fifo_w16_d16_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d16_A_x
Compiling module xil_defaultlib.fifo_w16_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_leaky_relu_array_array...
Compiling module xil_defaultlib.start_for_leaky_relu_array_array...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_leaky_relu_array_array...
Compiling module xil_defaultlib.start_for_leaky_relu_array_array...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_leaky_relu_array_array...
Compiling module xil_defaultlib.start_for_leaky_relu_array_array...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_dense_array_array_ap_f...
Compiling module xil_defaultlib.start_for_dense_array_array_ap_f...
Compiling module xil_defaultlib.start_for_softmax_array_array_ap...
Compiling module xil_defaultlib.start_for_softmax_array_array_ap...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_3_V_data_0_V
Compiling module xil_defaultlib.AESL_axi_s_input_3_V_data_1_V
Compiling module xil_defaultlib.AESL_axi_s_input_3_V_data_2_V
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_0_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_1_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_2_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_3_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_4_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_5_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_6_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_7_...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 12 19:41:53 2021...

****** xsim v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer17_out_group [add_wave_group layer17_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_7_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_7_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_6_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_6_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_5_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_5_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_4_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_4_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_3_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_3_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_2_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_2_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_1_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_1_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_0_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_0_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_7_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_6_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_5_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_4_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_3_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_2_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_1_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_0_V_TDATA -into $layer17_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_3_group [add_wave_group input_3(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_V_data_2_V_TREADY -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_V_data_2_V_TVALID -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_V_data_1_V_TREADY -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_V_data_1_V_TVALID -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_V_data_0_V_TREADY -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_V_data_0_V_TVALID -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_V_data_2_V_TDATA -into $input_3_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_V_data_1_V_TDATA -into $input_3_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_V_data_0_V_TDATA -into $input_3_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_3_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_3_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_3_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer17_out_group [add_wave_group layer17_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer17_out_V_data_7_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_7_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_6_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_6_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_5_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_5_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_4_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_4_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_3_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_3_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_2_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_2_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_1_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_1_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_0_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_0_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_7_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_6_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_5_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_4_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_3_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_2_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_1_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_0_V_TDATA -into $tb_layer17_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_3_group [add_wave_group input_3(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_3_V_data_2_V_TREADY -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_V_data_2_V_TVALID -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_V_data_1_V_TREADY -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_V_data_1_V_TVALID -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_V_data_0_V_TREADY -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_V_data_0_V_TVALID -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_V_data_2_V_TDATA -into $tb_input_3_group -radix hex
## add_wave /apatb_myproject_top/input_3_V_data_1_V_TDATA -into $tb_input_3_group -radix hex
## add_wave /apatb_myproject_top/input_3_V_data_0_V_TDATA -into $tb_input_3_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "113000"
// RTL Simulation : 1 / 3 [86.97%] @ "70908000"
// RTL Simulation : 2 / 3 [61.07%] @ "118953000"
// RTL Simulation : 3 / 3 [100.00%] @ "166998000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 167017500 ps : File "/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 802
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1587.531 ; gain = 0.000 ; free physical = 78989 ; free virtual = 102715
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 12 19:42:27 2021...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: Unable to open input/predictions file, using default input.
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO:
Report time       : Mon Apr 12 19:42:28 CDT 2021.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|          14157|          18887|          23290|            476|           7079|          13683|
+----------+----------+-----------------------------------------------+-----------------------------------------------+

***** C/RTL SIMULATION COMPLETED IN 0h1m40s *****
***** C/RTL VALIDATION *****
INFO: Test PASSED
***** EXPORT IP *****
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 12 19:42:40 2021...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1630.703 ; gain = 29.750 ; free physical = 78928 ; free virtual = 102670
Wrote  : </data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Wrote  : </data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Mon Apr 12 19:43:11 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Apr 12 19:43:11 2021] Launched synth_1...
Run output will be captured here: /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Mon Apr 12 19:43:11 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1628.574 ; gain = 28.754 ; free physical = 70656 ; free virtual = 94590
Command: synth_design -top bd_0_wrapper -part xcvu9p-flgb2104-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1686] The version limit for your license is '2021.04' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 101145 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.754 ; gain = 171.715 ; free physical = 70051 ; free virtual = 93985
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-101034-correlator2.fnal.gov/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-101034-correlator2.fnal.gov/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2772.477 ; gain = 236.438 ; free physical = 70078 ; free virtual = 94013
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2775.441 ; gain = 239.402 ; free physical = 70073 ; free virtual = 94007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2775.441 ; gain = 239.402 ; free physical = 70073 ; free virtual = 94007
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2775.441 ; gain = 0.000 ; free physical = 70066 ; free virtual = 94000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/myproject.xdc]
Finished Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/myproject.xdc]
Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.098 ; gain = 0.000 ; free physical = 69963 ; free virtual = 93898
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2880.098 ; gain = 0.000 ; free physical = 69963 ; free virtual = 93897
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2880.098 ; gain = 344.059 ; free physical = 70047 ; free virtual = 93982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2880.098 ; gain = 344.059 ; free physical = 70047 ; free virtual = 93982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2880.098 ; gain = 344.059 ; free physical = 70048 ; free virtual = 93982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2880.098 ; gain = 344.059 ; free physical = 70046 ; free virtual = 93982
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2880.098 ; gain = 344.059 ; free physical = 70035 ; free virtual = 93973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:58 . Memory (MB): peak = 3234.395 ; gain = 698.355 ; free physical = 68928 ; free virtual = 92867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:58 . Memory (MB): peak = 3234.395 ; gain = 698.355 ; free physical = 68927 ; free virtual = 92867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:58 . Memory (MB): peak = 3244.406 ; gain = 708.367 ; free physical = 68924 ; free virtual = 92863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:02:00 . Memory (MB): peak = 3258.285 ; gain = 722.246 ; free physical = 68925 ; free virtual = 92865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:02:00 . Memory (MB): peak = 3258.285 ; gain = 722.246 ; free physical = 68925 ; free virtual = 92865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:02:00 . Memory (MB): peak = 3258.285 ; gain = 722.246 ; free physical = 68925 ; free virtual = 92865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:02:00 . Memory (MB): peak = 3258.285 ; gain = 722.246 ; free physical = 68925 ; free virtual = 92865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:02:00 . Memory (MB): peak = 3258.285 ; gain = 722.246 ; free physical = 68925 ; free virtual = 92865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:02:00 . Memory (MB): peak = 3258.285 ; gain = 722.246 ; free physical = 68925 ; free virtual = 92865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   176|
|2     |  bd_0_i |bd_0   |   176|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:02:00 . Memory (MB): peak = 3258.285 ; gain = 722.246 ; free physical = 68925 ; free virtual = 92865
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:01:48 . Memory (MB): peak = 3258.285 ; gain = 617.590 ; free physical = 68951 ; free virtual = 92890
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 3258.289 ; gain = 722.246 ; free physical = 68951 ; free virtual = 92890
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.289 ; gain = 0.000 ; free physical = 68945 ; free virtual = 92884
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3328.332 ; gain = 0.000 ; free physical = 68929 ; free virtual = 92869
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:02:45 . Memory (MB): peak = 3328.332 ; gain = 1688.793 ; free physical = 69052 ; free virtual = 92992
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3328.332 ; gain = 0.000 ; free physical = 69052 ; free virtual = 92992
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 12 19:55:37 2021...
[Mon Apr 12 19:55:41 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:06:10 ; elapsed = 00:12:30 . Memory (MB): peak = 2413.418 ; gain = 0.000 ; free physical = 70902 ; free virtual = 94838
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-flgb2104-2-i
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Project 1-454] Reading design checkpoint '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2757.629 ; gain = 0.000 ; free physical = 69100 ; free virtual = 93037
INFO: [Netlist 29-17] Analyzing 3350 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/myproject.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.199 ; gain = 21.812 ; free physical = 68662 ; free virtual = 92602
Finished Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/myproject.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2941.199 ; gain = 0.000 ; free physical = 68675 ; free virtual = 92615
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 91 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 2941.199 ; gain = 527.781 ; free physical = 68684 ; free virtual = 92624
Running report: report_utilization -file ./report/myproject_utilization_synth.rpt
Contents of report file './report/myproject_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Apr 12 19:56:53 2021
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_utilization -file ./report/myproject_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pflgb2104-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 30082 |     0 |   1182240 |  2.54 |
|   LUT as Logic             | 22530 |     0 |   1182240 |  1.91 |
|   LUT as Memory            |  7552 |     0 |    591840 |  1.28 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |  7552 |     0 |           |       |
| CLB Registers              | 34495 |     0 |   2364480 |  1.46 |
|   Register as Flip Flop    | 34495 |     0 |   2364480 |  1.46 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   475 |     0 |    147780 |  0.32 |
| F7 Muxes                   |  2304 |     0 |    591120 |  0.39 |
| F8 Muxes                   |   480 |     0 |    295560 |  0.16 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2386  |          Yes |         Set |            - |
| 32109 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   67 |     0 |      2160 |  3.10 |
|   RAMB36/FIFO*    |    0 |     0 |      2160 |  0.00 |
|   RAMB18          |  134 |     0 |      4320 |  3.10 |
|     RAMB18E2 only |  134 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   91 |     0 |      6840 |  1.33 |
|   DSP48E2 only |   91 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       702 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 32109 |            Register |
| LUT6     | 10955 |                 CLB |
| LUT2     |  5861 |                 CLB |
| SRLC32E  |  5760 |                 CLB |
| LUT3     |  5423 |                 CLB |
| LUT4     |  3373 |                 CLB |
| FDSE     |  2386 |            Register |
| MUXF7    |  2304 |                 CLB |
| LUT5     |  1989 |                 CLB |
| SRL16E   |  1792 |                 CLB |
| LUT1     |   880 |                 CLB |
| MUXF8    |   480 |                 CLB |
| CARRY8   |   475 |                 CLB |
| RAMB18E2 |   134 |           Block Ram |
| DSP48E2  |    91 |          Arithmetic |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



Running report: report_timing_summary -file ./report/myproject_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:14 ; elapsed = 00:02:02 . Memory (MB): peak = 4726.195 ; gain = 1784.996 ; free physical = 67093 ; free virtual = 91038
Contents of report file './report/myproject_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date              : Mon Apr 12 19:58:55 2021
| Host              : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -file ./report/myproject_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.26 08-13-2019
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 61 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 144 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.484        0.000                      0                87525        0.066        0.000                      0                87525        1.958        0.000                       0                 42329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.484        0.000                      0                87525        0.066        0.000                      0                87525        1.958        0.000                       0                 42329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/wp_idx25_reg_2950_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_0_V_V_fifo_U/mem_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.894ns (28.960%)  route 2.193ns (71.040%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42562, unset)        0.000     0.000    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/wp_idx25_reg_2950_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/wp_idx25_reg_2950_reg[4]/Q
                         net (fo=5, unplaced)         0.136     0.213    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_56_V_V_fifo_U/Q[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.363 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_56_V_V_fifo_U/p_Result_s_reg_8453[0]_i_15/O
                         net (fo=4, unplaced)         0.133     0.496    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_53_V_V_fifo_U/mem_reg_bram_0_i_13__15_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.646 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_53_V_V_fifo_U/mem_reg_bram_0_i_17__15/O
                         net (fo=1, unplaced)         0.197     0.843    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_53_V_V_fifo_U/mem_reg_bram_0_i_17__15_n_3
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.881 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_53_V_V_fifo_U/mem_reg_bram_0_i_13__15/O
                         net (fo=37, unplaced)        0.219     1.100    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mux_1287_25_1_1_U10/p_Val2_s_fu_3248_p129[3]
                         LUT4 (Prop_LUT4_I0_O)        0.139     1.239 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mux_1287_25_1_1_U10/i_/mem_reg_bram_0_i_13__4/O
                         net (fo=3, unplaced)         0.126     1.365    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mux_1287_25_1_1_U10/mux_4_3[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.515 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mux_1287_25_1_1_U10/i_/mem_reg_bram_0_i_11__2/O
                         net (fo=20, unplaced)        0.246     1.761    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_64_V_V_fifo_U/p_Val2_s_fu_3248_p130[0]
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.799 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_64_V_V_fifo_U/add_ln53_reg_8376[8]_i_29/O
                         net (fo=2, unplaced)         0.197     1.996    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_61_V_V_fifo_U/add_ln53_reg_8376[8]_i_4_1
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.034 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_61_V_V_fifo_U/add_ln53_reg_8376[8]_i_20/O
                         net (fo=1, unplaced)         0.197     2.231    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_52_V_V_fifo_U/select_ln53_reg_8362_reg[0]_3
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.269 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_52_V_V_fifo_U/add_ln53_reg_8376[8]_i_4/O
                         net (fo=4, unplaced)         0.210     2.479    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_20_V_V_fifo_U/select_ln53_reg_8362_reg[0]
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.517 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_20_V_V_fifo_U/add_ln53_reg_8376[8]_i_1/O
                         net (fo=534, unplaced)       0.321     2.838    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_20_V_V_fifo_U/ap_CS_fsm_reg[1]_2[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     2.876 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_20_V_V_fifo_U/mem_reg_bram_0_i_8__37/O
                         net (fo=6, unplaced)         0.211     3.087    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_0_V_V_fifo_U/WEA[0]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_0_V_V_fifo_U/mem_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=42562, unset)        0.000     5.000    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_0_V_V_fifo_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_0_V_V_fifo_U/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_WEA[1])
                                                     -0.394     4.571    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_0_V_V_fifo_U/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  1.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_16u_config11_U0/acc_0_V_reg_8402_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/SRL_SIG_reg[63][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.037ns (33.333%)  route 0.074ns (66.667%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42562, unset)        0.000     0.000    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_16u_config11_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_16u_config11_U0/acc_0_V_reg_8402_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.037     0.037 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_16u_config11_U0/acc_0_V_reg_8402_reg[13]/Q
                         net (fo=1, unplaced)         0.074     0.111    bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/in[13]
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/SRL_SIG_reg[63][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42562, unset)        0.000     0.000    bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/SRL_SIG_reg[63][13]_srl32/CLK
                         clock pessimism              0.000     0.000    
                         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.045     0.045    bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/SRL_SIG_reg[63][13]_srl32
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431                bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_0_V_V_fifo_U/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_0_V_V_fifo_U/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_0_V_V_fifo_U/mem_reg_bram_0/CLKARDCLK




HLS EXTRACTION: calculating BRAM count: (134 bram18) + 2 * (0 bram36)
HLS EXTRACTION: synth area_totals:  0 1182240 2364480 6840 4320 {0 } 960
HLS EXTRACTION: synth area_current: 0 30082 34495 91 134 0 7552 0 0 960
HLS EXTRACTION: generated /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/report/verilog/myproject_export.xml


Implementation tool: Xilinx Vivado v.2019.2.1
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Mon Apr 12 19:58:55 CDT 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          30082
FF:           34495
DSP:             91
BRAM:           134
SRL:           7552
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    3.516
Timing met

HLS EXTRACTION: generated /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model8_tclk_10k_rsrc/myproject_prj/solution1/impl/report/verilog/myproject_export.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Apr 12 19:58:55 2021...
***** EXPORT IP COMPLETED IN 0h16m31s *****
INFO: [HLS 200-112] Total elapsed time: 1298.21 seconds; peak allocated memory: 662.669 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr 12 19:59:00 2021...
