Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jun 26 09:19:56 2021
| Host         : DESKTOP-TBUDORJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU3_Top_control_sets_placed.rpt
| Design       : CPU3_Top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             169 |           66 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1088 |          631 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+------------------------------------------+------------------+------------------+----------------+--------------+
|              Clock Signal             |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+------------------------------------------+------------------+------------------+----------------+--------------+
|  cpu3/MFD1/im_if1/IR1/R_Data_reg[5]_3 |                                          |                  |                1 |              1 |         1.00 |
|  cpu3/cu/cu/ALU_OP_o_reg[1]_0         |                                          |                  |                1 |              1 |         1.00 |
|  disp/Fdiv1/CLK                       |                                          | cpu3/regs/rst_n  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                        |                                          | cpu3/regs/rst_n  |                9 |             16 |         1.78 |
|  clk_100M_IBUF_BUFG                   |                                          | cpu3/regs/rst_n  |                4 |             18 |         4.50 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_18[0] | cpu3/regs/rst_n  |               21 |             32 |         1.52 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg[0]    | cpu3/regs/rst_n  |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_14[0] | cpu3/regs/rst_n  |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_17[0] | cpu3/regs/rst_n  |               21 |             32 |         1.52 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_21[0] | cpu3/regs/rst_n  |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_8[0]  | cpu3/regs/rst_n  |               19 |             32 |         1.68 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_15[0] | cpu3/regs/rst_n  |               21 |             32 |         1.52 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_27[0] | cpu3/regs/rst_n  |               17 |             32 |         1.88 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_0[0]  | cpu3/regs/rst_n  |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_10[0] | cpu3/regs/rst_n  |               17 |             32 |         1.88 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_12[0] | cpu3/regs/rst_n  |               19 |             32 |         1.68 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_26[0] | cpu3/regs/rst_n  |               19 |             32 |         1.68 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_28[0] | cpu3/regs/rst_n  |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_29[0] | cpu3/regs/rst_n  |               17 |             32 |         1.88 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_20[0] | cpu3/regs/rst_n  |               21 |             32 |         1.52 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_6[0]  | cpu3/regs/rst_n  |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_4[0]  | cpu3/regs/rst_n  |               19 |             32 |         1.68 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_7[0]  | cpu3/regs/rst_n  |               17 |             32 |         1.88 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_3[0]  | cpu3/regs/rst_n  |               19 |             32 |         1.68 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_9[0]  | cpu3/regs/rst_n  |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_22[0] | cpu3/regs/rst_n  |               21 |             32 |         1.52 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_2[0]  | cpu3/regs/rst_n  |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_23[0] | cpu3/regs/rst_n  |               21 |             32 |         1.52 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_24[0] | cpu3/regs/rst_n  |               19 |             32 |         1.68 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_19[0] | cpu3/regs/rst_n  |               21 |             32 |         1.52 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_25[0] | cpu3/regs/rst_n  |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_5[0]  | cpu3/regs/rst_n  |               19 |             32 |         1.68 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_16[0] | cpu3/regs/rst_n  |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_1[0]  | cpu3/regs/rst_n  |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_11[0] | cpu3/regs/rst_n  |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG                        | cpu3/MFD1/im_if1/IR1/Reg_Write_reg_13[0] | cpu3/regs/rst_n  |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG                        | cpu3/cu/cu/PC_Write_reg_0[0]             | cpu3/regs/rst_n  |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG                        | cpu3/cu/cu/E[0]                          | cpu3/regs/rst_n  |               20 |             64 |         3.20 |
| ~clk_IBUF_BUFG                        |                                          | cpu3/regs/rst_n  |               52 |            132 |         2.54 |
+---------------------------------------+------------------------------------------+------------------+------------------+----------------+--------------+


