#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 21 16:26:26 2020
# Process ID: 34544
# Current directory: /mnt/hgfs/Thesis/HoneyBee/honeybee_001/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/honeybee/xsim_script.tcl}
# Log file: /mnt/hgfs/Thesis/HoneyBee/honeybee_001/solution1/sim/verilog/xsim.log
# Journal file: /mnt/hgfs/Thesis/HoneyBee/honeybee_001/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/honeybee/xsim_script.tcl
# xsim {honeybee} -autoloadwcfg -tclbatch {honeybee.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source honeybee.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165 ns  Iteration: 12  Process: /apatb_honeybee_top/AESL_inst_honeybee/honeybee_faddfsubbkb_U1/honeybee_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165 ns  Iteration: 12  Process: /apatb_honeybee_top/AESL_inst_honeybee/honeybee_faddfsubbkb_U2/honeybee_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165 ns  Iteration: 12  Process: /apatb_honeybee_top/AESL_inst_honeybee/honeybee_faddfsubbkb_U3/honeybee_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205 ns  Iteration: 11  Process: /apatb_honeybee_top/AESL_inst_honeybee/honeybee_faddfsubbkb_U1/honeybee_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205 ns  Iteration: 11  Process: /apatb_honeybee_top/AESL_inst_honeybee/honeybee_faddfsubbkb_U2/honeybee_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205 ns  Iteration: 11  Process: /apatb_honeybee_top/AESL_inst_honeybee/honeybee_faddfsubbkb_U3/honeybee_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "355000"
////////////////////////////////////////////////////////////////////////////////////
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385 ns  Iteration: 12  Process: /apatb_honeybee_top/AESL_inst_honeybee/honeybee_faddfsubbkb_U1/honeybee_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385 ns  Iteration: 12  Process: /apatb_honeybee_top/AESL_inst_honeybee/honeybee_faddfsubbkb_U2/honeybee_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385 ns  Iteration: 12  Process: /apatb_honeybee_top/AESL_inst_honeybee/honeybee_faddfsubbkb_U3/honeybee_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
$finish called at time : 395 ns : File "/mnt/hgfs/Thesis/HoneyBee/honeybee_001/solution1/sim/verilog/honeybee.autotb.v" Line 740
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb 21 16:26:42 2020...
