[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LM5134BMF production of TEXAS INSTRUMENTS from the text:Product\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LM5134\nSNVS808C –MAY 2012 –REVISED FEBRURARY 2016\nLM5134 Single 7.6-APeakCurrent Low-Side GateDriver WithaPILOT Output\n11Features\n1•7.6-A and4.5-A Peak Sink andSource Drive\nCurrent forMain Output\n•820-mA and660-mA Peak Sink andSource\nCurrent forPILOT Output\n•4-Vto12.6-V Single-Power Supply\n•Matching Delay Time Between Inverting andNon-\nInverting Inputs\n•TTL/CMOS Logic Inputs\n•Upto14-V Logic Inputs (Regardless ofVDD\nVoltage)\n•–40°Cto125°CJunction Temperature Range\n2Applications\n•Motor Drivers\n•Solid-State Power Controllers\n•Power Factor Correction Converters3Description\nThe LM5134 isahigh-speed single low-side driver\ncapable ofsinking andsourcing 7.6-A and4.5-A peak\ncurrents. The LM5134 hasinverting andnoninverting\ninputs that give the user greater flexibility in\ncontrolling theFET. The LM5134 features one main\noutput, OUT, and anextra gate drive output, PILOT.\nThe PILOT pinlogic iscomplementary totheOUT\npin, and can beused todrive asmall MOSFET\nlocated close tothe main power FET. This\nconfiguration minimizes theturnoff loop and reduces\ntheconsequent parasitic inductance. Itisparticularly\nuseful fordriving high-speed FETs ormultiple FETs\ninparallel. TheLM5134 isavailable inthe6-pin\nSOT-23 package and the6-pin WSON package with\nanexposed padtoaidthermal dissipation.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLM5134SOT-23 (6) 2.90 mm×1.60 mm\nWSON (6) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nNoninverting Input Inverting Input\n2LM5134\nSNVS808C –MAY 2012 –REVISED FEBRURARY 2016 www.ti.com\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 3\n6.1 Absolute Maximum Ratings ...................................... 3\n6.2 ESD Ratings .............................................................. 3\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics .......................................... 4\n6.6 Switching Characteristics .......................................... 6\n6.7 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 12\n7.1 Overview ................................................................. 12\n7.2 Functional Block Diagram ....................................... 127.3 Feature Description ................................................. 12\n7.4 Device Functional Modes ........................................ 12\n8Application andImplementation ........................ 14\n8.1 Application Information ............................................ 14\n8.2 Typical Application ................................................. 14\n9Power Supply Recommendations ...................... 17\n10Layout ................................................................... 18\n10.1 Layout Guidelines ................................................. 18\n10.2 Layout Example .................................................... 18\n10.3 Power Dissipation ................................................. 19\n11Device andDocumentation Support ................. 20\n11.1 Community Resources .......................................... 20\n11.2 Trademarks ........................................................... 20\n11.3 Electrostatic Discharge Caution ............................ 20\n11.4 Glossary ................................................................ 20\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 20\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(April 2013) toRevision C Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes section, Application and\nImplementation section, Power Supply Recommendations section, Layout section, Device andDocumentation\nSupport section, andMechanical, Packaging, andOrderable Information section. .............................................................. 1\nChanges from Revision A(April 2013) toRevision B Page\n•Changed layout ofNational Data Sheet toTIformat ........................................................................................................... 18\nVDD\nOUTPILOT\nVSSIN\nINB56\n41\n2\n3\n3LM5134\nwww.ti.com SNVS808C –MAY 2012 –REVISED FEBRURARY 2016\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nDBV Package, NGG Package\n6-Pin SOT-23, 6-Pin WSON\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION APPLICATION INFORMATION\nNAME NO.\nVDD 1 — Gate drive supplyLocally decouple toVSS using lowESR/ESL capacitor located as\nclose aspossible totheIC.\nPILOT 2 OGate drive output foranexternal\nturnoff FETConnect tothegate ofasmall turnoff MOSFET with ashort, low\ninductance path. Theturnoff FET provides alocal turnoff path.\nOUT 3 OGate drive output forthepower\nFETConnect tothegate ofthepower FET with ashort, lowinductance\npath. Agate resistor canbeused toeliminate potential gate\noscillations.\nVSS 4 — Ground Allsignals arereferenced tothisground.\nINB 5 I Inverting logic input Connect toVSS when notused.\nIN 6 I Non-inverting logic input Connect toVDD when notused.\nEP EP — Exposed PadItisrecommended thattheexposed padonthebottom ofthe\npackage besoldered toground plane onthePCboard, andthat\nground plane extend outfrom beneath theICtohelp dissipate\nheat.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nPinvoltageVDD toVSS −0.3 14\nV\nIN,INBtoVSS −0.3 14\nJunction temperature, TJ 150 °C\nStorage temperature, Tstg −55 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±1000\n4LM5134\nSNVS808C –MAY 2012 –REVISED FEBRURARY 2016 www.ti.com\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nGate drive supply, VDD 4 12.6 V\nOperating junction temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)LM5134\nUNIT DBV (SOT-23) NGG (WSON)\n6PINS 6PINS\nRθJA Junction-to-ambient thermal resistance 105.9 51 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 52.1 47 °C/W\nRθJB Junction-to-board thermal resistance 21 25.3 °C/W\nψJT Junction-to-top characterization parameter 1.2 0.6 °C/W\nψJB Junction-to-board characterization parameter 20.5 24.5 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A 5.8 °C/W\n(1) MinandMax limits are100% production tested at25°C.Limits over theoperating temperature range areensured through correlation\nusing Statistical Quality Control (SQC) methods. Limits areused tocalculate Average Outgoing Quality Level (AOQL).6.5 Electrical Characteristics\nTJ=25°C,VDD =12V,unless otherwise specified. Minimum andMaximum limits areensured through test, design, or\nstatistical correlation. Typical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference\npurposes only.(1).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER SUPPLY\nVDD VDD operating voltage TJ=–40°Cto+125 °C 4 12.6 V\nUVLO VDD undervoltage lockout VDD risingTJ=25°C 3.6\nV\nTJ=–40°Cto+125 °C 3.25 4\nVDD undervoltage lockout\nhysteresis0.36 V\nVDD undervoltage lockout\ntomain output delay timeVDD rising 500 ns\nIDD VDD quiescent current IN=INB=VDDTJ=25°C 0.8\nmA\nTJ=–40°Cto+125 °C 2\nOUTPUT\nRON-DW\n(SOT23-6)Main output resistance –\npulling downVDD =10V,IOUT=\n–100mATJ=25°C 0.15\nΩ\nTJ=–40°Cto+125 °C 0.45\nVDD =4.5V,IOUT=\n–100mATJ=25°C 0.2\nΩ\nTJ=–40°Cto+125 °C 0.5\nRON-DW\n(WSON)Main output resistance –\npulling downVDD =10V,IOUT=\n–100mATJ=25°C 0.2\nΩ\nTJ=–40°Cto+125 °C 0.5\nVDD =4.5V,IOUT=\n–100mATJ=25°C 0.25\nΩ\nTJ=–40°Cto+125 °C 0.55\nPower-off pulldown\nresistanceVDD =0V,IOUT=–10mA 1.5 10Ω\nPower-off pulldown clamp\nvoltageVDD =0V,IOUT=–10mA 0.7 1 V\nPeak sink current CL=10,000 pF 7.6 A\n5LM5134\nwww.ti.com SNVS808C –MAY 2012 –REVISED FEBRURARY 2016\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=25°C,VDD =12V,unless otherwise specified. Minimum andMaximum limits areensured through test, design, or\nstatistical correlation. Typical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference\npurposes only.(1).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nRON-UP\n(SOT23-6)Main output resistance -\npulling upVDD =10V,\nIOUT=50mATJ=25°C 0.7\nΩ\nTJ=–40°Cto+125 °C 1.3\nVDD =4.5V,\nIOUT=50mATJ=25°C 1\nΩ\nTJ=–40°Cto+125 °C 1.9\nRON-UP\n(WSON)Main output resistance -\npulling upVDD =10V,\nIOUT=50mATJ=25°C 0.75\nΩ\nTJ=–40°Cto+125 °C 1.2\nVDD =4.5V,\nIOUT=50mATJ=25°C 1.14\nΩ\nTJ=–40°Cto+125 °C 1.85\nPeak source current CL=10,000 pF 4.5 A\nPILOT\nRONP-DWPILOT output resistance –\npulling downVDD =10V,\nIOUT=–100mATJ=25°C 3.7\nΩ\nTJ=–40°Cto+125 °C 9\nVDD =4.5V,\nIOUT=–100mATJ=25°C 4.7\nΩ\nTJ=–40°Cto+125 °C 12\nPeak sink current CL=330pF 820 mA\nRONP-UPPILOT output resistance –\npulling upVDD =10V,\nIOUT=50mATJ=25°C 6\nΩ\nTJ=–40°Cto+125 °C 11\nVDD =4.5V,\nIOUT=50mATJ=25°C 10.7\nΩ\nTJ=–40°Cto+125 °C 20\nPeak source current CL=330pF 660 mA\nLOGIC INPUT\nVIH Logic 1input voltageLM5134A, TJ=–40°Cto+125 °C 0.67 ×VDD\nV\nLM5134B, TJ=–40°Cto+125 °C 2.4\nVIL Logic 0input voltageLM5134A, TJ=–40°Cto+125 °C 0.33 ×VDD\nV\nLM5134B, TJ=–40°Cto+125 °C 0.8\nVHYS Logic-input hysteresisLM5134A 0.9\nV\nLM5134B 0.68\nLogic-input current INB=VDD or0TJ=25°C 0.001\nµA\nTJ=–40°Cto+125 °C 10\nTHERMAL RESISTANCE\nθJA Junction toambientSOT23-6 90 °C/W\nWSON-6 60 °C/W\n6LM5134\nSNVS808C –MAY 2012 –REVISED FEBRURARY 2016 www.ti.com\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated6.6 Switching Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nFOR VDD =+10V\ntR OUT risetimeCL=1000 pF 3\nns CL=5000 pF 10\nCL=10,000 pF 20\ntF OUT falltimeCL=1000 pF 2\nns CL=5000 pF 4.7\nCL=10,000 pF 7.2\ntD-ONOUT turnon propagation\ndelayCL=1000 pFTJ=25°C 17\nns TJ=–40°Cto\n+125 °C40\ntD-OFFOUT turnoff propagation\ndelayCL=1000 pFTJ=25°C 12\nns TJ=–40°Cto\n+125 °C25\nMain output break-before-\nmake time2.5 ns\ntPR PILOT risetime CL=330pF 5.3 ns\ntPF PILOT falltime CL=330pF 3.9 ns\ntPD-ONOUT turnoff toPILOT turnon\npropagation delayCL=330pF 4.2 ns\ntPD-OFFPILOT turnoff toOUT turnon\npropagation delayCL=330pF 6.4 ns\nFOR VDD =+4.5 V\ntR Rise timeCL=1000 pF 5\nns CL=5000 pF 14\nCL=10,000 pF 24\ntF FalltimeCL=1000 pF 2.3\nns CL=5000 pF 5.4\nCL=10,00 0pF 7.2\ntD-ONOUT turnon propagation\ndelayCL=1000 pFTJ=25°C 26\nns TJ=–40°Cto\n+125 °C50\ntD-OFFOUT turnoff propagation\ndelayCL=1000 pFTJ=25°C 20\nns TJ=–40°Cto\n+125 °C45\nMain output break-before-\nmake time4.2 ns\ntPR PILOT risetime CL=330pF 9.6 ns\ntPf PILOT falltime CL=330pF 3.7 ns\ntPD-ONOUT turnoff toPILOT turnon\npropagation delayCL=330pF 7.5 ns\ntPD-OFFPILOT turnoff toOUT turnon\npropagation delayCL=330pF 11.8 ns\nOUT\ntR tF90%\n10%tD-ON tD-OFF\nPILOT\ntPR90%\n10%\ntPFtPD-OFF tPD-ONINB\n50% 50%\nIN\nOUT\ntR tF90%\n10%50% 50%\ntD-ON tD-OFF\nPILOT\ntPR90%\n10%\ntPFtPD-OFF tPD-ON\n7LM5134\nwww.ti.com SNVS808C –MAY 2012 –REVISED FEBRURARY 2016\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedFigure 1.Timing Diagram —Noninverting Input\nFigure 2.Timing Diagram —Inverting Input\n8LM5134\nSNVS808C –MAY 2012 –REVISED FEBRURARY 2016 www.ti.com\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated6.7 Typical Characteristics\nFigure 3.OUT Source Current vsOUT Voltage Figure 4.OUT Sink Current vsOUT Voltage\nFigure 5.OUT Peak Source Current vsVDD Voltage Figure 6.OUT Peak Sink Current vsVDD Voltage\nFigure 7.PILOT Source Current vsPILOT Voltage Figure 8.PILOT Sink Current vsPILOT Voltage\n9LM5134\nwww.ti.com SNVS808C –MAY 2012 –REVISED FEBRURARY 2016\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 9.PILOT Peak Source Current vsVDD Voltage Figure 10.PILOT Peak Sink Current vsVDD Voltage\nFigure 11.OUT Turnon Propagation Delay vsVDD Figure 12.OUT Turnoff Propagation Delay vsVDD\nFigure 13.OUT Turnoff toPILOT Turnon Propagation Delay\nvsVDDFigure 14.PILOT Turnoff toOUT Turnon Propagation Delay\nvsVDD\n10LM5134\nSNVS808C –MAY 2012 –REVISED FEBRURARY 2016 www.ti.com\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 15.Supply Current vsOUT Capacitive Load Figure 16.Supply Current vsPILOT Capacitive Load\nFigure 17.Supply Current vsFrequency Figure 18.Quiescent Current vsTemperature\nFigure 19.LM5134A Input Threshold vsTemperature Figure 20.LM5134A Input Threshold vsTemperature\n11LM5134\nwww.ti.com SNVS808C –MAY 2012 –REVISED FEBRURARY 2016\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 21.LM5134B Input Threshold vsTemperature Figure 22.LM5134B Input Threshold vsTemperature\nFigure 23.UVLO Threshold vsTemperature\nOUT IN\nINB\nVSSUVLOVDD\nDRIVER\nPILOTVSS\n12LM5134\nSNVS808C –MAY 2012 –REVISED FEBRURARY 2016 www.ti.com\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LM5134 isasingle low-side gate driver with one main output, OUT, and acomplementary output PILOT.\nThe OUT pinhas high 7.6-A and 4.5-A peak sink and source current and can beused todrive large power\nMOSFETs ormultiple MOSFETs inparallel. The PILOT pinhas 820-mA and 660-mA peak sink and source\ncurrent, and isintended todrive anexternal turnoff MOSFET, asshown inFunctional Block Diagram .The\nexternal turnoff FET canbeplaced close tothepower MOSFETs tominimize theloop inductance, andtherefore\nhelps eliminate stray inductance induced oscillations orundesired turnon. This feature also provides theflexibility\ntoadjust turnon andturnoff speed independently.\n7.2 Functional Block Diagram\n7.3 Feature Description\nWhen using theexternal turnoff switch, itisimportant toprevent thepotential shoot-through between theexternal\nturnoff switch and theLM5134 internal pullup switch. The propagation delay, TPD-ON and TPD-OFF ,has been\nimplemented intheLM5134 between thePILOT andtheOUT pins, asdepicted inthetiming diagram. Theturnon\ndelay TPD-ON isdesigned tobeshorter than theturnoff delay TPD-OFF because therising time oftheexternal\nturnoff switch canattribute totheadditional delay time. Itisalso desirable tominimize TPD-ON tofavor thefast\nturnoff ofthepower MOSFET.\nThe LM5134 offers both inverting andnoninverting inputs tosatisfy requirements forinverting andnon-inverting\ngate drive signals inasingle device type. Inputs oftheLM5134 areTTL andCMOS Logic compatible andcan\nwithstand input voltages upto14Vregardless oftheVDD voltage. This allows inputs oftheLM5134 tobe\nconnected directly tomost PWM controllers.\nThe LM5134 includes anUndervoltage Lockout (UVLO) circuit. When theVDD voltage isbelow theUVLO\nthreshold voltage, theINand INB inputs areignored, and ifthere issufficient VDD voltage, theOUT ispulled\nlow. Inaddition, theLM5134 hasaninternal PNP transistor inparallel with theoutput NMOS. Under theUVLO\ncondition, thePNP transistor willbeonand clamp theOUT voltage below 1V.This feature ensures theOUT\nremains loweven with insufficient VDD voltage.\n7.4 Device Functional Modes\nTable 1liststhelogic options forthedevice andTable 2liststhedevice truth table.\n13LM5134\nwww.ti.com SNVS808C –MAY 2012 –REVISED FEBRURARY 2016\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTable 1.Input/Output Options\nBASE PART NUMBER LOGIC INPUT\nLM5134A CMOS\nLM5134B TTL\nTable 2.Truth Table\nIN INB OUT PILOT\nL L L H\nL H L H\nH L H L\nH H L H\n14LM5134\nSNVS808C –MAY 2012 –REVISED FEBRURARY 2016 www.ti.com\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nHigh-current gate-driver devices arerequired inswitching power applications foravariety ofreasons. Toaffect\nfast switching ofpower devices and reduce associated switching power losses, apowerful gate driver is\nemployed between thePWM output ofcontrollers and thegates ofthepower-semiconductor devices. Further,\ngate drivers areindispensable when there aretimes that thePWM controller cannot directly drive thegates of\ntheswitching devices. With advent ofdigital power, thissituation isoften encountered because thePWM signal\nfrom thedigital controller isoften a3.3-V logic signal, which isnotcapable ofeffectively turning onapower\nswitch. Alevel-shifting circuitry isneeded toboost the3.3-V signal tothegate-drive voltage (such as12V)to\nfully turn onthepower device andminimize conduction losses. Because traditional buffer-drive circuits based on\nNPN/PNP bipolar transistors intotem-pole arrangement, being emitter-follower configurations, lack level-shifting\ncapability, thecircuits prove inadequate with digital power.\nGate drivers effectively combine both thelevel-shifting andbuffer-drive functions. Gate drivers canalso perform\nother tasks, such asminimizing theeffect ofhigh-frequency switching noise bylocating thehigh-current driver\nphysically close tothepower switch, driving gate-drive transformers andcontrolling floating power-device gates,\nandreducing power dissipation andthermal stress incontrollers bymoving gate-charge power losses intoitself.\nFinally, emerging wide-bandgap power-device technologies, such asGaN based switches capable ofsupporting\nvery high switching frequency operation, aredriving special requirements interms ofgate-drive capability. These\nrequirements include operation atlowVDD voltages (5Vorlower), lowpropagation delays, and availability in\ncompact, low-inductance packages with good thermal capability. Insummary, gate-driver devices areextremely\nimportant components inswitching power combining benefits ofhigh-performance, lowcost, component count\nandboard space reduction with asimplified system design.\n8.2 Typical Application\nFigure 24.Application Schematic\n15LM5134\nwww.ti.com SNVS808C –MAY 2012 –REVISED FEBRURARY 2016\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTypical Application (continued)\n8.2.1 Design Requirements\nWhen selecting theproper gate driver device foranend application, some design considerations must firstbe\nevaluated tomake themost appropriate selection. Among these considerations areinput-to-output configuration,\ntheinput threshold type, bias supply voltage levels, peak source and sink currents, availability ofindependent\nenable anddisable functions, propagation delay, power dissipation, andpackage type.\nTable 3.Design Parameters\nPARAMETER EXAMPLE VALUE\nInput-to-output logic Noninverting\nInput threshold type Logic level\nVDDbias supply voltage 10V(minimum), 113V(nominal), 15V(peak)\nPeak source andsink currents Minimum 1.65-A source, minimum 1.65-A sink\nEnable anddisable function Yes, required\nPropagation delay Maximum 40nsorless\n8.2.2 Detailed Design Procedure\n8.2.2.1 Input-to-Output Logic\nThe design should specify which type ofinput-to-output configuration should beused. Ifturning onthepower\nMOSFET when theinput signal isinhigh state ispreferred, then thenoninverting configuration must beselected.\nIfturning offthepower MOSFET when theinput signal isinhigh state ispreferred, theinverting configuration\nmust bechosen. The LM5134 device can beconfigured ineither aninverting ornoninverting input-to-output\nconfiguration, using theIN–orIN+pins, respectively. Toconfigure thedevice foruseininverting mode, tiethe\nIN+pintoVDD and apply theinput signal totheIN–pin.Forthenoninverting configuration, tietheIN–pinto\nGND andapply theinput signal totheIN+pin.\n8.2.2.2 Input Threshold Type\nThetype ofcontroller used determines theinput voltage threshold ofthegate driver device. TheLM5134B device\nfeatures aTTL and CMOS-compatible input threshold logic, with wide hysteresis. The threshold voltage levels\narelowvoltage andindependent oftheVDD supply voltage, which allows compatibility with both logic-level input\nsignals from microcontrollers, aswellashigher-voltage input signals from analog controllers.\nThe LM5134A device features higher voltage thresholds forgreater noise immunity, and controllers with higher\ndrive voltages.\nSee Electrical Characteristics fortheactual input threshold voltage levels and hysteresis specifications forthe\nLM5134 device.\n8.2.2.3 VDDBias Supply Voltage\nThe bias supply voltage applied totheVDD pinofthedevice should never exceed thevalues listed in\nRecommended Operating Conditions .However, different power switches demand different voltage levels tobe\napplied atthegate terminals foreffective turnon and turnoff. With anoperating range from 4Vto12V,the\nLM5134 device canbeused todrive avariety ofpower switches, such asSiMOSFETs (forexample,\nVGS =4.5V,10V,12V),BJTs, andwide-band gappower semiconductors (such asGaN, certain types ofwhich\nallow nohigher than 6Vtobeapplied tothegate terminals).\n8.2.2.4 Peak Source and Sink Currents\nGenerally, tominimize switching power losses, theswitching speed ofthepower switch during turnon andturnoff\nshould beasfastaspossible. However, very fasttransitions ontheDrain node voltage canlead tounwanted\nemissions forEMI, andtheturnon speed isoften deliberately slowed down byplacing aseries resistor between\ntheDrive output andMOSFET gate toreduce these emissions.\n16LM5134\nSNVS808C –MAY 2012 –REVISED FEBRURARY 2016 www.ti.com\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedThe speed atwhich thedrain node rises during turnoff istypically dictated bythecurrent intheinductor at\nturnoff, andthus isnotdependent ontheturnoff current ofthedrive circuit. However, depending ontheamount\nofcurrent flowing through thedrain togate capacitance oftheMOSFET asthedrain voltage rises and the\nimpedance toground ofthedrive circuit, itispossible forthegate voltage toexceed thethreshold voltage ofthe\nFET andturntheFET back on,known asafalse turnon.\nForthese reasons, turn theFET offasfastaspossible. The LM5134 allows theflexibility ofdifferent turnon and\nturnoff speeds, andavoids false turnon byproviding apilot output todrive asmall pulldown MosFET, which can\nbeplaced close tothemain FET andreduces theimpedance from gate toground onturnoff.\nUsing theexample ofapower MOSFET, thesystem requirement fortheswitching speed istypically described in\nterms oftheslew rate ofthedrain-to-source voltage ofthepower MOSFET (such asdV/dt). Forexample, the\nsystem requirement might state thataSPP20N60C3 power MOSFET must beturned onwith adV/dt of20V/ns\norhigher, under aDCbus voltage of400 Vinacontinuous-conduction-mode (CCM) boost PFC converter\napplication. This type ofapplication isaninductive hard-switching application, and reducing switching power\nlosses iscritical. This requirement means that theentire drain-to-source voltage swing during power MOSFET\nturnon event (from 400VintheOFF state toVDS(on) inonstate) must becompleted inapproximately 20nsor\nless. When thedrain-to-source voltage swing occurs, theMiller charge ofthepower MOSFET (QGD parameter\ninSPP20N60C3 power MOSFET data sheet =33nCtypical) issupplied bythepeak current ofgate driver.\nAccording tothepower MOSFET inductive switching mechanism, thegate-to-source voltage ofthepower\nMOSFET atthistime istheMiller plateau voltage, which istypically afewvolts higher than thethreshold voltage\nofthepower MOSFET, VGS(TH). Toachieve thetargeted dV/dt, thegate driver must becapable ofproviding the\nQGD charge in20nsorless. Inother words, apeak current of1.65 A(=33nC/20ns)orhigher must be\nprovided bythegate driver. The LM5134 gate driver iscapable ofproviding 4.5-A peak sourcing current, which\nexceeds thedesign requirement andhasthecapability tomeet theswitching speed needed. The 2.7x overdrive\ncapability provides anextra margin against part-to-part variations intheQGD parameter ofthepower MOSFET,\nalong with additional flexibility toinsert external gate resistors and finetune theswitching speed forefficiency\nversus EMI optimizations.\nHowever, inpractical designs theparasitic trace inductance inthegate drive circuit ofthePCB willhave a\ndefinitive role toplay onthepower MOSFET switching speed. The effect ofthistrace inductance istolimit the\ndI/dt oftheoutput current pulse ofthegate driver. Toillustrate this, consider output current pulse waveform from\nthegate driver tobeapproximated toatriangular profile, where thearea under thetriangle (½×IPEAK ×time)\nwould equal thetotal gate charge ofthepower MOSFET (QG parameter inSPP20N60C3 power MOSFET\ndatasheet =87nCtypical). Iftheparasitic trace inductance limits thedI/dt, then asituation may occur inwhich\nthefullpeak current capability ofthegate driver isnotfully achieved inthetime required todeliver theQG\nrequired forthepower MOSFET switching. Inother words, thetime parameter intheequation would dominate\nandtheIPEAK value ofthecurrent pulse would bemuch less than thetruepeak current capability ofthedevice,\nwhile therequired QGisstilldelivered. Because ofthis, thedesired switching speed may notberealized, even\nwhen theoretical calculations indicate thegate driver iscapable ofachieving thetargeted switching speed. Thus,\nplacing thegate driver device very close tothepower MOSFET and designing atight gate drive-loop with\nminimal PCB trace inductance isimportant torealize thefullpeak-current capability ofthegate driver.\nTheLM5134 iscapable ofdriving asmall FET local totheGate ofthemain MOSFET toreduce theimpact ofthis\nparasitic inductance and achieve thehigh dV/dt required onturnoff. The nominal gate voltage plateau ofthe\nSPP20N60C3 isgiven as5.5V.Thus toachieve therequired sink current of1.65 Awould require anRds_on of\n3.3Ωforthepilot FET. Lower onresistance gives further margin intheturnoff speed asdescribed above, and\nreduces thepotential forfalse turnon.\n8.2.2.5 Enable and Disable Function\nCertain applications demand independent control oftheoutput state ofthedriver, without involving theinput\nsignal. Apinoffering anenable and disable function achieves thisrequirement. The LM5134 device offers two\ninput pins, IN+andIN–,both ofwhich control thestate oftheoutput aslisted inTable 2.Based onwhether an\ninverting ornoninverting input signal isprovided tothedriver, theappropriate input pincanbeselected asthe\nprimary input forcontrolling thegate driver. The other unused input pincanbeused fortheenable anddisable\nfunctionality. Ifthedesign does notrequire anenable function, theunused input pincanbetiedtoeither theVDD\npin(incase IN+istheunused pin), orGND (incase IN–isunused pin)toensure itdoes notaffect theoutput\nstatus.\n17LM5134\nwww.ti.com SNVS808C –MAY 2012 –REVISED FEBRURARY 2016\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated8.2.2.6 Propagation Delay\nThe acceptable propagation delay from thegate driver isdependent ontheswitching frequency atwhich itis\nused, and theacceptable level ofpulse distortion tothesystem. The LM5134 device features industry best-in-\nclass 17-ns (typical) propagation delays, which ensure very little pulse distortion andallow operation atvery high\nfrequencies. See Electrical Characteristics forthepropagation and switching characteristics oftheLM5134\ndevice.\n8.2.2.7 PILOT MOSFET Selection\nIngeneral, asmall-sized 20-V MOSFET with logic level gates canbeused astheexternal turnoff switch. To\nachieve afast switching speed and avoid thepotential shoot-through, select aMOSFET with thetotal gate\ncharge less than 3nC. Verify that noshoot-through occurs fortheentire operating temperature range. In\naddition, asmall Rds(on) ispreferred toobtain thestrong sink current capability. The power losses ofthePILOT\nMOSFET canbeestimated inEquation 1.\nPg=1/2×Qgo×VDD ×FSW\nwhere\n•Qgoisthetotal input gate charge ofthepower MOSFET (1)\n8.2.3 Application Curves\nFigure 25.OUT Turnoff toPILOT Turnon Propagation\nDelay vsVDDFigure 26.PILOT Turnoff toOUT Turnon Propagation\nDelay vsVDD\n9Power Supply Recommendations\nAlowESR/ESL ceramic capacitor must beconnected close totheIC,between VDD andVSS pins tosupport the\nhigh peak current being drawn from VDD during turnon oftheFETs. Place theVDD decoupling capacitor onthe\nsame side ofthePCboard asthedriver. The inductance ofviaholes canimpose excessive ringing ontheIC\npins.\n18LM5134\nSNVS808C –MAY 2012 –REVISED FEBRURARY 2016 www.ti.com\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nAttention must begiven toboard layout when using LM5134. Some important considerations include:\n1.The firstpriority indesigning thelayout ofthedriver istoconfine thehigh peak currents that charge and\ndischarge theFETs gate intoaminimal physical area. This willdecrease theloop inductance andminimize\nnoise issues onthegate.\n2.Toreduce theloop inductance, thedriver should beplaced asclose aspossible totheFETs. Thegate trace\ntoandfrom theFETs arerecommended tobeplaced closely side byside, ordirectly ontopofoneanother.\n3.Theparasitic source inductance, along with thegate capacitor andthedriver pulldown path, canform aLCR\nresonant tank, resulting ingate voltage oscillations. Anoptional resistor orferrite bead canbeused todamp\ntheringing.\n10.2 Layout Example\nFigure 27.LM5134 Layout Example\n19LM5134\nwww.ti.com SNVS808C –MAY 2012 –REVISED FEBRURARY 2016\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated10.3 Power Dissipation\nItisimportant tokeep thepower consumption ofthedriver below themaximum power dissipation limit ofthe\npackage attheoperating temperature. The total power dissipation oftheLM5134 isthesum ofthegate charge\nlosses and thelosses inthedriver due totheinternal CMOS stages used tobuffer theoutput aswell asthe\npower losses associated with thequiescent current.\nThe gate charge losses include thepower MOSFET gate charge losses aswell asthePILOT FET gate charge\nlosses andcanbecalculated asfollows:\nPg=(Qgo+Qgp)×VDD ×FSW (2)\nOr\nPg=(Co+Cp)×VDD2×FSW\nwhere\n•Fswisswitching frequency\n•Qgoisthetotal input gate charge ofthepower MOSFET\n•Qgpisthetotal input gate charge ofthePILOT MOSFET (3)\nCoandCparetheload capacitance atOUT andPILOT outputs respectively. Itshould benoted thatduetothe\nuse ofanexternal turnoff switch, part ofthegate charge losses aredissipated intheexternal turnoff switch.\nTherefore, theactual gate charge losses dissipated intheLM5134 isless than predicted bytheabove\nexpressions. However, they areagood conservative design estimate.\nThe power dissipation associated with theinternal circuit operation ofthedriver can beestimated with the\ncharacterization curves oftheLM5134. Foragiven ambient temperature, themaximum allowable power losses\noftheICcanbedefined using Equation 4.\nP=(TJ–TA)/θJA\nwhere\n•Pisthetotal power dissipation ofthedriver (4)\n20LM5134\nSNVS808C –MAY 2012 –REVISED FEBRURARY 2016 www.ti.com\nProduct Folder Links: LM5134Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.2 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLM5134AMF/NOPB ACTIVE SOT-23 DBV 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SK7A\nLM5134AMFX/NOPB ACTIVE SOT-23 DBV 63000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SK7A\nLM5134ASD/NOPB ACTIVE WSON NGG 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 5134A\nLM5134ASDX/NOPB ACTIVE WSON NGG 64500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 5134A\nLM5134BMF/NOPB ACTIVE SOT-23 DBV 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SK7B\nLM5134BMFX/NOPB ACTIVE SOT-23 DBV 63000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SK7B\nLM5134BSD/NOPB ACTIVE WSON NGG 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 5134B\nLM5134BSDX/NOPB ACTIVE WSON NGG 64500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 5134B\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLM5134AMF/NOPB SOT-23 DBV 61000 178.0 8.43.23.21.44.08.0 Q3\nLM5134AMFX/NOPB SOT-23 DBV 63000 178.0 8.43.23.21.44.08.0 Q3\nLM5134ASD/NOPB WSON NGG 61000 178.0 12.4 3.33.31.08.012.0 Q1\nLM5134ASDX/NOPB WSON NGG 64500 330.0 12.4 3.33.31.08.012.0 Q1\nLM5134BMF/NOPB SOT-23 DBV 61000 178.0 8.43.23.21.44.08.0 Q3\nLM5134BMFX/NOPB SOT-23 DBV 63000 178.0 8.43.23.21.44.08.0 Q3\nLM5134BSD/NOPB WSON NGG 61000 178.0 12.4 3.33.31.08.012.0 Q1\nLM5134BSDX/NOPB WSON NGG 64500 330.0 12.4 3.33.31.08.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLM5134AMF/NOPB SOT-23 DBV 61000 208.0 191.0 35.0\nLM5134AMFX/NOPB SOT-23 DBV 63000 208.0 191.0 35.0\nLM5134ASD/NOPB WSON NGG 61000 208.0 191.0 35.0\nLM5134ASDX/NOPB WSON NGG 64500 367.0 367.0 35.0\nLM5134BMF/NOPB SOT-23 DBV 61000 208.0 191.0 35.0\nLM5134BMFX/NOPB SOT-23 DBV 63000 208.0 191.0 35.0\nLM5134BSD/NOPB WSON NGG 61000 208.0 191.0 35.0\nLM5134BSDX/NOPB WSON NGG 64500 367.0 367.0 35.0\nPack Materials-Page 2\nMECHANICAL  DATA\nNGG0006A\nwww .ti.comSDE06A (Rev A)\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.951.45 MAX\n0.150.00 TYP6X 0.500.25\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.5. Refernce JEDEC MO-178.0.2 C A B1\n3452INDEX AREAPIN 1\n6\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.6)2X (0.95)\n(R0.05) TYP\n4214840/C   06/2021SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45 26\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)2X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45 26\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LM5134BMF

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Operating Voltage (VDD): 4 V to 12.6 V
  - Absolute Maximum Voltage (VDD to VSS): -0.3 V to 14 V

- **Current Ratings:**
  - Peak Sink Current (OUT): 7.6 A
  - Peak Source Current (OUT): 4.5 A
  - Peak Sink Current (PILOT): 820 mA
  - Peak Source Current (PILOT): 660 mA

- **Power Consumption:**
  - Quiescent Current (IDD): 0.8 mA (typical at 25°C), up to 2 mA over the full temperature range.

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C

- **Package Type:**
  - Available in SOT-23 (6-pin) and WSON (6-pin) packages.

- **Special Features:**
  - TTL/CMOS Logic Inputs
  - Matching delay time between inverting and non-inverting inputs
  - Undervoltage Lockout (UVLO) feature
  - Complementary output (PILOT) for driving an external turnoff MOSFET
  - Low propagation delays (typical 17 ns for turn-on)

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 according to JEDEC J-STD-020E

**Description:**
The LM5134BMF is a high-speed, single low-side gate driver designed for driving power MOSFETs in various applications. It features a main output capable of sourcing and sinking high peak currents, making it suitable for applications requiring fast switching and high efficiency. The device includes both inverting and non-inverting inputs, allowing for flexible control of the gate drive signals. The complementary PILOT output is specifically designed to drive an external turnoff MOSFET, which helps minimize parasitic inductance and improve switching performance.

**Typical Applications:**
The LM5134BMF is commonly used in:
- Motor drivers
- Solid-state power controllers
- Power factor correction converters
- Switching power supplies
- Applications requiring fast switching of power devices, such as in digital power management systems.

This component is particularly beneficial in scenarios where high-speed switching is critical, and it helps reduce switching losses while maintaining system efficiency.