Starting process: module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.12.1.454
Wed Jun 12 11:34:50 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n MULT -lang vhdl -synth synplify -bus_exp 7 -bb -arch xo2c00 -type dspmult -simple_portname -pfu_mult -widtha 8 -widthb 8 -widthp 16 -PL_stages 1 -clk0 -ce0 -rst0 
    Circuit name     : MULT
    Module type      : dspmult_a
    Module Version   : 4.9
    Ports            : 
	Inputs       : Clock, ClkEn, Aclr, DataA[7:0], DataB[7:0]
	Outputs      : Result[15:0]
    I/O buffer       : not inserted
    EDIF output      : MULT.edn
    VHDL output      : MULT.vhd
    VHDL template    : MULT_tmpl.vhd
    VHDL testbench   : tb_MULT_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : MULT.srp
    Estimated Resource Usage:
            LUT : 92
            Reg : 26

END   SCUBA Module Synthesis

File: MULT.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


