
TalkThrough.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ff0c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08010098  08010098  00020098  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010310  08010310  00020310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010318  08010318  00020318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801031c  0801031c  0002031c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000003e8  20000000  08010320  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000303e8  2**0
                  CONTENTS
  8 .bss          00000d04  200003e8  200003e8  000303e8  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200010ec  200010ec  000303e8  2**0
                  ALLOC
 10 .ARM.attributes 0000002a  00000000  00000000  000303e8  2**0
                  CONTENTS, READONLY
 11 .debug_info   000211b8  00000000  00000000  00030412  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000043cd  00000000  00000000  000515ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000ef2b  00000000  00000000  00055997  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000003a8  00000000  00000000  000648c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00025287  00000000  00000000  00064c70  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000f01b  00000000  00000000  00089ef7  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000ccba2  00000000  00000000  00098f12  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      000000fe  00000000  00000000  00165ab4  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004050  00000000  00000000  00165bb4  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_ranges 000000c8  00000000  00000000  00169c08  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200003e8 	.word	0x200003e8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0801007c 	.word	0x0801007c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200003ec 	.word	0x200003ec
 80001c4:	0801007c 	.word	0x0801007c

080001c8 <cs43l22_SetFrequency>:
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
  return 0;
}
 80001c8:	2000      	movs	r0, #0
 80001ca:	4770      	bx	lr

080001cc <cs43l22_Reset>:
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
  return 0;
}
 80001cc:	2000      	movs	r0, #0
 80001ce:	4770      	bx	lr

080001d0 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80001d0:	b508      	push	{r3, lr}
  uint32_t result = 0;
  
  AUDIO_IO_Write(Addr, Reg, Value);
 80001d2:	f000 fc5c 	bl	8000a8e <AUDIO_IO_Write>
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
}
 80001d6:	2000      	movs	r0, #0
 80001d8:	bd08      	pop	{r3, pc}

080001da <cs43l22_SetVolume>:
{
 80001da:	b570      	push	{r4, r5, r6, lr}
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80001dc:	2964      	cmp	r1, #100	; 0x64
 80001de:	d81a      	bhi.n	8000216 <cs43l22_SetVolume+0x3c>
 80001e0:	ebc1 2301 	rsb	r3, r1, r1, lsl #8
 80001e4:	4c15      	ldr	r4, [pc, #84]	; (800023c <cs43l22_SetVolume+0x62>)
 80001e6:	fb84 2403 	smull	r2, r4, r4, r3
 80001ea:	17da      	asrs	r2, r3, #31
 80001ec:	ebc2 1264 	rsb	r2, r2, r4, asr #5
 80001f0:	b2d2      	uxtb	r2, r2
  if(Volume > 0xE6)
 80001f2:	29e6      	cmp	r1, #230	; 0xe6
 80001f4:	d811      	bhi.n	800021a <cs43l22_SetVolume+0x40>
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80001f6:	b2c5      	uxtb	r5, r0
 80001f8:	3219      	adds	r2, #25
 80001fa:	b2d4      	uxtb	r4, r2
 80001fc:	4622      	mov	r2, r4
 80001fe:	2120      	movs	r1, #32
 8000200:	4628      	mov	r0, r5
 8000202:	f7ff ffe5 	bl	80001d0 <CODEC_IO_Write>
 8000206:	4606      	mov	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8000208:	4622      	mov	r2, r4
 800020a:	2121      	movs	r1, #33	; 0x21
 800020c:	4628      	mov	r0, r5
 800020e:	f7ff ffdf 	bl	80001d0 <CODEC_IO_Write>
 8000212:	4430      	add	r0, r6
}
 8000214:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8000216:	2264      	movs	r2, #100	; 0x64
 8000218:	e7eb      	b.n	80001f2 <cs43l22_SetVolume+0x18>
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 800021a:	b2c5      	uxtb	r5, r0
 800021c:	3219      	adds	r2, #25
 800021e:	b2d4      	uxtb	r4, r2
 8000220:	4622      	mov	r2, r4
 8000222:	2120      	movs	r1, #32
 8000224:	4628      	mov	r0, r5
 8000226:	f7ff ffd3 	bl	80001d0 <CODEC_IO_Write>
 800022a:	4606      	mov	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 800022c:	4622      	mov	r2, r4
 800022e:	2121      	movs	r1, #33	; 0x21
 8000230:	4628      	mov	r0, r5
 8000232:	f7ff ffcd 	bl	80001d0 <CODEC_IO_Write>
 8000236:	4430      	add	r0, r6
 8000238:	bd70      	pop	{r4, r5, r6, pc}
 800023a:	bf00      	nop
 800023c:	51eb851f 	.word	0x51eb851f

08000240 <cs43l22_Init>:
{
 8000240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000244:	4607      	mov	r7, r0
 8000246:	460e      	mov	r6, r1
 8000248:	4690      	mov	r8, r2
  AUDIO_IO_Init();     
 800024a:	f000 fbed 	bl	8000a28 <AUDIO_IO_Init>
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 800024e:	b2fd      	uxtb	r5, r7
 8000250:	2201      	movs	r2, #1
 8000252:	2102      	movs	r1, #2
 8000254:	4628      	mov	r0, r5
 8000256:	f7ff ffbb 	bl	80001d0 <CODEC_IO_Write>
 800025a:	4604      	mov	r4, r0
  switch (OutputDevice)
 800025c:	1e73      	subs	r3, r6, #1
 800025e:	2b03      	cmp	r3, #3
 8000260:	d864      	bhi.n	800032c <cs43l22_Init+0xec>
 8000262:	e8df f003 	tbb	[pc, r3]
 8000266:	5702      	.short	0x5702
 8000268:	5f5b      	.short	0x5f5b
    OutputDev = 0xFA;
 800026a:	22fa      	movs	r2, #250	; 0xfa
 800026c:	4b31      	ldr	r3, [pc, #196]	; (8000334 <cs43l22_Init+0xf4>)
 800026e:	701a      	strb	r2, [r3, #0]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000270:	4b30      	ldr	r3, [pc, #192]	; (8000334 <cs43l22_Init+0xf4>)
 8000272:	781a      	ldrb	r2, [r3, #0]
 8000274:	2104      	movs	r1, #4
 8000276:	4628      	mov	r0, r5
 8000278:	f7ff ffaa 	bl	80001d0 <CODEC_IO_Write>
 800027c:	4404      	add	r4, r0
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 800027e:	2281      	movs	r2, #129	; 0x81
 8000280:	2105      	movs	r1, #5
 8000282:	4628      	mov	r0, r5
 8000284:	f7ff ffa4 	bl	80001d0 <CODEC_IO_Write>
 8000288:	4404      	add	r4, r0
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 800028a:	2204      	movs	r2, #4
 800028c:	2106      	movs	r1, #6
 800028e:	4628      	mov	r0, r5
 8000290:	f7ff ff9e 	bl	80001d0 <CODEC_IO_Write>
 8000294:	4404      	add	r4, r0
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000296:	4641      	mov	r1, r8
 8000298:	4638      	mov	r0, r7
 800029a:	f7ff ff9e 	bl	80001da <cs43l22_SetVolume>
 800029e:	4404      	add	r4, r0
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 80002a0:	2e02      	cmp	r6, #2
 80002a2:	d011      	beq.n	80002c8 <cs43l22_Init+0x88>
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 80002a4:	2206      	movs	r2, #6
 80002a6:	210f      	movs	r1, #15
 80002a8:	4628      	mov	r0, r5
 80002aa:	f7ff ff91 	bl	80001d0 <CODEC_IO_Write>
 80002ae:	4404      	add	r4, r0
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 80002b0:	2200      	movs	r2, #0
 80002b2:	2124      	movs	r1, #36	; 0x24
 80002b4:	4628      	mov	r0, r5
 80002b6:	f7ff ff8b 	bl	80001d0 <CODEC_IO_Write>
 80002ba:	4404      	add	r4, r0
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80002bc:	2200      	movs	r2, #0
 80002be:	2125      	movs	r1, #37	; 0x25
 80002c0:	4628      	mov	r0, r5
 80002c2:	f7ff ff85 	bl	80001d0 <CODEC_IO_Write>
 80002c6:	4404      	add	r4, r0
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80002c8:	2200      	movs	r2, #0
 80002ca:	210a      	movs	r1, #10
 80002cc:	4628      	mov	r0, r5
 80002ce:	f7ff ff7f 	bl	80001d0 <CODEC_IO_Write>
 80002d2:	4404      	add	r4, r0
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80002d4:	2204      	movs	r2, #4
 80002d6:	210e      	movs	r1, #14
 80002d8:	4628      	mov	r0, r5
 80002da:	f7ff ff79 	bl	80001d0 <CODEC_IO_Write>
 80002de:	4404      	add	r4, r0
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 80002e0:	2200      	movs	r2, #0
 80002e2:	2127      	movs	r1, #39	; 0x27
 80002e4:	4628      	mov	r0, r5
 80002e6:	f7ff ff73 	bl	80001d0 <CODEC_IO_Write>
 80002ea:	4404      	add	r4, r0
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 80002ec:	220f      	movs	r2, #15
 80002ee:	211f      	movs	r1, #31
 80002f0:	4628      	mov	r0, r5
 80002f2:	f7ff ff6d 	bl	80001d0 <CODEC_IO_Write>
 80002f6:	4404      	add	r4, r0
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 80002f8:	220a      	movs	r2, #10
 80002fa:	211a      	movs	r1, #26
 80002fc:	4628      	mov	r0, r5
 80002fe:	f7ff ff67 	bl	80001d0 <CODEC_IO_Write>
 8000302:	4404      	add	r4, r0
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000304:	220a      	movs	r2, #10
 8000306:	211b      	movs	r1, #27
 8000308:	4628      	mov	r0, r5
 800030a:	f7ff ff61 	bl	80001d0 <CODEC_IO_Write>
}
 800030e:	4420      	add	r0, r4
 8000310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    OutputDev = 0xAF;
 8000314:	22af      	movs	r2, #175	; 0xaf
 8000316:	4b07      	ldr	r3, [pc, #28]	; (8000334 <cs43l22_Init+0xf4>)
 8000318:	701a      	strb	r2, [r3, #0]
    break;
 800031a:	e7a9      	b.n	8000270 <cs43l22_Init+0x30>
    OutputDev = 0xAA;
 800031c:	22aa      	movs	r2, #170	; 0xaa
 800031e:	4b05      	ldr	r3, [pc, #20]	; (8000334 <cs43l22_Init+0xf4>)
 8000320:	701a      	strb	r2, [r3, #0]
    break;
 8000322:	e7a5      	b.n	8000270 <cs43l22_Init+0x30>
    OutputDev = 0x05;
 8000324:	2205      	movs	r2, #5
 8000326:	4b03      	ldr	r3, [pc, #12]	; (8000334 <cs43l22_Init+0xf4>)
 8000328:	701a      	strb	r2, [r3, #0]
    break;    
 800032a:	e7a1      	b.n	8000270 <cs43l22_Init+0x30>
    OutputDev = 0x05;
 800032c:	2205      	movs	r2, #5
 800032e:	4b01      	ldr	r3, [pc, #4]	; (8000334 <cs43l22_Init+0xf4>)
 8000330:	701a      	strb	r2, [r3, #0]
    break;    
 8000332:	e79d      	b.n	8000270 <cs43l22_Init+0x30>
 8000334:	20000404 	.word	0x20000404

08000338 <cs43l22_SetMute>:
{
 8000338:	b538      	push	{r3, r4, r5, lr}
  if(Cmd == AUDIO_MUTE_ON)
 800033a:	2901      	cmp	r1, #1
 800033c:	d014      	beq.n	8000368 <cs43l22_SetMute+0x30>
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 800033e:	b2c5      	uxtb	r5, r0
 8000340:	2200      	movs	r2, #0
 8000342:	2122      	movs	r1, #34	; 0x22
 8000344:	4628      	mov	r0, r5
 8000346:	f7ff ff43 	bl	80001d0 <CODEC_IO_Write>
 800034a:	4604      	mov	r4, r0
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 800034c:	2200      	movs	r2, #0
 800034e:	2123      	movs	r1, #35	; 0x23
 8000350:	4628      	mov	r0, r5
 8000352:	f7ff ff3d 	bl	80001d0 <CODEC_IO_Write>
 8000356:	4404      	add	r4, r0
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000358:	4b0d      	ldr	r3, [pc, #52]	; (8000390 <cs43l22_SetMute+0x58>)
 800035a:	781a      	ldrb	r2, [r3, #0]
 800035c:	2104      	movs	r1, #4
 800035e:	4628      	mov	r0, r5
 8000360:	f7ff ff36 	bl	80001d0 <CODEC_IO_Write>
 8000364:	4420      	add	r0, r4
}
 8000366:	bd38      	pop	{r3, r4, r5, pc}
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8000368:	b2c5      	uxtb	r5, r0
 800036a:	22ff      	movs	r2, #255	; 0xff
 800036c:	2104      	movs	r1, #4
 800036e:	4628      	mov	r0, r5
 8000370:	f7ff ff2e 	bl	80001d0 <CODEC_IO_Write>
 8000374:	4604      	mov	r4, r0
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8000376:	2201      	movs	r2, #1
 8000378:	2122      	movs	r1, #34	; 0x22
 800037a:	4628      	mov	r0, r5
 800037c:	f7ff ff28 	bl	80001d0 <CODEC_IO_Write>
 8000380:	4404      	add	r4, r0
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8000382:	2201      	movs	r2, #1
 8000384:	2123      	movs	r1, #35	; 0x23
 8000386:	4628      	mov	r0, r5
 8000388:	f7ff ff22 	bl	80001d0 <CODEC_IO_Write>
 800038c:	4420      	add	r0, r4
 800038e:	bd38      	pop	{r3, r4, r5, pc}
 8000390:	20000404 	.word	0x20000404

08000394 <cs43l22_Play>:
  if(Is_cs43l22_Stop == 1)
 8000394:	4b0e      	ldr	r3, [pc, #56]	; (80003d0 <cs43l22_Play+0x3c>)
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	2b01      	cmp	r3, #1
 800039a:	d001      	beq.n	80003a0 <cs43l22_Play+0xc>
  uint32_t counter = 0;
 800039c:	2000      	movs	r0, #0
  return counter;  
 800039e:	4770      	bx	lr
{
 80003a0:	b570      	push	{r4, r5, r6, lr}
 80003a2:	4605      	mov	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80003a4:	b2c6      	uxtb	r6, r0
 80003a6:	2206      	movs	r2, #6
 80003a8:	210e      	movs	r1, #14
 80003aa:	4630      	mov	r0, r6
 80003ac:	f7ff ff10 	bl	80001d0 <CODEC_IO_Write>
 80003b0:	4604      	mov	r4, r0
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80003b2:	2100      	movs	r1, #0
 80003b4:	4628      	mov	r0, r5
 80003b6:	f7ff ffbf 	bl	8000338 <cs43l22_SetMute>
 80003ba:	4404      	add	r4, r0
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 80003bc:	229e      	movs	r2, #158	; 0x9e
 80003be:	2102      	movs	r1, #2
 80003c0:	4630      	mov	r0, r6
 80003c2:	f7ff ff05 	bl	80001d0 <CODEC_IO_Write>
 80003c6:	4420      	add	r0, r4
    Is_cs43l22_Stop = 0;
 80003c8:	2200      	movs	r2, #0
 80003ca:	4b01      	ldr	r3, [pc, #4]	; (80003d0 <cs43l22_Play+0x3c>)
 80003cc:	701a      	strb	r2, [r3, #0]
 80003ce:	bd70      	pop	{r4, r5, r6, pc}
 80003d0:	20000000 	.word	0x20000000

080003d4 <cs43l22_Pause>:
{  
 80003d4:	b538      	push	{r3, r4, r5, lr}
 80003d6:	4605      	mov	r5, r0
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80003d8:	2101      	movs	r1, #1
 80003da:	f7ff ffad 	bl	8000338 <cs43l22_SetMute>
 80003de:	4604      	mov	r4, r0
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 80003e0:	2201      	movs	r2, #1
 80003e2:	2102      	movs	r1, #2
 80003e4:	b2e8      	uxtb	r0, r5
 80003e6:	f7ff fef3 	bl	80001d0 <CODEC_IO_Write>
}
 80003ea:	4420      	add	r0, r4
 80003ec:	bd38      	pop	{r3, r4, r5, pc}

080003ee <cs43l22_Resume>:
{
 80003ee:	b570      	push	{r4, r5, r6, lr}
 80003f0:	b082      	sub	sp, #8
 80003f2:	4604      	mov	r4, r0
  volatile uint32_t index = 0x00;
 80003f4:	2600      	movs	r6, #0
 80003f6:	9601      	str	r6, [sp, #4]
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80003f8:	4631      	mov	r1, r6
 80003fa:	f7ff ff9d 	bl	8000338 <cs43l22_SetMute>
 80003fe:	4605      	mov	r5, r0
  for(index = 0x00; index < 0xFF; index++);
 8000400:	9601      	str	r6, [sp, #4]
 8000402:	e002      	b.n	800040a <cs43l22_Resume+0x1c>
 8000404:	9b01      	ldr	r3, [sp, #4]
 8000406:	3301      	adds	r3, #1
 8000408:	9301      	str	r3, [sp, #4]
 800040a:	9b01      	ldr	r3, [sp, #4]
 800040c:	2bfe      	cmp	r3, #254	; 0xfe
 800040e:	d9f9      	bls.n	8000404 <cs43l22_Resume+0x16>
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000410:	b2e4      	uxtb	r4, r4
 8000412:	4b07      	ldr	r3, [pc, #28]	; (8000430 <cs43l22_Resume+0x42>)
 8000414:	781a      	ldrb	r2, [r3, #0]
 8000416:	2104      	movs	r1, #4
 8000418:	4620      	mov	r0, r4
 800041a:	f7ff fed9 	bl	80001d0 <CODEC_IO_Write>
 800041e:	4405      	add	r5, r0
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8000420:	229e      	movs	r2, #158	; 0x9e
 8000422:	2102      	movs	r1, #2
 8000424:	4620      	mov	r0, r4
 8000426:	f7ff fed3 	bl	80001d0 <CODEC_IO_Write>
}
 800042a:	4428      	add	r0, r5
 800042c:	b002      	add	sp, #8
 800042e:	bd70      	pop	{r4, r5, r6, pc}
 8000430:	20000404 	.word	0x20000404

08000434 <cs43l22_Stop>:
{
 8000434:	b538      	push	{r3, r4, r5, lr}
 8000436:	4604      	mov	r4, r0
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8000438:	2101      	movs	r1, #1
 800043a:	f7ff ff7d 	bl	8000338 <cs43l22_SetMute>
 800043e:	4605      	mov	r5, r0
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000440:	b2e4      	uxtb	r4, r4
 8000442:	2204      	movs	r2, #4
 8000444:	210e      	movs	r1, #14
 8000446:	4620      	mov	r0, r4
 8000448:	f7ff fec2 	bl	80001d0 <CODEC_IO_Write>
 800044c:	4405      	add	r5, r0
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 800044e:	229f      	movs	r2, #159	; 0x9f
 8000450:	2102      	movs	r1, #2
 8000452:	4620      	mov	r0, r4
 8000454:	f7ff febc 	bl	80001d0 <CODEC_IO_Write>
  Is_cs43l22_Stop = 1;
 8000458:	2201      	movs	r2, #1
 800045a:	4b02      	ldr	r3, [pc, #8]	; (8000464 <cs43l22_Stop+0x30>)
 800045c:	701a      	strb	r2, [r3, #0]
}
 800045e:	4428      	add	r0, r5
 8000460:	bd38      	pop	{r3, r4, r5, pc}
 8000462:	bf00      	nop
 8000464:	20000000 	.word	0x20000000

08000468 <cs43l22_SetOutputMode>:
{
 8000468:	b508      	push	{r3, lr}
  switch (Output) 
 800046a:	3901      	subs	r1, #1
 800046c:	2903      	cmp	r1, #3
 800046e:	d827      	bhi.n	80004c0 <cs43l22_SetOutputMode+0x58>
 8000470:	e8df f001 	tbb	[pc, r1]
 8000474:	1d140b02 	.word	0x1d140b02
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8000478:	22fa      	movs	r2, #250	; 0xfa
 800047a:	2104      	movs	r1, #4
 800047c:	b2c0      	uxtb	r0, r0
 800047e:	f7ff fea7 	bl	80001d0 <CODEC_IO_Write>
      OutputDev = 0xFA;
 8000482:	22fa      	movs	r2, #250	; 0xfa
 8000484:	4b13      	ldr	r3, [pc, #76]	; (80004d4 <cs43l22_SetOutputMode+0x6c>)
 8000486:	701a      	strb	r2, [r3, #0]
      break;
 8000488:	bd08      	pop	{r3, pc}
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 800048a:	22af      	movs	r2, #175	; 0xaf
 800048c:	2104      	movs	r1, #4
 800048e:	b2c0      	uxtb	r0, r0
 8000490:	f7ff fe9e 	bl	80001d0 <CODEC_IO_Write>
      OutputDev = 0xAF;
 8000494:	22af      	movs	r2, #175	; 0xaf
 8000496:	4b0f      	ldr	r3, [pc, #60]	; (80004d4 <cs43l22_SetOutputMode+0x6c>)
 8000498:	701a      	strb	r2, [r3, #0]
      break;
 800049a:	bd08      	pop	{r3, pc}
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 800049c:	22aa      	movs	r2, #170	; 0xaa
 800049e:	2104      	movs	r1, #4
 80004a0:	b2c0      	uxtb	r0, r0
 80004a2:	f7ff fe95 	bl	80001d0 <CODEC_IO_Write>
      OutputDev = 0xAA;
 80004a6:	22aa      	movs	r2, #170	; 0xaa
 80004a8:	4b0a      	ldr	r3, [pc, #40]	; (80004d4 <cs43l22_SetOutputMode+0x6c>)
 80004aa:	701a      	strb	r2, [r3, #0]
      break;
 80004ac:	bd08      	pop	{r3, pc}
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80004ae:	2205      	movs	r2, #5
 80004b0:	2104      	movs	r1, #4
 80004b2:	b2c0      	uxtb	r0, r0
 80004b4:	f7ff fe8c 	bl	80001d0 <CODEC_IO_Write>
      OutputDev = 0x05;
 80004b8:	2205      	movs	r2, #5
 80004ba:	4b06      	ldr	r3, [pc, #24]	; (80004d4 <cs43l22_SetOutputMode+0x6c>)
 80004bc:	701a      	strb	r2, [r3, #0]
      break;    
 80004be:	bd08      	pop	{r3, pc}
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80004c0:	2205      	movs	r2, #5
 80004c2:	2104      	movs	r1, #4
 80004c4:	b2c0      	uxtb	r0, r0
 80004c6:	f7ff fe83 	bl	80001d0 <CODEC_IO_Write>
      OutputDev = 0x05;
 80004ca:	2205      	movs	r2, #5
 80004cc:	4b01      	ldr	r3, [pc, #4]	; (80004d4 <cs43l22_SetOutputMode+0x6c>)
 80004ce:	701a      	strb	r2, [r3, #0]
}
 80004d0:	bd08      	pop	{r3, pc}
 80004d2:	bf00      	nop
 80004d4:	20000404 	.word	0x20000404

080004d8 <cs43l22_DeInit>:
{
 80004d8:	b508      	push	{r3, lr}
  AUDIO_IO_DeInit();
 80004da:	f000 fad7 	bl	8000a8c <AUDIO_IO_DeInit>
 80004de:	bd08      	pop	{r3, pc}

080004e0 <cs43l22_ReadID>:
{
 80004e0:	b510      	push	{r4, lr}
 80004e2:	4604      	mov	r4, r0
  AUDIO_IO_Init(); 
 80004e4:	f000 faa0 	bl	8000a28 <AUDIO_IO_Init>
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 80004e8:	2101      	movs	r1, #1
 80004ea:	b2e0      	uxtb	r0, r4
 80004ec:	f000 fad3 	bl	8000a96 <AUDIO_IO_Read>
}
 80004f0:	f000 00f8 	and.w	r0, r0, #248	; 0xf8
 80004f4:	bd10      	pop	{r4, pc}
 80004f6:	bf00      	nop

080004f8 <SPIx_MspInit>:
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  * @retval None
  */
static void SPIx_MspInit(void)
{
 80004f8:	b500      	push	{lr}
 80004fa:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable the SPI peripheral */
  DISCOVERY_SPIx_CLK_ENABLE();
 80004fc:	2100      	movs	r1, #0
 80004fe:	9101      	str	r1, [sp, #4]
 8000500:	4b11      	ldr	r3, [pc, #68]	; (8000548 <SPIx_MspInit+0x50>)
 8000502:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000504:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000508:	645a      	str	r2, [r3, #68]	; 0x44
 800050a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800050c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000510:	9201      	str	r2, [sp, #4]
 8000512:	9a01      	ldr	r2, [sp, #4]
  
  /* Enable SCK, MOSI and MISO GPIO clocks */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8000514:	9102      	str	r1, [sp, #8]
 8000516:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000518:	f042 0201 	orr.w	r2, r2, #1
 800051c:	631a      	str	r2, [r3, #48]	; 0x30
 800051e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000520:	f003 0301 	and.w	r3, r3, #1
 8000524:	9302      	str	r3, [sp, #8]
 8000526:	9b02      	ldr	r3, [sp, #8]
  
  /* SPI SCK, MOSI, MISO pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MISO_PIN | DISCOVERY_SPIx_MOSI_PIN);
 8000528:	23e0      	movs	r3, #224	; 0xe0
 800052a:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800052c:	2302      	movs	r3, #2
 800052e:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Pull  = GPIO_PULLDOWN;
 8000530:	9305      	str	r3, [sp, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 8000532:	2301      	movs	r3, #1
 8000534:	9306      	str	r3, [sp, #24]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8000536:	2305      	movs	r3, #5
 8000538:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 800053a:	a903      	add	r1, sp, #12
 800053c:	4803      	ldr	r0, [pc, #12]	; (800054c <SPIx_MspInit+0x54>)
 800053e:	f001 fc55 	bl	8001dec <HAL_GPIO_Init>
}
 8000542:	b009      	add	sp, #36	; 0x24
 8000544:	f85d fb04 	ldr.w	pc, [sp], #4
 8000548:	40023800 	.word	0x40023800
 800054c:	40020000 	.word	0x40020000

08000550 <I2Cx_MspInit>:
  * @brief I2C MSP Initialization
  * @param None
  * @retval None
  */
static void I2Cx_MspInit(void)
{
 8000550:	b530      	push	{r4, r5, lr}
 8000552:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000554:	2500      	movs	r5, #0
 8000556:	9501      	str	r5, [sp, #4]
 8000558:	4c1d      	ldr	r4, [pc, #116]	; (80005d0 <I2Cx_MspInit+0x80>)
 800055a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800055c:	f043 0302 	orr.w	r3, r3, #2
 8000560:	6323      	str	r3, [r4, #48]	; 0x30
 8000562:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000564:	f003 0302 	and.w	r3, r3, #2
 8000568:	9301      	str	r3, [sp, #4]
 800056a:	9b01      	ldr	r3, [sp, #4]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 800056c:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000570:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000572:	2312      	movs	r3, #18
 8000574:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000576:	2302      	movs	r3, #2
 8000578:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800057a:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 800057c:	2304      	movs	r3, #4
 800057e:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8000580:	a903      	add	r1, sp, #12
 8000582:	4814      	ldr	r0, [pc, #80]	; (80005d4 <I2Cx_MspInit+0x84>)
 8000584:	f001 fc32 	bl	8001dec <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8000588:	9502      	str	r5, [sp, #8]
 800058a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800058c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000590:	6423      	str	r3, [r4, #64]	; 0x40
 8000592:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000594:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000598:	9302      	str	r3, [sp, #8]
 800059a:	9b02      	ldr	r3, [sp, #8]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800059c:	6a23      	ldr	r3, [r4, #32]
 800059e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80005a2:	6223      	str	r3, [r4, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80005a4:	6a23      	ldr	r3, [r4, #32]
 80005a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80005aa:	6223      	str	r3, [r4, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 80005ac:	462a      	mov	r2, r5
 80005ae:	4629      	mov	r1, r5
 80005b0:	201f      	movs	r0, #31
 80005b2:	f000 ff03 	bl	80013bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80005b6:	201f      	movs	r0, #31
 80005b8:	f000 ff32 	bl	8001420 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 80005bc:	462a      	mov	r2, r5
 80005be:	4629      	mov	r1, r5
 80005c0:	2020      	movs	r0, #32
 80005c2:	f000 fefb 	bl	80013bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 80005c6:	2020      	movs	r0, #32
 80005c8:	f000 ff2a 	bl	8001420 <HAL_NVIC_EnableIRQ>
}
 80005cc:	b009      	add	sp, #36	; 0x24
 80005ce:	bd30      	pop	{r4, r5, pc}
 80005d0:	40023800 	.word	0x40023800
 80005d4:	40020400 	.word	0x40020400

080005d8 <SPIx_Init>:
{
 80005d8:	b510      	push	{r4, lr}
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80005da:	4810      	ldr	r0, [pc, #64]	; (800061c <SPIx_Init+0x44>)
 80005dc:	f009 ff1c 	bl	800a418 <HAL_SPI_GetState>
 80005e0:	b100      	cbz	r0, 80005e4 <SPIx_Init+0xc>
 80005e2:	bd10      	pop	{r4, pc}
    SpiHandle.Instance = DISCOVERY_SPIx;
 80005e4:	4c0d      	ldr	r4, [pc, #52]	; (800061c <SPIx_Init+0x44>)
 80005e6:	4b0e      	ldr	r3, [pc, #56]	; (8000620 <SPIx_Init+0x48>)
 80005e8:	6023      	str	r3, [r4, #0]
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80005ea:	2318      	movs	r3, #24
 80005ec:	61e3      	str	r3, [r4, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 80005ee:	2300      	movs	r3, #0
 80005f0:	60a3      	str	r3, [r4, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005f2:	6163      	str	r3, [r4, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005f4:	6123      	str	r3, [r4, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80005f6:	62a3      	str	r3, [r4, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 80005f8:	2207      	movs	r2, #7
 80005fa:	62e2      	str	r2, [r4, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 80005fc:	60e3      	str	r3, [r4, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005fe:	6223      	str	r3, [r4, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8000600:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000604:	61a2      	str	r2, [r4, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 8000606:	6263      	str	r3, [r4, #36]	; 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8000608:	f44f 7382 	mov.w	r3, #260	; 0x104
 800060c:	6063      	str	r3, [r4, #4]
    SPIx_MspInit();
 800060e:	f7ff ff73 	bl	80004f8 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8000612:	4620      	mov	r0, r4
 8000614:	f008 fc70 	bl	8008ef8 <HAL_SPI_Init>
}
 8000618:	e7e3      	b.n	80005e2 <SPIx_Init+0xa>
 800061a:	bf00      	nop
 800061c:	20000408 	.word	0x20000408
 8000620:	40013000 	.word	0x40013000

08000624 <SPIx_Error>:
{
 8000624:	b508      	push	{r3, lr}
  HAL_SPI_DeInit(&SpiHandle);
 8000626:	4803      	ldr	r0, [pc, #12]	; (8000634 <SPIx_Error+0x10>)
 8000628:	f008 fca7 	bl	8008f7a <HAL_SPI_DeInit>
  SPIx_Init();
 800062c:	f7ff ffd4 	bl	80005d8 <SPIx_Init>
 8000630:	bd08      	pop	{r3, pc}
 8000632:	bf00      	nop
 8000634:	20000408 	.word	0x20000408

08000638 <SPIx_WriteRead>:
{
 8000638:	b500      	push	{lr}
 800063a:	b087      	sub	sp, #28
 800063c:	f88d 000f 	strb.w	r0, [sp, #15]
  uint8_t receivedbyte = 0;
 8000640:	aa06      	add	r2, sp, #24
 8000642:	2300      	movs	r3, #0
 8000644:	f802 3d01 	strb.w	r3, [r2, #-1]!
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8000648:	4b08      	ldr	r3, [pc, #32]	; (800066c <SPIx_WriteRead+0x34>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	2301      	movs	r3, #1
 8000650:	f10d 010f 	add.w	r1, sp, #15
 8000654:	4806      	ldr	r0, [pc, #24]	; (8000670 <SPIx_WriteRead+0x38>)
 8000656:	f008 fd76 	bl	8009146 <HAL_SPI_TransmitReceive>
 800065a:	b920      	cbnz	r0, 8000666 <SPIx_WriteRead+0x2e>
}
 800065c:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8000660:	b007      	add	sp, #28
 8000662:	f85d fb04 	ldr.w	pc, [sp], #4
    SPIx_Error();
 8000666:	f7ff ffdd 	bl	8000624 <SPIx_Error>
 800066a:	e7f7      	b.n	800065c <SPIx_WriteRead+0x24>
 800066c:	20000034 	.word	0x20000034
 8000670:	20000408 	.word	0x20000408

08000674 <I2Cx_Init>:
{
 8000674:	b510      	push	{r4, lr}
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8000676:	480c      	ldr	r0, [pc, #48]	; (80006a8 <I2Cx_Init+0x34>)
 8000678:	f006 f9e0 	bl	8006a3c <HAL_I2C_GetState>
 800067c:	b100      	cbz	r0, 8000680 <I2Cx_Init+0xc>
 800067e:	bd10      	pop	{r4, pc}
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8000680:	4c0a      	ldr	r4, [pc, #40]	; (80006ac <I2Cx_Init+0x38>)
 8000682:	4b0b      	ldr	r3, [pc, #44]	; (80006b0 <I2Cx_Init+0x3c>)
 8000684:	65e3      	str	r3, [r4, #92]	; 0x5c
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000686:	2300      	movs	r3, #0
 8000688:	6623      	str	r3, [r4, #96]	; 0x60
    I2cHandle.Init.OwnAddress1 = 0x33;
 800068a:	2333      	movs	r3, #51	; 0x33
 800068c:	6663      	str	r3, [r4, #100]	; 0x64
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800068e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000692:	66a3      	str	r3, [r4, #104]	; 0x68
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8000694:	4b07      	ldr	r3, [pc, #28]	; (80006b4 <I2Cx_Init+0x40>)
 8000696:	f844 3f58 	str.w	r3, [r4, #88]!
    I2Cx_MspInit();
 800069a:	f7ff ff59 	bl	8000550 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 800069e:	4620      	mov	r0, r4
 80006a0:	f003 f809 	bl	80036b6 <HAL_I2C_Init>
}
 80006a4:	e7eb      	b.n	800067e <I2Cx_Init+0xa>
 80006a6:	bf00      	nop
 80006a8:	20000460 	.word	0x20000460
 80006ac:	20000408 	.word	0x20000408
 80006b0:	000186a0 	.word	0x000186a0
 80006b4:	40005400 	.word	0x40005400

080006b8 <I2Cx_Error>:
{
 80006b8:	b508      	push	{r3, lr}
  HAL_I2C_DeInit(&I2cHandle);
 80006ba:	4803      	ldr	r0, [pc, #12]	; (80006c8 <I2Cx_Error+0x10>)
 80006bc:	f003 f8cb 	bl	8003856 <HAL_I2C_DeInit>
  I2Cx_Init();
 80006c0:	f7ff ffd8 	bl	8000674 <I2Cx_Init>
 80006c4:	bd08      	pop	{r3, pc}
 80006c6:	bf00      	nop
 80006c8:	20000460 	.word	0x20000460

080006cc <I2Cx_WriteData>:
{
 80006cc:	b510      	push	{r4, lr}
 80006ce:	b086      	sub	sp, #24
 80006d0:	4604      	mov	r4, r0
 80006d2:	a806      	add	r0, sp, #24
 80006d4:	f800 2d01 	strb.w	r2, [r0, #-1]!
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 80006d8:	4b08      	ldr	r3, [pc, #32]	; (80006fc <I2Cx_WriteData+0x30>)
 80006da:	685b      	ldr	r3, [r3, #4]
 80006dc:	9302      	str	r3, [sp, #8]
 80006de:	2301      	movs	r3, #1
 80006e0:	9301      	str	r3, [sp, #4]
 80006e2:	9000      	str	r0, [sp, #0]
 80006e4:	460a      	mov	r2, r1
 80006e6:	4621      	mov	r1, r4
 80006e8:	4805      	ldr	r0, [pc, #20]	; (8000700 <I2Cx_WriteData+0x34>)
 80006ea:	f004 f845 	bl	8004778 <HAL_I2C_Mem_Write>
  if(status != HAL_OK)
 80006ee:	b908      	cbnz	r0, 80006f4 <I2Cx_WriteData+0x28>
}
 80006f0:	b006      	add	sp, #24
 80006f2:	bd10      	pop	{r4, pc}
    I2Cx_Error(Addr);
 80006f4:	4620      	mov	r0, r4
 80006f6:	f7ff ffdf 	bl	80006b8 <I2Cx_Error>
}
 80006fa:	e7f9      	b.n	80006f0 <I2Cx_WriteData+0x24>
 80006fc:	20000034 	.word	0x20000034
 8000700:	20000460 	.word	0x20000460

08000704 <I2Cx_ReadData>:
{
 8000704:	b510      	push	{r4, lr}
 8000706:	b086      	sub	sp, #24
 8000708:	4604      	mov	r4, r0
  uint8_t value = 0;
 800070a:	aa06      	add	r2, sp, #24
 800070c:	2300      	movs	r3, #0
 800070e:	f802 3d01 	strb.w	r3, [r2, #-1]!
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8000712:	4b0a      	ldr	r3, [pc, #40]	; (800073c <I2Cx_ReadData+0x38>)
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	9302      	str	r3, [sp, #8]
 8000718:	2301      	movs	r3, #1
 800071a:	9301      	str	r3, [sp, #4]
 800071c:	9200      	str	r2, [sp, #0]
 800071e:	460a      	mov	r2, r1
 8000720:	4601      	mov	r1, r0
 8000722:	4807      	ldr	r0, [pc, #28]	; (8000740 <I2Cx_ReadData+0x3c>)
 8000724:	f004 f8dc 	bl	80048e0 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8000728:	b918      	cbnz	r0, 8000732 <I2Cx_ReadData+0x2e>
}
 800072a:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800072e:	b006      	add	sp, #24
 8000730:	bd10      	pop	{r4, pc}
    I2Cx_Error(Addr);
 8000732:	4620      	mov	r0, r4
 8000734:	f7ff ffc0 	bl	80006b8 <I2Cx_Error>
 8000738:	e7f7      	b.n	800072a <I2Cx_ReadData+0x26>
 800073a:	bf00      	nop
 800073c:	20000034 	.word	0x20000034
 8000740:	20000460 	.word	0x20000460

08000744 <BSP_GetVersion>:
}
 8000744:	4800      	ldr	r0, [pc, #0]	; (8000748 <BSP_GetVersion+0x4>)
 8000746:	4770      	bx	lr
 8000748:	02010000 	.word	0x02010000

0800074c <BSP_LED_Init>:
{
 800074c:	b530      	push	{r4, r5, lr}
 800074e:	b08b      	sub	sp, #44	; 0x2c
  LEDx_GPIO_CLK_ENABLE(Led);
 8000750:	4603      	mov	r3, r0
 8000752:	b190      	cbz	r0, 800077a <BSP_LED_Init+0x2e>
 8000754:	2801      	cmp	r0, #1
 8000756:	d033      	beq.n	80007c0 <BSP_LED_Init+0x74>
 8000758:	2802      	cmp	r0, #2
 800075a:	d03e      	beq.n	80007da <BSP_LED_Init+0x8e>
 800075c:	2803      	cmp	r0, #3
 800075e:	d118      	bne.n	8000792 <BSP_LED_Init+0x46>
 8000760:	2200      	movs	r2, #0
 8000762:	9204      	str	r2, [sp, #16]
 8000764:	4a23      	ldr	r2, [pc, #140]	; (80007f4 <BSP_LED_Init+0xa8>)
 8000766:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000768:	f041 0108 	orr.w	r1, r1, #8
 800076c:	6311      	str	r1, [r2, #48]	; 0x30
 800076e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000770:	f002 0208 	and.w	r2, r2, #8
 8000774:	9204      	str	r2, [sp, #16]
 8000776:	9a04      	ldr	r2, [sp, #16]
 8000778:	e00b      	b.n	8000792 <BSP_LED_Init+0x46>
 800077a:	2200      	movs	r2, #0
 800077c:	9201      	str	r2, [sp, #4]
 800077e:	4a1d      	ldr	r2, [pc, #116]	; (80007f4 <BSP_LED_Init+0xa8>)
 8000780:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000782:	f041 0108 	orr.w	r1, r1, #8
 8000786:	6311      	str	r1, [r2, #48]	; 0x30
 8000788:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800078a:	f002 0208 	and.w	r2, r2, #8
 800078e:	9201      	str	r2, [sp, #4]
 8000790:	9a01      	ldr	r2, [sp, #4]
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8000792:	4a19      	ldr	r2, [pc, #100]	; (80007f8 <BSP_LED_Init+0xac>)
 8000794:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 8000798:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800079a:	2201      	movs	r2, #1
 800079c:	9206      	str	r2, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800079e:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80007a0:	2202      	movs	r2, #2
 80007a2:	9208      	str	r2, [sp, #32]
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80007a4:	4c15      	ldr	r4, [pc, #84]	; (80007fc <BSP_LED_Init+0xb0>)
 80007a6:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80007aa:	a905      	add	r1, sp, #20
 80007ac:	68a0      	ldr	r0, [r4, #8]
 80007ae:	f001 fb1d 	bl	8001dec <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80007b2:	2200      	movs	r2, #0
 80007b4:	4629      	mov	r1, r5
 80007b6:	68a0      	ldr	r0, [r4, #8]
 80007b8:	f001 fc97 	bl	80020ea <HAL_GPIO_WritePin>
}
 80007bc:	b00b      	add	sp, #44	; 0x2c
 80007be:	bd30      	pop	{r4, r5, pc}
  LEDx_GPIO_CLK_ENABLE(Led);
 80007c0:	2200      	movs	r2, #0
 80007c2:	9202      	str	r2, [sp, #8]
 80007c4:	4a0b      	ldr	r2, [pc, #44]	; (80007f4 <BSP_LED_Init+0xa8>)
 80007c6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80007c8:	f041 0108 	orr.w	r1, r1, #8
 80007cc:	6311      	str	r1, [r2, #48]	; 0x30
 80007ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80007d0:	f002 0208 	and.w	r2, r2, #8
 80007d4:	9202      	str	r2, [sp, #8]
 80007d6:	9a02      	ldr	r2, [sp, #8]
 80007d8:	e7db      	b.n	8000792 <BSP_LED_Init+0x46>
 80007da:	2200      	movs	r2, #0
 80007dc:	9203      	str	r2, [sp, #12]
 80007de:	4a05      	ldr	r2, [pc, #20]	; (80007f4 <BSP_LED_Init+0xa8>)
 80007e0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80007e2:	f041 0108 	orr.w	r1, r1, #8
 80007e6:	6311      	str	r1, [r2, #48]	; 0x30
 80007e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80007ea:	f002 0208 	and.w	r2, r2, #8
 80007ee:	9203      	str	r2, [sp, #12]
 80007f0:	9a03      	ldr	r2, [sp, #12]
 80007f2:	e7ce      	b.n	8000792 <BSP_LED_Init+0x46>
 80007f4:	40023800 	.word	0x40023800
 80007f8:	08010098 	.word	0x08010098
 80007fc:	20000034 	.word	0x20000034

08000800 <BSP_LED_On>:
{
 8000800:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000802:	4b05      	ldr	r3, [pc, #20]	; (8000818 <BSP_LED_On+0x18>)
 8000804:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000808:	2201      	movs	r2, #1
 800080a:	4904      	ldr	r1, [pc, #16]	; (800081c <BSP_LED_On+0x1c>)
 800080c:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 8000810:	6898      	ldr	r0, [r3, #8]
 8000812:	f001 fc6a 	bl	80020ea <HAL_GPIO_WritePin>
 8000816:	bd08      	pop	{r3, pc}
 8000818:	20000034 	.word	0x20000034
 800081c:	08010098 	.word	0x08010098

08000820 <BSP_LED_Off>:
{
 8000820:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000822:	4b05      	ldr	r3, [pc, #20]	; (8000838 <BSP_LED_Off+0x18>)
 8000824:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000828:	2200      	movs	r2, #0
 800082a:	4904      	ldr	r1, [pc, #16]	; (800083c <BSP_LED_Off+0x1c>)
 800082c:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 8000830:	6898      	ldr	r0, [r3, #8]
 8000832:	f001 fc5a 	bl	80020ea <HAL_GPIO_WritePin>
 8000836:	bd08      	pop	{r3, pc}
 8000838:	20000034 	.word	0x20000034
 800083c:	08010098 	.word	0x08010098

08000840 <BSP_LED_Toggle>:
{
 8000840:	b508      	push	{r3, lr}
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8000842:	4b05      	ldr	r3, [pc, #20]	; (8000858 <BSP_LED_Toggle+0x18>)
 8000844:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000848:	4a04      	ldr	r2, [pc, #16]	; (800085c <BSP_LED_Toggle+0x1c>)
 800084a:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
 800084e:	6898      	ldr	r0, [r3, #8]
 8000850:	f001 fc51 	bl	80020f6 <HAL_GPIO_TogglePin>
 8000854:	bd08      	pop	{r3, pc}
 8000856:	bf00      	nop
 8000858:	20000034 	.word	0x20000034
 800085c:	08010098 	.word	0x08010098

08000860 <BSP_PB_Init>:
{
 8000860:	b530      	push	{r4, r5, lr}
 8000862:	b087      	sub	sp, #28
 8000864:	460c      	mov	r4, r1
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8000866:	4605      	mov	r5, r0
 8000868:	b958      	cbnz	r0, 8000882 <BSP_PB_Init+0x22>
 800086a:	2300      	movs	r3, #0
 800086c:	9300      	str	r3, [sp, #0]
 800086e:	4b1b      	ldr	r3, [pc, #108]	; (80008dc <BSP_PB_Init+0x7c>)
 8000870:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000872:	f042 0201 	orr.w	r2, r2, #1
 8000876:	631a      	str	r2, [r3, #48]	; 0x30
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	f003 0301 	and.w	r3, r3, #1
 800087e:	9300      	str	r3, [sp, #0]
 8000880:	9b00      	ldr	r3, [sp, #0]
  if (Mode == BUTTON_MODE_GPIO)
 8000882:	b11c      	cbz	r4, 800088c <BSP_PB_Init+0x2c>
  if (Mode == BUTTON_MODE_EXTI)
 8000884:	2c01      	cmp	r4, #1
 8000886:	d010      	beq.n	80008aa <BSP_PB_Init+0x4a>
}
 8000888:	b007      	add	sp, #28
 800088a:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800088c:	2301      	movs	r3, #1
 800088e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000890:	2300      	movs	r3, #0
 8000892:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000896:	2302      	movs	r3, #2
 8000898:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800089a:	4b11      	ldr	r3, [pc, #68]	; (80008e0 <BSP_PB_Init+0x80>)
 800089c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 80008a0:	a901      	add	r1, sp, #4
 80008a2:	6998      	ldr	r0, [r3, #24]
 80008a4:	f001 faa2 	bl	8001dec <HAL_GPIO_Init>
 80008a8:	e7ec      	b.n	8000884 <BSP_PB_Init+0x24>
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80008aa:	2301      	movs	r3, #1
 80008ac:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2400      	movs	r4, #0
 80008b0:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80008b2:	2302      	movs	r3, #2
 80008b4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 80008b6:	4b0b      	ldr	r3, [pc, #44]	; (80008e4 <BSP_PB_Init+0x84>)
 80008b8:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <BSP_PB_Init+0x80>)
 80008bc:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80008c0:	a901      	add	r1, sp, #4
 80008c2:	69a8      	ldr	r0, [r5, #24]
 80008c4:	f001 fa92 	bl	8001dec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0);
 80008c8:	4622      	mov	r2, r4
 80008ca:	210f      	movs	r1, #15
 80008cc:	2006      	movs	r0, #6
 80008ce:	f000 fd75 	bl	80013bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80008d2:	2006      	movs	r0, #6
 80008d4:	f000 fda4 	bl	8001420 <HAL_NVIC_EnableIRQ>
}
 80008d8:	e7d6      	b.n	8000888 <BSP_PB_Init+0x28>
 80008da:	bf00      	nop
 80008dc:	40023800 	.word	0x40023800
 80008e0:	20000034 	.word	0x20000034
 80008e4:	10110000 	.word	0x10110000

080008e8 <BSP_PB_GetState>:
{
 80008e8:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 80008ea:	4b04      	ldr	r3, [pc, #16]	; (80008fc <BSP_PB_GetState+0x14>)
 80008ec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80008f0:	2101      	movs	r1, #1
 80008f2:	6980      	ldr	r0, [r0, #24]
 80008f4:	f001 fbf2 	bl	80020dc <HAL_GPIO_ReadPin>
}
 80008f8:	bd08      	pop	{r3, pc}
 80008fa:	bf00      	nop
 80008fc:	20000034 	.word	0x20000034

08000900 <ACCELERO_IO_Init>:
  * @brief  Configures the Accelerometer SPI interface.
  * @param  None
  * @retval None
  */
void ACCELERO_IO_Init(void)
{
 8000900:	b570      	push	{r4, r5, r6, lr}
 8000902:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Accelerometer Control pins --------------------------------*/
  /* Enable CS GPIO clock and configure GPIO pin for Accelerometer Chip select */  
  ACCELERO_CS_GPIO_CLK_ENABLE();
 8000904:	2100      	movs	r1, #0
 8000906:	9100      	str	r1, [sp, #0]
 8000908:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <ACCELERO_IO_Init+0x44>)
 800090a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800090c:	f042 0210 	orr.w	r2, r2, #16
 8000910:	631a      	str	r2, [r3, #48]	; 0x30
 8000912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000914:	f003 0310 	and.w	r3, r3, #16
 8000918:	9300      	str	r3, [sp, #0]
 800091a:	9b00      	ldr	r3, [sp, #0]
  
  /* Configure GPIO PIN for LIS Chip select */
  GPIO_InitStructure.Pin = ACCELERO_CS_PIN;
 800091c:	2608      	movs	r6, #8
 800091e:	9601      	str	r6, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000920:	2401      	movs	r4, #1
 8000922:	9402      	str	r4, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8000924:	9103      	str	r1, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 8000926:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(ACCELERO_CS_GPIO_PORT, &GPIO_InitStructure);
 8000928:	4d07      	ldr	r5, [pc, #28]	; (8000948 <ACCELERO_IO_Init+0x48>)
 800092a:	a901      	add	r1, sp, #4
 800092c:	4628      	mov	r0, r5
 800092e:	f001 fa5d 	bl	8001dec <HAL_GPIO_Init>
  
  /* Deselect: Chip Select high */
  ACCELERO_CS_HIGH();
 8000932:	4622      	mov	r2, r4
 8000934:	4631      	mov	r1, r6
 8000936:	4628      	mov	r0, r5
 8000938:	f001 fbd7 	bl	80020ea <HAL_GPIO_WritePin>
  
  SPIx_Init();
 800093c:	f7ff fe4c 	bl	80005d8 <SPIx_Init>
}
 8000940:	b006      	add	sp, #24
 8000942:	bd70      	pop	{r4, r5, r6, pc}
 8000944:	40023800 	.word	0x40023800
 8000948:	40021000 	.word	0x40021000

0800094c <ACCELERO_IO_ITConfig>:
  *         EXTI0 is already used by user button so INT1 is not configured here.
  * @param  None
  * @retval None
  */
void ACCELERO_IO_ITConfig(void)
{
 800094c:	b510      	push	{r4, lr}
 800094e:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT2 GPIO clock and configure GPIO PINs to detect Interrupts */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8000950:	2400      	movs	r4, #0
 8000952:	9400      	str	r4, [sp, #0]
 8000954:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <ACCELERO_IO_ITConfig+0x44>)
 8000956:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000958:	f042 0210 	orr.w	r2, r2, #16
 800095c:	631a      	str	r2, [r3, #48]	; 0x30
 800095e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000960:	f003 0310 	and.w	r3, r3, #16
 8000964:	9300      	str	r3, [sp, #0]
 8000966:	9b00      	ldr	r3, [sp, #0]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT2_PIN;
 8000968:	2302      	movs	r3, #2
 800096a:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 800096c:	4a09      	ldr	r2, [pc, #36]	; (8000994 <ACCELERO_IO_ITConfig+0x48>)
 800096e:	9202      	str	r2, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000970:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000972:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8000974:	a901      	add	r1, sp, #4
 8000976:	4808      	ldr	r0, [pc, #32]	; (8000998 <ACCELERO_IO_ITConfig+0x4c>)
 8000978:	f001 fa38 	bl	8001dec <HAL_GPIO_Init>
  
  /* Enable and set Accelerometer INT2 to the lowest priority */
  HAL_NVIC_SetPriority((IRQn_Type)ACCELERO_INT2_EXTI_IRQn, 0x0F, 0);
 800097c:	4622      	mov	r2, r4
 800097e:	210f      	movs	r1, #15
 8000980:	2007      	movs	r0, #7
 8000982:	f000 fd1b 	bl	80013bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)ACCELERO_INT2_EXTI_IRQn);
 8000986:	2007      	movs	r0, #7
 8000988:	f000 fd4a 	bl	8001420 <HAL_NVIC_EnableIRQ>
}
 800098c:	b006      	add	sp, #24
 800098e:	bd10      	pop	{r4, pc}
 8000990:	40023800 	.word	0x40023800
 8000994:	10110000 	.word	0x10110000
 8000998:	40021000 	.word	0x40021000

0800099c <ACCELERO_IO_Write>:
  * @param  WriteAddr: Accelerometer's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void ACCELERO_IO_Write(uint8_t *pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 800099c:	b570      	push	{r4, r5, r6, lr}
 800099e:	4605      	mov	r5, r0
 80009a0:	460e      	mov	r6, r1
 80009a2:	4614      	mov	r4, r2
  /* Configure the MS bit: 
     - When 0, the address will remain unchanged in multiple read/write commands.
     - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 80009a4:	2a01      	cmp	r2, #1
 80009a6:	d901      	bls.n	80009ac <ACCELERO_IO_Write+0x10>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 80009a8:	f041 0640 	orr.w	r6, r1, #64	; 0x40
  }
  /* Set chip select Low at the start of the transmission */
  ACCELERO_CS_LOW();
 80009ac:	2200      	movs	r2, #0
 80009ae:	2108      	movs	r1, #8
 80009b0:	480a      	ldr	r0, [pc, #40]	; (80009dc <ACCELERO_IO_Write+0x40>)
 80009b2:	f001 fb9a 	bl	80020ea <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 80009b6:	4630      	mov	r0, r6
 80009b8:	f7ff fe3e 	bl	8000638 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 80009bc:	e005      	b.n	80009ca <ACCELERO_IO_Write+0x2e>
  {
    SPIx_WriteRead(*pBuffer);
 80009be:	f815 0b01 	ldrb.w	r0, [r5], #1
 80009c2:	f7ff fe39 	bl	8000638 <SPIx_WriteRead>
    NumByteToWrite--;
 80009c6:	3c01      	subs	r4, #1
 80009c8:	b2a4      	uxth	r4, r4
  while(NumByteToWrite >= 0x01)
 80009ca:	2c00      	cmp	r4, #0
 80009cc:	d1f7      	bne.n	80009be <ACCELERO_IO_Write+0x22>
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  ACCELERO_CS_HIGH();
 80009ce:	2201      	movs	r2, #1
 80009d0:	2108      	movs	r1, #8
 80009d2:	4802      	ldr	r0, [pc, #8]	; (80009dc <ACCELERO_IO_Write+0x40>)
 80009d4:	f001 fb89 	bl	80020ea <HAL_GPIO_WritePin>
 80009d8:	bd70      	pop	{r4, r5, r6, pc}
 80009da:	bf00      	nop
 80009dc:	40021000 	.word	0x40021000

080009e0 <ACCELERO_IO_Read>:
  * @param  ReadAddr: Accelerometer's internal address to read from.
  * @param  NumByteToRead: number of bytes to read from the Accelerometer.
  * @retval None
  */
void ACCELERO_IO_Read(uint8_t *pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 80009e0:	b570      	push	{r4, r5, r6, lr}
 80009e2:	4605      	mov	r5, r0
 80009e4:	4614      	mov	r4, r2
  if(NumByteToRead > 0x01)
 80009e6:	2a01      	cmp	r2, #1
 80009e8:	d90a      	bls.n	8000a00 <ACCELERO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 80009ea:	f041 06c0 	orr.w	r6, r1, #192	; 0xc0
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  ACCELERO_CS_LOW();
 80009ee:	2200      	movs	r2, #0
 80009f0:	2108      	movs	r1, #8
 80009f2:	480c      	ldr	r0, [pc, #48]	; (8000a24 <ACCELERO_IO_Read+0x44>)
 80009f4:	f001 fb79 	bl	80020ea <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 80009f8:	4630      	mov	r0, r6
 80009fa:	f7ff fe1d 	bl	8000638 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 80009fe:	e009      	b.n	8000a14 <ACCELERO_IO_Read+0x34>
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8000a00:	f041 0680 	orr.w	r6, r1, #128	; 0x80
 8000a04:	e7f3      	b.n	80009ee <ACCELERO_IO_Read+0xe>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to ACCELEROMETER (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8000a06:	2000      	movs	r0, #0
 8000a08:	f7ff fe16 	bl	8000638 <SPIx_WriteRead>
 8000a0c:	f805 0b01 	strb.w	r0, [r5], #1
    NumByteToRead--;
 8000a10:	3c01      	subs	r4, #1
 8000a12:	b2a4      	uxth	r4, r4
  while(NumByteToRead > 0x00)
 8000a14:	2c00      	cmp	r4, #0
 8000a16:	d1f6      	bne.n	8000a06 <ACCELERO_IO_Read+0x26>
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  ACCELERO_CS_HIGH();
 8000a18:	2201      	movs	r2, #1
 8000a1a:	2108      	movs	r1, #8
 8000a1c:	4801      	ldr	r0, [pc, #4]	; (8000a24 <ACCELERO_IO_Read+0x44>)
 8000a1e:	f001 fb64 	bl	80020ea <HAL_GPIO_WritePin>
 8000a22:	bd70      	pop	{r4, r5, r6, pc}
 8000a24:	40021000 	.word	0x40021000

08000a28 <AUDIO_IO_Init>:
  * @brief  Initializes Audio low level.
  * @param  None
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8000a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a2a:	b087      	sub	sp, #28
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000a2c:	2600      	movs	r6, #0
 8000a2e:	9600      	str	r6, [sp, #0]
 8000a30:	4b14      	ldr	r3, [pc, #80]	; (8000a84 <AUDIO_IO_Init+0x5c>)
 8000a32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a34:	f042 0208 	orr.w	r2, r2, #8
 8000a38:	631a      	str	r2, [r3, #48]	; 0x30
 8000a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3c:	f003 0308 	and.w	r3, r3, #8
 8000a40:	9300      	str	r3, [sp, #0]
 8000a42:	9b00      	ldr	r3, [sp, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 8000a44:	2510      	movs	r5, #16
 8000a46:	9501      	str	r5, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a48:	2701      	movs	r7, #1
 8000a4a:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000a50:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 8000a52:	4c0d      	ldr	r4, [pc, #52]	; (8000a88 <AUDIO_IO_Init+0x60>)
 8000a54:	a901      	add	r1, sp, #4
 8000a56:	4620      	mov	r0, r4
 8000a58:	f001 f9c8 	bl	8001dec <HAL_GPIO_Init>
  
  I2Cx_Init();
 8000a5c:	f7ff fe0a 	bl	8000674 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8000a60:	4632      	mov	r2, r6
 8000a62:	4629      	mov	r1, r5
 8000a64:	4620      	mov	r0, r4
 8000a66:	f001 fb40 	bl	80020ea <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000a6a:	2005      	movs	r0, #5
 8000a6c:	f000 fc10 	bl	8001290 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8000a70:	463a      	mov	r2, r7
 8000a72:	4629      	mov	r1, r5
 8000a74:	4620      	mov	r0, r4
 8000a76:	f001 fb38 	bl	80020ea <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000a7a:	2005      	movs	r0, #5
 8000a7c:	f000 fc08 	bl	8001290 <HAL_Delay>
}
 8000a80:	b007      	add	sp, #28
 8000a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a84:	40023800 	.word	0x40023800
 8000a88:	40020c00 	.word	0x40020c00

08000a8c <AUDIO_IO_DeInit>:
  * @brief  DeInitializes Audio low level.
  * @param  None
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8000a8c:	4770      	bx	lr

08000a8e <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000a8e:	b508      	push	{r3, lr}
  I2Cx_WriteData(Addr, Reg, Value);
 8000a90:	f7ff fe1c 	bl	80006cc <I2Cx_WriteData>
 8000a94:	bd08      	pop	{r3, pc}

08000a96 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8000a96:	b508      	push	{r3, lr}
  return I2Cx_ReadData(Addr, Reg);
 8000a98:	f7ff fe34 	bl	8000704 <I2Cx_ReadData>
}
 8000a9c:	bd08      	pop	{r3, pc}
 8000a9e:	bf00      	nop

08000aa0 <I2S3_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  None
  * @retval None
  */
static void I2S3_MspInit(void)
{
 8000aa0:	b570      	push	{r4, r5, r6, lr}
 8000aa2:	b08a      	sub	sp, #40	; 0x28
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  I2S_HandleTypeDef *hi2s = &hAudioOutI2s;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8000aa4:	2500      	movs	r5, #0
 8000aa6:	9500      	str	r5, [sp, #0]
 8000aa8:	4c3f      	ldr	r4, [pc, #252]	; (8000ba8 <I2S3_MspInit+0x108>)
 8000aaa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000aac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ab0:	6423      	str	r3, [r4, #64]	; 0x40
 8000ab2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ab4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ab8:	9300      	str	r3, [sp, #0]
 8000aba:	9b00      	ldr	r3, [sp, #0]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 8000abc:	9501      	str	r5, [sp, #4]
 8000abe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000ac0:	f043 0304 	orr.w	r3, r3, #4
 8000ac4:	6323      	str	r3, [r4, #48]	; 0x30
 8000ac6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000ac8:	f003 0304 	and.w	r3, r3, #4
 8000acc:	9301      	str	r3, [sp, #4]
 8000ace:	9b01      	ldr	r3, [sp, #4]
  I2S3_WS_CLK_ENABLE();
 8000ad0:	9502      	str	r5, [sp, #8]
 8000ad2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	6323      	str	r3, [r4, #48]	; 0x30
 8000ada:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000adc:	f003 0301 	and.w	r3, r3, #1
 8000ae0:	9302      	str	r3, [sp, #8]
 8000ae2:	9b02      	ldr	r3, [sp, #8]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8000ae4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ae8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8000aea:	2302      	movs	r3, #2
 8000aec:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8000aee:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8000af0:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8000af2:	2306      	movs	r3, #6
 8000af4:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8000af6:	4e2d      	ldr	r6, [pc, #180]	; (8000bac <I2S3_MspInit+0x10c>)
 8000af8:	a905      	add	r1, sp, #20
 8000afa:	4630      	mov	r0, r6
 8000afc:	f001 f976 	bl	8001dec <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8000b00:	2310      	movs	r3, #16
 8000b02:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8000b04:	a905      	add	r1, sp, #20
 8000b06:	482a      	ldr	r0, [pc, #168]	; (8000bb0 <I2S3_MspInit+0x110>)
 8000b08:	f001 f970 	bl	8001dec <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8000b0c:	9503      	str	r5, [sp, #12]
 8000b0e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000b10:	f043 0304 	orr.w	r3, r3, #4
 8000b14:	6323      	str	r3, [r4, #48]	; 0x30
 8000b16:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000b18:	f003 0304 	and.w	r3, r3, #4
 8000b1c:	9303      	str	r3, [sp, #12]
 8000b1e:	9b03      	ldr	r3, [sp, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8000b20:	2380      	movs	r3, #128	; 0x80
 8000b22:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8000b24:	a905      	add	r1, sp, #20
 8000b26:	4630      	mov	r0, r6
 8000b28:	f001 f960 	bl	8001dec <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8000b2c:	9504      	str	r5, [sp, #16]
 8000b2e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000b30:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b34:	6323      	str	r3, [r4, #48]	; 0x30
 8000b36:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000b38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b3c:	9304      	str	r3, [sp, #16]
 8000b3e:	9b04      	ldr	r3, [sp, #16]
  
  if(hi2s->Instance == I2S3)
 8000b40:	4b1c      	ldr	r3, [pc, #112]	; (8000bb4 <I2S3_MspInit+0x114>)
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	4b1c      	ldr	r3, [pc, #112]	; (8000bb8 <I2S3_MspInit+0x118>)
 8000b46:	429a      	cmp	r2, r3
 8000b48:	d009      	beq.n	8000b5e <I2S3_MspInit+0xbe>
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2105      	movs	r1, #5
 8000b4e:	202f      	movs	r0, #47	; 0x2f
 8000b50:	f000 fc34 	bl	80013bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 8000b54:	202f      	movs	r0, #47	; 0x2f
 8000b56:	f000 fc63 	bl	8001420 <HAL_NVIC_EnableIRQ>
}
 8000b5a:	b00a      	add	sp, #40	; 0x28
 8000b5c:	bd70      	pop	{r4, r5, r6, pc}
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8000b5e:	4c17      	ldr	r4, [pc, #92]	; (8000bbc <I2S3_MspInit+0x11c>)
 8000b60:	6065      	str	r5, [r4, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8000b62:	2240      	movs	r2, #64	; 0x40
 8000b64:	60a2      	str	r2, [r4, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000b66:	60e5      	str	r5, [r4, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8000b68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b6c:	6122      	str	r2, [r4, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8000b6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b72:	6162      	str	r2, [r4, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8000b74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b78:	61a2      	str	r2, [r4, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8000b7a:	61e5      	str	r5, [r4, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8000b7c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b80:	6222      	str	r2, [r4, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8000b82:	2204      	movs	r2, #4
 8000b84:	6262      	str	r2, [r4, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8000b86:	2203      	movs	r2, #3
 8000b88:	62a2      	str	r2, [r4, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8000b8a:	62e5      	str	r5, [r4, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8000b8c:	6325      	str	r5, [r4, #48]	; 0x30
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8000b8e:	4b0c      	ldr	r3, [pc, #48]	; (8000bc0 <I2S3_MspInit+0x120>)
 8000b90:	6023      	str	r3, [r4, #0]
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8000b92:	4b08      	ldr	r3, [pc, #32]	; (8000bb4 <I2S3_MspInit+0x114>)
 8000b94:	639c      	str	r4, [r3, #56]	; 0x38
 8000b96:	63a3      	str	r3, [r4, #56]	; 0x38
    HAL_DMA_DeInit(&hdma_i2sTx);
 8000b98:	4620      	mov	r0, r4
 8000b9a:	f000 fe4b 	bl	8001834 <HAL_DMA_DeInit>
    HAL_DMA_Init(&hdma_i2sTx);
 8000b9e:	4620      	mov	r0, r4
 8000ba0:	f000 fddf 	bl	8001762 <HAL_DMA_Init>
 8000ba4:	e7d1      	b.n	8000b4a <I2S3_MspInit+0xaa>
 8000ba6:	bf00      	nop
 8000ba8:	40023800 	.word	0x40023800
 8000bac:	40020800 	.word	0x40020800
 8000bb0:	40020000 	.word	0x40020000
 8000bb4:	200005c8 	.word	0x200005c8
 8000bb8:	40003c00 	.word	0x40003c00
 8000bbc:	200004b4 	.word	0x200004b4
 8000bc0:	400260b8 	.word	0x400260b8

08000bc4 <I2S3_Init>:
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  * @retval None
  */
static void I2S3_Init(uint32_t AudioFreq)
{
 8000bc4:	b508      	push	{r3, lr}
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8000bc6:	4b0e      	ldr	r3, [pc, #56]	; (8000c00 <I2S3_Init+0x3c>)
 8000bc8:	4a0e      	ldr	r2, [pc, #56]	; (8000c04 <I2S3_Init+0x40>)
 8000bca:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8000bcc:	69d1      	ldr	r1, [r2, #28]
 8000bce:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8000bd2:	61d1      	str	r1, [r2, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8000bd4:	6158      	str	r0, [r3, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8000bda:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8000bdc:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8000bde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000be2:	6119      	str	r1, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8000be4:	6059      	str	r1, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8000be6:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8000be8:	4618      	mov	r0, r3
 8000bea:	f006 fcce 	bl	800758a <HAL_I2S_GetState>
 8000bee:	b118      	cbz	r0, 8000bf8 <I2S3_Init+0x34>
  { 
    I2S3_MspInit();
  }
  
  HAL_I2S_Init(&hAudioOutI2s);
 8000bf0:	4803      	ldr	r0, [pc, #12]	; (8000c00 <I2S3_Init+0x3c>)
 8000bf2:	f005 ff55 	bl	8006aa0 <HAL_I2S_Init>
 8000bf6:	bd08      	pop	{r3, pc}
    I2S3_MspInit();
 8000bf8:	f7ff ff52 	bl	8000aa0 <I2S3_MspInit>
 8000bfc:	e7f8      	b.n	8000bf0 <I2S3_Init+0x2c>
 8000bfe:	bf00      	nop
 8000c00:	200005c8 	.word	0x200005c8
 8000c04:	40003c00 	.word	0x40003c00

08000c08 <I2S2_MspInit>:
  * @brief  AUDIO IN I2S MSP Init.
  * @param  None
  * @retval None
  */
static void I2S2_MspInit(void)
{
 8000c08:	b570      	push	{r4, r5, r6, lr}
 8000c0a:	b08a      	sub	sp, #40	; 0x28
  static DMA_HandleTypeDef hdma_i2sRx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  I2S_HandleTypeDef *hi2s = &hAudioInI2s;
  
  /* Enable the I2S2 peripheral clock */
  I2S2_CLK_ENABLE();
 8000c0c:	2500      	movs	r5, #0
 8000c0e:	9501      	str	r5, [sp, #4]
 8000c10:	4c3b      	ldr	r4, [pc, #236]	; (8000d00 <I2S2_MspInit+0xf8>)
 8000c12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c18:	6423      	str	r3, [r4, #64]	; 0x40
 8000c1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c20:	9301      	str	r3, [sp, #4]
 8000c22:	9b01      	ldr	r3, [sp, #4]

  /* Enable I2S GPIO clocks */
  I2S2_SCK_GPIO_CLK_ENABLE();
 8000c24:	9502      	str	r5, [sp, #8]
 8000c26:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c28:	f043 0302 	orr.w	r3, r3, #2
 8000c2c:	6323      	str	r3, [r4, #48]	; 0x30
 8000c2e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c30:	f003 0302 	and.w	r3, r3, #2
 8000c34:	9302      	str	r3, [sp, #8]
 8000c36:	9b02      	ldr	r3, [sp, #8]
  I2S2_MOSI_GPIO_CLK_ENABLE();
 8000c38:	9503      	str	r5, [sp, #12]
 8000c3a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c3c:	f043 0304 	orr.w	r3, r3, #4
 8000c40:	6323      	str	r3, [r4, #48]	; 0x30
 8000c42:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c44:	f003 0304 	and.w	r3, r3, #4
 8000c48:	9303      	str	r3, [sp, #12]
 8000c4a:	9b03      	ldr	r3, [sp, #12]
  
  /* I2S2 pins configuration: SCK and MOSI pins ------------------------------*/
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8000c50:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8000c52:	9308      	str	r3, [sp, #32]

  GPIO_InitStruct.Pin       = I2S2_SCK_PIN; 
 8000c54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c58:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = I2S2_SCK_AF;
 8000c5a:	2605      	movs	r6, #5
 8000c5c:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(I2S2_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000c5e:	a905      	add	r1, sp, #20
 8000c60:	4828      	ldr	r0, [pc, #160]	; (8000d04 <I2S2_MspInit+0xfc>)
 8000c62:	f001 f8c3 	bl	8001dec <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin       = I2S2_MOSI_PIN ;
 8000c66:	2308      	movs	r3, #8
 8000c68:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = I2S2_MOSI_AF;
 8000c6a:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(I2S2_MOSI_GPIO_PORT, &GPIO_InitStruct); 
 8000c6c:	a905      	add	r1, sp, #20
 8000c6e:	4826      	ldr	r0, [pc, #152]	; (8000d08 <I2S2_MspInit+0x100>)
 8000c70:	f001 f8bc 	bl	8001dec <HAL_GPIO_Init>

  /* Enable the DMA clock */
  I2S2_DMAx_CLK_ENABLE();
 8000c74:	9504      	str	r5, [sp, #16]
 8000c76:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c78:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c7c:	6323      	str	r3, [r4, #48]	; 0x30
 8000c7e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c84:	9304      	str	r3, [sp, #16]
 8000c86:	9b04      	ldr	r3, [sp, #16]
    
  if(hi2s->Instance == I2S2)
 8000c88:	4b20      	ldr	r3, [pc, #128]	; (8000d0c <I2S2_MspInit+0x104>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	4b20      	ldr	r3, [pc, #128]	; (8000d10 <I2S2_MspInit+0x108>)
 8000c8e:	429a      	cmp	r2, r3
 8000c90:	d009      	beq.n	8000ca6 <I2S2_MspInit+0x9e>
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sRx);      
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S2_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8000c92:	2200      	movs	r2, #0
 8000c94:	2106      	movs	r1, #6
 8000c96:	200e      	movs	r0, #14
 8000c98:	f000 fb90 	bl	80013bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S2_DMAx_IRQ); 
 8000c9c:	200e      	movs	r0, #14
 8000c9e:	f000 fbbf 	bl	8001420 <HAL_NVIC_EnableIRQ>
}
 8000ca2:	b00a      	add	sp, #40	; 0x28
 8000ca4:	bd70      	pop	{r4, r5, r6, pc}
    hdma_i2sRx.Init.Channel             = I2S2_DMAx_CHANNEL;
 8000ca6:	4b1b      	ldr	r3, [pc, #108]	; (8000d14 <I2S2_MspInit+0x10c>)
 8000ca8:	665d      	str	r5, [r3, #100]	; 0x64
    hdma_i2sRx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8000caa:	669d      	str	r5, [r3, #104]	; 0x68
    hdma_i2sRx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000cac:	66dd      	str	r5, [r3, #108]	; 0x6c
    hdma_i2sRx.Init.MemInc              = DMA_MINC_ENABLE;
 8000cae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cb2:	6719      	str	r1, [r3, #112]	; 0x70
    hdma_i2sRx.Init.PeriphDataAlignment = I2S2_DMAx_PERIPH_DATA_SIZE;
 8000cb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cb8:	6759      	str	r1, [r3, #116]	; 0x74
    hdma_i2sRx.Init.MemDataAlignment    = I2S2_DMAx_MEM_DATA_SIZE;
 8000cba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cbe:	6799      	str	r1, [r3, #120]	; 0x78
    hdma_i2sRx.Init.Mode                = DMA_CIRCULAR;
 8000cc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cc4:	67d9      	str	r1, [r3, #124]	; 0x7c
    hdma_i2sRx.Init.Priority            = DMA_PRIORITY_HIGH;
 8000cc6:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8000cca:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
    hdma_i2sRx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8000cce:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
    hdma_i2sRx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8000cd2:	2103      	movs	r1, #3
 8000cd4:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
    hdma_i2sRx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8000cd8:	f8c3 508c 	str.w	r5, [r3, #140]	; 0x8c
    hdma_i2sRx.Init.PeriphBurst         = DMA_MBURST_SINGLE; 
 8000cdc:	f8c3 5090 	str.w	r5, [r3, #144]	; 0x90
    hdma_i2sRx.Instance = I2S2_DMAx_STREAM;
 8000ce0:	461c      	mov	r4, r3
 8000ce2:	4a0d      	ldr	r2, [pc, #52]	; (8000d18 <I2S2_MspInit+0x110>)
 8000ce4:	f844 2f60 	str.w	r2, [r4, #96]!
    __HAL_LINKDMA(hi2s, hdmarx, hdma_i2sRx);
 8000ce8:	4a08      	ldr	r2, [pc, #32]	; (8000d0c <I2S2_MspInit+0x104>)
 8000cea:	63d4      	str	r4, [r2, #60]	; 0x3c
 8000cec:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    HAL_DMA_DeInit(&hdma_i2sRx);
 8000cf0:	4620      	mov	r0, r4
 8000cf2:	f000 fd9f 	bl	8001834 <HAL_DMA_DeInit>
    HAL_DMA_Init(&hdma_i2sRx);      
 8000cf6:	4620      	mov	r0, r4
 8000cf8:	f000 fd33 	bl	8001762 <HAL_DMA_Init>
 8000cfc:	e7c9      	b.n	8000c92 <I2S2_MspInit+0x8a>
 8000cfe:	bf00      	nop
 8000d00:	40023800 	.word	0x40023800
 8000d04:	40020400 	.word	0x40020400
 8000d08:	40020800 	.word	0x40020800
 8000d0c:	20000610 	.word	0x20000610
 8000d10:	40003800 	.word	0x40003800
 8000d14:	200004b4 	.word	0x200004b4
 8000d18:	40026058 	.word	0x40026058

08000d1c <I2S2_Init>:
  *         is already configured and ready to be used.    
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  * @retval None
  */
static void I2S2_Init(uint32_t AudioFreq)
{
 8000d1c:	b508      	push	{r3, lr}
  /* Initialize the hAudioInI2s Instance parameter */
  hAudioInI2s.Instance          = I2S2;
 8000d1e:	4b0f      	ldr	r3, [pc, #60]	; (8000d5c <I2S2_Init+0x40>)
 8000d20:	4a0f      	ldr	r2, [pc, #60]	; (8000d60 <I2S2_Init+0x44>)
 8000d22:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioInI2s);
 8000d24:	69d1      	ldr	r1, [r2, #28]
 8000d26:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8000d2a:	61d1      	str	r1, [r2, #28]
  
  /* I2S2 peripheral configuration */
  hAudioInI2s.Init.AudioFreq    = 2 * AudioFreq;
 8000d2c:	0040      	lsls	r0, r0, #1
 8000d2e:	6158      	str	r0, [r3, #20]
  hAudioInI2s.Init.ClockSource  = I2S_CLOCK_PLL;
 8000d30:	2200      	movs	r2, #0
 8000d32:	61da      	str	r2, [r3, #28]
  hAudioInI2s.Init.CPOL         = I2S_CPOL_HIGH;
 8000d34:	2108      	movs	r1, #8
 8000d36:	6199      	str	r1, [r3, #24]
  hAudioInI2s.Init.DataFormat   = I2S_DATAFORMAT_16B;
 8000d38:	60da      	str	r2, [r3, #12]
  hAudioInI2s.Init.MCLKOutput   = I2S_MCLKOUTPUT_DISABLE;
 8000d3a:	611a      	str	r2, [r3, #16]
  hAudioInI2s.Init.Mode         = I2S_MODE_MASTER_RX;
 8000d3c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000d40:	605a      	str	r2, [r3, #4]
  hAudioInI2s.Init.Standard     = I2S_STANDARD_LSB;
 8000d42:	2220      	movs	r2, #32
 8000d44:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_GetState(&hAudioInI2s) == HAL_I2S_STATE_RESET)
 8000d46:	4618      	mov	r0, r3
 8000d48:	f006 fc1f 	bl	800758a <HAL_I2S_GetState>
 8000d4c:	b118      	cbz	r0, 8000d56 <I2S2_Init+0x3a>
  { 
    I2S2_MspInit();
  }
  
  HAL_I2S_Init(&hAudioInI2s);
 8000d4e:	4803      	ldr	r0, [pc, #12]	; (8000d5c <I2S2_Init+0x40>)
 8000d50:	f005 fea6 	bl	8006aa0 <HAL_I2S_Init>
 8000d54:	bd08      	pop	{r3, pc}
    I2S2_MspInit();
 8000d56:	f7ff ff57 	bl	8000c08 <I2S2_MspInit>
 8000d5a:	e7f8      	b.n	8000d4e <I2S2_Init+0x32>
 8000d5c:	20000610 	.word	0x20000610
 8000d60:	40003800 	.word	0x40003800

08000d64 <PDMDecoder_Init>:
{ 
 8000d64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000d68:	b083      	sub	sp, #12
 8000d6a:	4680      	mov	r8, r0
 8000d6c:	460f      	mov	r7, r1
  __CRC_CLK_ENABLE();
 8000d6e:	2400      	movs	r4, #0
 8000d70:	9401      	str	r4, [sp, #4]
 8000d72:	4b13      	ldr	r3, [pc, #76]	; (8000dc0 <PDMDecoder_Init+0x5c>)
 8000d74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d76:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000d7a:	631a      	str	r2, [r3, #48]	; 0x30
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d82:	9301      	str	r3, [sp, #4]
 8000d84:	9b01      	ldr	r3, [sp, #4]
  for(i = 0; i < ChnlNbr; i++)
 8000d86:	42bc      	cmp	r4, r7
 8000d88:	d302      	bcc.n	8000d90 <PDMDecoder_Init+0x2c>
}
 8000d8a:	b003      	add	sp, #12
 8000d8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    Filter[i].LP_HZ = AudioFreq / 2;
 8000d90:	f8df 9034 	ldr.w	r9, [pc, #52]	; 8000dc8 <PDMDecoder_Init+0x64>
 8000d94:	2634      	movs	r6, #52	; 0x34
 8000d96:	fb06 f604 	mul.w	r6, r6, r4
 8000d9a:	eb09 0506 	add.w	r5, r9, r6
 8000d9e:	ea4f 0058 	mov.w	r0, r8, lsr #1
 8000da2:	f00d f8ed 	bl	800df80 <__aeabi_ui2f>
 8000da6:	6068      	str	r0, [r5, #4]
    Filter[i].HP_HZ = 10;
 8000da8:	4b06      	ldr	r3, [pc, #24]	; (8000dc4 <PDMDecoder_Init+0x60>)
 8000daa:	60ab      	str	r3, [r5, #8]
    Filter[i].Fs = AudioFreq;
 8000dac:	f829 8006 	strh.w	r8, [r9, r6]
    Filter[i].Out_MicChannels = 2;
 8000db0:	2302      	movs	r3, #2
 8000db2:	81eb      	strh	r3, [r5, #14]
    Filter[i].In_MicChannels = ChnlNbr; 
 8000db4:	81af      	strh	r7, [r5, #12]
    PDM_Filter_Init((PDMFilter_InitStruct *)&Filter[i]);
 8000db6:	4628      	mov	r0, r5
 8000db8:	f00d fcb2 	bl	800e720 <PDM_Filter_Init>
  for(i = 0; i < ChnlNbr; i++)
 8000dbc:	3401      	adds	r4, #1
 8000dbe:	e7e2      	b.n	8000d86 <PDMDecoder_Init+0x22>
 8000dc0:	40023800 	.word	0x40023800
 8000dc4:	41200000 	.word	0x41200000
 8000dc8:	20000594 	.word	0x20000594

08000dcc <BSP_AUDIO_OUT_Init>:
{    
 8000dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000dd0:	b084      	sub	sp, #16
 8000dd2:	4680      	mov	r8, r0
 8000dd4:	460f      	mov	r7, r1
 8000dd6:	4614      	mov	r4, r2
  uint8_t index = 0, freqindex = 0xFF;
 8000dd8:	25ff      	movs	r5, #255	; 0xff
  for(index = 0; index < 8; index++)
 8000dda:	2300      	movs	r3, #0
 8000ddc:	e001      	b.n	8000de2 <BSP_AUDIO_OUT_Init+0x16>
 8000dde:	3301      	adds	r3, #1
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	2b07      	cmp	r3, #7
 8000de4:	d806      	bhi.n	8000df4 <BSP_AUDIO_OUT_Init+0x28>
    if(I2SFreq[index] == AudioFreq)
 8000de6:	4a22      	ldr	r2, [pc, #136]	; (8000e70 <BSP_AUDIO_OUT_Init+0xa4>)
 8000de8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000dec:	42a2      	cmp	r2, r4
 8000dee:	d1f6      	bne.n	8000dde <BSP_AUDIO_OUT_Init+0x12>
      freqindex = index;
 8000df0:	461d      	mov	r5, r3
 8000df2:	e7f4      	b.n	8000dde <BSP_AUDIO_OUT_Init+0x12>
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8000df4:	4668      	mov	r0, sp
 8000df6:	f007 fe39 	bl	8008a6c <HAL_RCCEx_GetPeriphCLKConfig>
  if ((freqindex & 0x7) == 0)
 8000dfa:	f015 0f07 	tst.w	r5, #7
 8000dfe:	d119      	bne.n	8000e34 <BSP_AUDIO_OUT_Init+0x68>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000e00:	2301      	movs	r3, #1
 8000e02:	9300      	str	r3, [sp, #0]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8000e04:	4b1a      	ldr	r3, [pc, #104]	; (8000e70 <BSP_AUDIO_OUT_Init+0xa4>)
 8000e06:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8000e0a:	6a2b      	ldr	r3, [r5, #32]
 8000e0c:	9301      	str	r3, [sp, #4]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8000e0e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000e10:	9302      	str	r3, [sp, #8]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000e12:	4668      	mov	r0, sp
 8000e14:	f007 fd80 	bl	8008918 <HAL_RCCEx_PeriphCLKConfig>
  deviceid = cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS);
 8000e18:	4b16      	ldr	r3, [pc, #88]	; (8000e74 <BSP_AUDIO_OUT_Init+0xa8>)
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	2094      	movs	r0, #148	; 0x94
 8000e1e:	4798      	blx	r3
  if((deviceid & CS43L22_ID_MASK) == CS43L22_ID)
 8000e20:	f000 00f8 	and.w	r0, r0, #248	; 0xf8
 8000e24:	28e0      	cmp	r0, #224	; 0xe0
 8000e26:	d010      	beq.n	8000e4a <BSP_AUDIO_OUT_Init+0x7e>
    ret = AUDIO_ERROR;
 8000e28:	2501      	movs	r5, #1
  if(ret == AUDIO_OK)
 8000e2a:	b1a5      	cbz	r5, 8000e56 <BSP_AUDIO_OUT_Init+0x8a>
}
 8000e2c:	4628      	mov	r0, r5
 8000e2e:	b004      	add	sp, #16
 8000e30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000e34:	2301      	movs	r3, #1
 8000e36:	9300      	str	r3, [sp, #0]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8000e38:	f44f 7381 	mov.w	r3, #258	; 0x102
 8000e3c:	9301      	str	r3, [sp, #4]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	9302      	str	r3, [sp, #8]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000e42:	4668      	mov	r0, sp
 8000e44:	f007 fd68 	bl	8008918 <HAL_RCCEx_PeriphCLKConfig>
 8000e48:	e7e6      	b.n	8000e18 <BSP_AUDIO_OUT_Init+0x4c>
    pAudioDrv = &cs43l22_drv; 
 8000e4a:	4a0a      	ldr	r2, [pc, #40]	; (8000e74 <BSP_AUDIO_OUT_Init+0xa8>)
 8000e4c:	4b0a      	ldr	r3, [pc, #40]	; (8000e78 <BSP_AUDIO_OUT_Init+0xac>)
 8000e4e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    ret = AUDIO_OK;
 8000e52:	2500      	movs	r5, #0
 8000e54:	e7e9      	b.n	8000e2a <BSP_AUDIO_OUT_Init+0x5e>
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8000e56:	4b08      	ldr	r3, [pc, #32]	; (8000e78 <BSP_AUDIO_OUT_Init+0xac>)
 8000e58:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000e5c:	681e      	ldr	r6, [r3, #0]
 8000e5e:	4623      	mov	r3, r4
 8000e60:	463a      	mov	r2, r7
 8000e62:	4641      	mov	r1, r8
 8000e64:	2094      	movs	r0, #148	; 0x94
 8000e66:	47b0      	blx	r6
    I2S3_Init(AudioFreq);
 8000e68:	4620      	mov	r0, r4
 8000e6a:	f7ff feab 	bl	8000bc4 <I2S3_Init>
 8000e6e:	e7dd      	b.n	8000e2c <BSP_AUDIO_OUT_Init+0x60>
 8000e70:	080100a8 	.word	0x080100a8
 8000e74:	20000004 	.word	0x20000004
 8000e78:	200004b4 	.word	0x200004b4

08000e7c <BSP_AUDIO_OUT_Play>:
{
 8000e7c:	b538      	push	{r3, r4, r5, lr}
 8000e7e:	4605      	mov	r5, r0
 8000e80:	460c      	mov	r4, r1
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8000e82:	4b0c      	ldr	r3, [pc, #48]	; (8000eb4 <BSP_AUDIO_OUT_Play+0x38>)
 8000e84:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000e88:	68db      	ldr	r3, [r3, #12]
 8000e8a:	b28a      	uxth	r2, r1
 8000e8c:	4601      	mov	r1, r0
 8000e8e:	2094      	movs	r0, #148	; 0x94
 8000e90:	4798      	blx	r3
 8000e92:	b968      	cbnz	r0, 8000eb0 <BSP_AUDIO_OUT_Play+0x34>
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8000e94:	f5b4 3f00 	cmp.w	r4, #131072	; 0x20000
 8000e98:	d207      	bcs.n	8000eaa <BSP_AUDIO_OUT_Play+0x2e>
 8000e9a:	f3c4 024f 	ubfx	r2, r4, #1, #16
 8000e9e:	4629      	mov	r1, r5
 8000ea0:	4805      	ldr	r0, [pc, #20]	; (8000eb8 <BSP_AUDIO_OUT_Play+0x3c>)
 8000ea2:	f006 f8a1 	bl	8006fe8 <HAL_I2S_Transmit_DMA>
    return AUDIO_OK;
 8000ea6:	2000      	movs	r0, #0
 8000ea8:	bd38      	pop	{r3, r4, r5, pc}
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8000eaa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000eae:	e7f6      	b.n	8000e9e <BSP_AUDIO_OUT_Play+0x22>
    return AUDIO_ERROR;
 8000eb0:	2001      	movs	r0, #1
}
 8000eb2:	bd38      	pop	{r3, r4, r5, pc}
 8000eb4:	200004b4 	.word	0x200004b4
 8000eb8:	200005c8 	.word	0x200005c8

08000ebc <BSP_AUDIO_OUT_ChangeBuffer>:
{
 8000ebc:	b508      	push	{r3, lr}
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 8000ebe:	460a      	mov	r2, r1
 8000ec0:	4601      	mov	r1, r0
 8000ec2:	4802      	ldr	r0, [pc, #8]	; (8000ecc <BSP_AUDIO_OUT_ChangeBuffer+0x10>)
 8000ec4:	f006 f890 	bl	8006fe8 <HAL_I2S_Transmit_DMA>
 8000ec8:	bd08      	pop	{r3, pc}
 8000eca:	bf00      	nop
 8000ecc:	200005c8 	.word	0x200005c8

08000ed0 <BSP_AUDIO_OUT_Pause>:
{    
 8000ed0:	b508      	push	{r3, lr}
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 8000ed2:	4b07      	ldr	r3, [pc, #28]	; (8000ef0 <BSP_AUDIO_OUT_Pause+0x20>)
 8000ed4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000ed8:	691b      	ldr	r3, [r3, #16]
 8000eda:	2094      	movs	r0, #148	; 0x94
 8000edc:	4798      	blx	r3
 8000ede:	b108      	cbz	r0, 8000ee4 <BSP_AUDIO_OUT_Pause+0x14>
    return AUDIO_ERROR;
 8000ee0:	2001      	movs	r0, #1
}
 8000ee2:	bd08      	pop	{r3, pc}
    HAL_I2S_DMAPause(&hAudioOutI2s);
 8000ee4:	4803      	ldr	r0, [pc, #12]	; (8000ef4 <BSP_AUDIO_OUT_Pause+0x24>)
 8000ee6:	f006 f96f 	bl	80071c8 <HAL_I2S_DMAPause>
    return AUDIO_OK;
 8000eea:	2000      	movs	r0, #0
 8000eec:	bd08      	pop	{r3, pc}
 8000eee:	bf00      	nop
 8000ef0:	200004b4 	.word	0x200004b4
 8000ef4:	200005c8 	.word	0x200005c8

08000ef8 <BSP_AUDIO_OUT_Resume>:
{    
 8000ef8:	b508      	push	{r3, lr}
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 8000efa:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <BSP_AUDIO_OUT_Resume+0x20>)
 8000efc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000f00:	695b      	ldr	r3, [r3, #20]
 8000f02:	2094      	movs	r0, #148	; 0x94
 8000f04:	4798      	blx	r3
 8000f06:	b108      	cbz	r0, 8000f0c <BSP_AUDIO_OUT_Resume+0x14>
    return AUDIO_ERROR;
 8000f08:	2001      	movs	r0, #1
}
 8000f0a:	bd08      	pop	{r3, pc}
    HAL_I2S_DMAResume(&hAudioOutI2s);
 8000f0c:	4803      	ldr	r0, [pc, #12]	; (8000f1c <BSP_AUDIO_OUT_Resume+0x24>)
 8000f0e:	f006 f99b 	bl	8007248 <HAL_I2S_DMAResume>
    return AUDIO_OK;
 8000f12:	2000      	movs	r0, #0
 8000f14:	bd08      	pop	{r3, pc}
 8000f16:	bf00      	nop
 8000f18:	200004b4 	.word	0x200004b4
 8000f1c:	200005c8 	.word	0x200005c8

08000f20 <BSP_AUDIO_OUT_Stop>:
{
 8000f20:	b510      	push	{r4, lr}
 8000f22:	4604      	mov	r4, r0
  HAL_I2S_DMAStop(&hAudioOutI2s);
 8000f24:	480d      	ldr	r0, [pc, #52]	; (8000f5c <BSP_AUDIO_OUT_Stop+0x3c>)
 8000f26:	f006 f9e9 	bl	80072fc <HAL_I2S_DMAStop>
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8000f2a:	4b0d      	ldr	r3, [pc, #52]	; (8000f60 <BSP_AUDIO_OUT_Stop+0x40>)
 8000f2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000f30:	699b      	ldr	r3, [r3, #24]
 8000f32:	4621      	mov	r1, r4
 8000f34:	2094      	movs	r0, #148	; 0x94
 8000f36:	4798      	blx	r3
 8000f38:	b968      	cbnz	r0, 8000f56 <BSP_AUDIO_OUT_Stop+0x36>
    if(Option == CODEC_PDWN_HW)
 8000f3a:	2c01      	cmp	r4, #1
 8000f3c:	d001      	beq.n	8000f42 <BSP_AUDIO_OUT_Stop+0x22>
    return AUDIO_OK;
 8000f3e:	2000      	movs	r0, #0
}
 8000f40:	bd10      	pop	{r4, pc}
      HAL_Delay(1);
 8000f42:	2001      	movs	r0, #1
 8000f44:	f000 f9a4 	bl	8001290 <HAL_Delay>
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2110      	movs	r1, #16
 8000f4c:	4805      	ldr	r0, [pc, #20]	; (8000f64 <BSP_AUDIO_OUT_Stop+0x44>)
 8000f4e:	f001 f8cc 	bl	80020ea <HAL_GPIO_WritePin>
    return AUDIO_OK;
 8000f52:	2000      	movs	r0, #0
 8000f54:	bd10      	pop	{r4, pc}
    return AUDIO_ERROR;
 8000f56:	2001      	movs	r0, #1
 8000f58:	bd10      	pop	{r4, pc}
 8000f5a:	bf00      	nop
 8000f5c:	200005c8 	.word	0x200005c8
 8000f60:	200004b4 	.word	0x200004b4
 8000f64:	40020c00 	.word	0x40020c00

08000f68 <BSP_AUDIO_OUT_SetVolume>:
{
 8000f68:	b508      	push	{r3, lr}
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8000f6a:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <BSP_AUDIO_OUT_SetVolume+0x1c>)
 8000f6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000f70:	6a1b      	ldr	r3, [r3, #32]
 8000f72:	4601      	mov	r1, r0
 8000f74:	2094      	movs	r0, #148	; 0x94
 8000f76:	4798      	blx	r3
 8000f78:	b908      	cbnz	r0, 8000f7e <BSP_AUDIO_OUT_SetVolume+0x16>
    return AUDIO_OK;
 8000f7a:	2000      	movs	r0, #0
}
 8000f7c:	bd08      	pop	{r3, pc}
    return AUDIO_ERROR;
 8000f7e:	2001      	movs	r0, #1
 8000f80:	bd08      	pop	{r3, pc}
 8000f82:	bf00      	nop
 8000f84:	200004b4 	.word	0x200004b4

08000f88 <BSP_AUDIO_OUT_SetMute>:
{ 
 8000f88:	b508      	push	{r3, lr}
  if(pAudioDrv->SetMute(AUDIO_I2C_ADDRESS, Cmd) != 0)
 8000f8a:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <BSP_AUDIO_OUT_SetMute+0x1c>)
 8000f8c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f92:	4601      	mov	r1, r0
 8000f94:	2094      	movs	r0, #148	; 0x94
 8000f96:	4798      	blx	r3
 8000f98:	b908      	cbnz	r0, 8000f9e <BSP_AUDIO_OUT_SetMute+0x16>
    return AUDIO_OK;
 8000f9a:	2000      	movs	r0, #0
}
 8000f9c:	bd08      	pop	{r3, pc}
    return AUDIO_ERROR;
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	bd08      	pop	{r3, pc}
 8000fa2:	bf00      	nop
 8000fa4:	200004b4 	.word	0x200004b4

08000fa8 <BSP_AUDIO_OUT_SetOutputMode>:
{
 8000fa8:	b508      	push	{r3, lr}
  if(pAudioDrv->SetOutputMode(AUDIO_I2C_ADDRESS, Output) != 0)
 8000faa:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <BSP_AUDIO_OUT_SetOutputMode+0x1c>)
 8000fac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fb2:	4601      	mov	r1, r0
 8000fb4:	2094      	movs	r0, #148	; 0x94
 8000fb6:	4798      	blx	r3
 8000fb8:	b908      	cbnz	r0, 8000fbe <BSP_AUDIO_OUT_SetOutputMode+0x16>
    return AUDIO_OK;
 8000fba:	2000      	movs	r0, #0
}
 8000fbc:	bd08      	pop	{r3, pc}
    return AUDIO_ERROR;
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	bd08      	pop	{r3, pc}
 8000fc2:	bf00      	nop
 8000fc4:	200004b4 	.word	0x200004b4

08000fc8 <BSP_AUDIO_OUT_SetFrequency>:
{ 
 8000fc8:	b510      	push	{r4, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	4604      	mov	r4, r0
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8000fce:	4668      	mov	r0, sp
 8000fd0:	f007 fd4c 	bl	8008a6c <HAL_RCCEx_GetPeriphCLKConfig>
  if ((AudioFreq & 0x7) == 0)
 8000fd4:	f014 0f07 	tst.w	r4, #7
 8000fd8:	d00e      	beq.n	8000ff8 <BSP_AUDIO_OUT_SetFrequency+0x30>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	9300      	str	r3, [sp, #0]
    rccclkinit.PLLI2S.PLLI2SN = 290;
 8000fde:	f44f 7391 	mov.w	r3, #290	; 0x122
 8000fe2:	9301      	str	r3, [sp, #4]
    rccclkinit.PLLI2S.PLLI2SR = 2;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	9302      	str	r3, [sp, #8]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000fe8:	4668      	mov	r0, sp
 8000fea:	f007 fc95 	bl	8008918 <HAL_RCCEx_PeriphCLKConfig>
  I2S3_Init(AudioFreq);
 8000fee:	4620      	mov	r0, r4
 8000ff0:	f7ff fde8 	bl	8000bc4 <I2S3_Init>
}
 8000ff4:	b004      	add	sp, #16
 8000ff6:	bd10      	pop	{r4, pc}
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	9300      	str	r3, [sp, #0]
    rccclkinit.PLLI2S.PLLI2SN = 192;
 8000ffc:	23c0      	movs	r3, #192	; 0xc0
 8000ffe:	9301      	str	r3, [sp, #4]
    rccclkinit.PLLI2S.PLLI2SR = 6;
 8001000:	2306      	movs	r3, #6
 8001002:	9302      	str	r3, [sp, #8]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001004:	4668      	mov	r0, sp
 8001006:	f007 fc87 	bl	8008918 <HAL_RCCEx_PeriphCLKConfig>
 800100a:	e7f0      	b.n	8000fee <BSP_AUDIO_OUT_SetFrequency+0x26>

0800100c <BSP_AUDIO_OUT_TransferComplete_CallBack>:
{
 800100c:	4770      	bx	lr

0800100e <HAL_I2S_TxCpltCallback>:
{
 800100e:	b508      	push	{r3, lr}
  if(hi2s->Instance == I2S3)
 8001010:	6802      	ldr	r2, [r0, #0]
 8001012:	4b03      	ldr	r3, [pc, #12]	; (8001020 <HAL_I2S_TxCpltCallback+0x12>)
 8001014:	429a      	cmp	r2, r3
 8001016:	d000      	beq.n	800101a <HAL_I2S_TxCpltCallback+0xc>
 8001018:	bd08      	pop	{r3, pc}
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 800101a:	f7ff fff7 	bl	800100c <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 800101e:	e7fb      	b.n	8001018 <HAL_I2S_TxCpltCallback+0xa>
 8001020:	40003c00 	.word	0x40003c00

08001024 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
{
 8001024:	4770      	bx	lr

08001026 <HAL_I2S_TxHalfCpltCallback>:
{
 8001026:	b508      	push	{r3, lr}
  if(hi2s->Instance == I2S3)
 8001028:	6802      	ldr	r2, [r0, #0]
 800102a:	4b03      	ldr	r3, [pc, #12]	; (8001038 <HAL_I2S_TxHalfCpltCallback+0x12>)
 800102c:	429a      	cmp	r2, r3
 800102e:	d000      	beq.n	8001032 <HAL_I2S_TxHalfCpltCallback+0xc>
 8001030:	bd08      	pop	{r3, pc}
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8001032:	f7ff fff7 	bl	8001024 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
}
 8001036:	e7fb      	b.n	8001030 <HAL_I2S_TxHalfCpltCallback+0xa>
 8001038:	40003c00 	.word	0x40003c00

0800103c <BSP_AUDIO_OUT_Error_CallBack>:
{
 800103c:	4770      	bx	lr

0800103e <BSP_AUDIO_IN_Init>:
{
 800103e:	b530      	push	{r4, r5, lr}
 8001040:	b085      	sub	sp, #20
 8001042:	4604      	mov	r4, r0
 8001044:	4615      	mov	r5, r2
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8001046:	4668      	mov	r0, sp
 8001048:	f007 fd10 	bl	8008a6c <HAL_RCCEx_GetPeriphCLKConfig>
  if ((AudioFreq & 0x7) == 0)
 800104c:	f014 0f07 	tst.w	r4, #7
 8001050:	d013      	beq.n	800107a <BSP_AUDIO_IN_Init+0x3c>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001052:	2301      	movs	r3, #1
 8001054:	9300      	str	r3, [sp, #0]
    rccclkinit.PLLI2S.PLLI2SN = 290;
 8001056:	f44f 7391 	mov.w	r3, #290	; 0x122
 800105a:	9301      	str	r3, [sp, #4]
    rccclkinit.PLLI2S.PLLI2SR = 2;
 800105c:	2302      	movs	r3, #2
 800105e:	9302      	str	r3, [sp, #8]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001060:	4668      	mov	r0, sp
 8001062:	f007 fc59 	bl	8008918 <HAL_RCCEx_PeriphCLKConfig>
  PDMDecoder_Init(AudioFreq, ChnlNbr);
 8001066:	4629      	mov	r1, r5
 8001068:	4620      	mov	r0, r4
 800106a:	f7ff fe7b 	bl	8000d64 <PDMDecoder_Init>
  I2S2_Init(AudioFreq);
 800106e:	4620      	mov	r0, r4
 8001070:	f7ff fe54 	bl	8000d1c <I2S2_Init>
}
 8001074:	2000      	movs	r0, #0
 8001076:	b005      	add	sp, #20
 8001078:	bd30      	pop	{r4, r5, pc}
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800107a:	2301      	movs	r3, #1
 800107c:	9300      	str	r3, [sp, #0]
    rccclkinit.PLLI2S.PLLI2SN = 192;
 800107e:	23c0      	movs	r3, #192	; 0xc0
 8001080:	9301      	str	r3, [sp, #4]
    rccclkinit.PLLI2S.PLLI2SR = 6;
 8001082:	2306      	movs	r3, #6
 8001084:	9302      	str	r3, [sp, #8]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001086:	4668      	mov	r0, sp
 8001088:	f007 fc46 	bl	8008918 <HAL_RCCEx_PeriphCLKConfig>
 800108c:	e7eb      	b.n	8001066 <BSP_AUDIO_IN_Init+0x28>

0800108e <BSP_AUDIO_IN_Record>:
{
 800108e:	b508      	push	{r3, lr}
  HAL_I2S_Receive_DMA(&hAudioInI2s, pbuf, size);
 8001090:	b28a      	uxth	r2, r1
 8001092:	4601      	mov	r1, r0
 8001094:	4802      	ldr	r0, [pc, #8]	; (80010a0 <BSP_AUDIO_IN_Record+0x12>)
 8001096:	f006 f817 	bl	80070c8 <HAL_I2S_Receive_DMA>
}
 800109a:	2000      	movs	r0, #0
 800109c:	bd08      	pop	{r3, pc}
 800109e:	bf00      	nop
 80010a0:	20000610 	.word	0x20000610

080010a4 <BSP_AUDIO_IN_Stop>:
{
 80010a4:	b508      	push	{r3, lr}
  HAL_I2S_DMAStop(&hAudioInI2s);  
 80010a6:	4802      	ldr	r0, [pc, #8]	; (80010b0 <BSP_AUDIO_IN_Stop+0xc>)
 80010a8:	f006 f928 	bl	80072fc <HAL_I2S_DMAStop>
}
 80010ac:	2000      	movs	r0, #0
 80010ae:	bd08      	pop	{r3, pc}
 80010b0:	20000610 	.word	0x20000610

080010b4 <BSP_AUDIO_IN_Pause>:
{    
 80010b4:	b508      	push	{r3, lr}
  HAL_I2S_DMAPause(&hAudioInI2s);
 80010b6:	4802      	ldr	r0, [pc, #8]	; (80010c0 <BSP_AUDIO_IN_Pause+0xc>)
 80010b8:	f006 f886 	bl	80071c8 <HAL_I2S_DMAPause>
}
 80010bc:	2000      	movs	r0, #0
 80010be:	bd08      	pop	{r3, pc}
 80010c0:	20000610 	.word	0x20000610

080010c4 <BSP_AUDIO_IN_Resume>:
{    
 80010c4:	b508      	push	{r3, lr}
  HAL_I2S_DMAResume(&hAudioInI2s);
 80010c6:	4802      	ldr	r0, [pc, #8]	; (80010d0 <BSP_AUDIO_IN_Resume+0xc>)
 80010c8:	f006 f8be 	bl	8007248 <HAL_I2S_DMAResume>
}
 80010cc:	2000      	movs	r0, #0
 80010ce:	bd08      	pop	{r3, pc}
 80010d0:	20000610 	.word	0x20000610

080010d4 <BSP_AUDIO_IN_SetVolume>:
  AudioInVolume = Volume; 
 80010d4:	4b01      	ldr	r3, [pc, #4]	; (80010dc <BSP_AUDIO_IN_SetVolume+0x8>)
 80010d6:	8018      	strh	r0, [r3, #0]
}
 80010d8:	2000      	movs	r0, #0
 80010da:	4770      	bx	lr
 80010dc:	20000050 	.word	0x20000050

080010e0 <BSP_AUDIO_IN_PDMToPCM>:
{
 80010e0:	b530      	push	{r4, r5, lr}
 80010e2:	b0a1      	sub	sp, #132	; 0x84
 80010e4:	460c      	mov	r4, r1
  for(index = 0; index<INTERNAL_BUFF_SIZE/2; index++)
 80010e6:	2300      	movs	r3, #0
 80010e8:	e00a      	b.n	8001100 <BSP_AUDIO_IN_PDMToPCM+0x20>
    AppPDM[index] = HTONS(PDMBuf[index]);
 80010ea:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
 80010ee:	020a      	lsls	r2, r1, #8
 80010f0:	ea42 2211 	orr.w	r2, r2, r1, lsr #8
 80010f4:	a920      	add	r1, sp, #128	; 0x80
 80010f6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 80010fa:	f821 2c80 	strh.w	r2, [r1, #-128]
  for(index = 0; index<INTERNAL_BUFF_SIZE/2; index++)
 80010fe:	3301      	adds	r3, #1
 8001100:	2b3f      	cmp	r3, #63	; 0x3f
 8001102:	d9f2      	bls.n	80010ea <BSP_AUDIO_IN_PDMToPCM+0xa>
 8001104:	2500      	movs	r5, #0
 8001106:	e00c      	b.n	8001122 <BSP_AUDIO_IN_PDMToPCM+0x42>
    PDM_Filter_64_LSB((uint8_t*)&AppPDM[index], (uint16_t*)&(PCMBuf[index]), AudioInVolume , (PDMFilter_InitStruct *)&Filter[index]);
 8001108:	0068      	lsls	r0, r5, #1
 800110a:	4b0d      	ldr	r3, [pc, #52]	; (8001140 <BSP_AUDIO_IN_PDMToPCM+0x60>)
 800110c:	881a      	ldrh	r2, [r3, #0]
 800110e:	4b0d      	ldr	r3, [pc, #52]	; (8001144 <BSP_AUDIO_IN_PDMToPCM+0x64>)
 8001110:	2134      	movs	r1, #52	; 0x34
 8001112:	fb01 3305 	mla	r3, r1, r5, r3
 8001116:	b292      	uxth	r2, r2
 8001118:	1821      	adds	r1, r4, r0
 800111a:	4468      	add	r0, sp
 800111c:	f00d fbec 	bl	800e8f8 <PDM_Filter_64_LSB>
  for(index = 0; index < DEFAULT_AUDIO_IN_CHANNEL_NBR; index++)
 8001120:	3501      	adds	r5, #1
 8001122:	2d00      	cmp	r5, #0
 8001124:	d0f0      	beq.n	8001108 <BSP_AUDIO_IN_PDMToPCM+0x28>
 8001126:	2300      	movs	r3, #0
 8001128:	e005      	b.n	8001136 <BSP_AUDIO_IN_PDMToPCM+0x56>
    PCMBuf[(index<<1)+1] = PCMBuf[index<<1];
 800112a:	009a      	lsls	r2, r3, #2
 800112c:	3202      	adds	r2, #2
 800112e:	f834 1023 	ldrh.w	r1, [r4, r3, lsl #2]
 8001132:	52a1      	strh	r1, [r4, r2]
  for(index = 0; index < PCM_OUT_SIZE; index++)
 8001134:	3301      	adds	r3, #1
 8001136:	2b0f      	cmp	r3, #15
 8001138:	d9f7      	bls.n	800112a <BSP_AUDIO_IN_PDMToPCM+0x4a>
}
 800113a:	2000      	movs	r0, #0
 800113c:	b021      	add	sp, #132	; 0x84
 800113e:	bd30      	pop	{r4, r5, pc}
 8001140:	20000050 	.word	0x20000050
 8001144:	20000594 	.word	0x20000594

08001148 <BSP_AUDIO_IN_TransferComplete_CallBack>:
{
 8001148:	4770      	bx	lr

0800114a <HAL_I2S_RxCpltCallback>:
{
 800114a:	b508      	push	{r3, lr}
  BSP_AUDIO_IN_TransferComplete_CallBack();
 800114c:	f7ff fffc 	bl	8001148 <BSP_AUDIO_IN_TransferComplete_CallBack>
 8001150:	bd08      	pop	{r3, pc}

08001152 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
{
 8001152:	4770      	bx	lr

08001154 <HAL_I2S_RxHalfCpltCallback>:
{
 8001154:	b508      	push	{r3, lr}
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8001156:	f7ff fffc 	bl	8001152 <BSP_AUDIO_IN_HalfTransfer_CallBack>
 800115a:	bd08      	pop	{r3, pc}

0800115c <BSP_AUDIO_IN_Error_Callback>:
{   
 800115c:	4770      	bx	lr

0800115e <HAL_I2S_ErrorCallback>:
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  * @retval None
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800115e:	b510      	push	{r4, lr}
 8001160:	4604      	mov	r4, r0
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 8001162:	6802      	ldr	r2, [r0, #0]
 8001164:	4b06      	ldr	r3, [pc, #24]	; (8001180 <HAL_I2S_ErrorCallback+0x22>)
 8001166:	429a      	cmp	r2, r3
 8001168:	d004      	beq.n	8001174 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
  }
  if(hi2s->Instance == I2S2)
 800116a:	6822      	ldr	r2, [r4, #0]
 800116c:	4b05      	ldr	r3, [pc, #20]	; (8001184 <HAL_I2S_ErrorCallback+0x26>)
 800116e:	429a      	cmp	r2, r3
 8001170:	d003      	beq.n	800117a <HAL_I2S_ErrorCallback+0x1c>
 8001172:	bd10      	pop	{r4, pc}
    BSP_AUDIO_OUT_Error_CallBack();
 8001174:	f7ff ff62 	bl	800103c <BSP_AUDIO_OUT_Error_CallBack>
 8001178:	e7f7      	b.n	800116a <HAL_I2S_ErrorCallback+0xc>
  {
    BSP_AUDIO_IN_Error_Callback();
 800117a:	f7ff ffef 	bl	800115c <BSP_AUDIO_IN_Error_Callback>
  }
}
 800117e:	e7f8      	b.n	8001172 <HAL_I2S_ErrorCallback+0x14>
 8001180:	40003c00 	.word	0x40003c00
 8001184:	40003800 	.word	0x40003800
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8001188:	4770      	bx	lr

0800118a <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 800118a:	4770      	bx	lr

0800118c <HAL_DeInit>:
{
 800118c:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 800118e:	4b09      	ldr	r3, [pc, #36]	; (80011b4 <HAL_DeInit+0x28>)
 8001190:	f04f 32ff 	mov.w	r2, #4294967295
 8001194:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001196:	2400      	movs	r4, #0
 8001198:	621c      	str	r4, [r3, #32]
  __HAL_RCC_APB2_FORCE_RESET();
 800119a:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 800119c:	625c      	str	r4, [r3, #36]	; 0x24
  __HAL_RCC_AHB1_FORCE_RESET();
 800119e:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80011a0:	611c      	str	r4, [r3, #16]
  __HAL_RCC_AHB2_FORCE_RESET();
 80011a2:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80011a4:	615c      	str	r4, [r3, #20]
  __HAL_RCC_AHB3_FORCE_RESET();
 80011a6:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80011a8:	619c      	str	r4, [r3, #24]
  HAL_MspDeInit();
 80011aa:	f7ff ffee 	bl	800118a <HAL_MspDeInit>
}
 80011ae:	4620      	mov	r0, r4
 80011b0:	bd10      	pop	{r4, pc}
 80011b2:	bf00      	nop
 80011b4:	40023800 	.word	0x40023800

080011b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011b8:	b510      	push	{r4, lr}
 80011ba:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011bc:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <HAL_InitTick+0x40>)
 80011be:	7818      	ldrb	r0, [r3, #0]
 80011c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011c4:	fbb3 f3f0 	udiv	r3, r3, r0
 80011c8:	4a0c      	ldr	r2, [pc, #48]	; (80011fc <HAL_InitTick+0x44>)
 80011ca:	6810      	ldr	r0, [r2, #0]
 80011cc:	fbb0 f0f3 	udiv	r0, r0, r3
 80011d0:	f000 f95a 	bl	8001488 <HAL_SYSTICK_Config>
 80011d4:	b968      	cbnz	r0, 80011f2 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d6:	2c0f      	cmp	r4, #15
 80011d8:	d901      	bls.n	80011de <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80011da:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 80011dc:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011de:	2200      	movs	r2, #0
 80011e0:	4621      	mov	r1, r4
 80011e2:	f04f 30ff 	mov.w	r0, #4294967295
 80011e6:	f000 f8e9 	bl	80013bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011ea:	4b03      	ldr	r3, [pc, #12]	; (80011f8 <HAL_InitTick+0x40>)
 80011ec:	605c      	str	r4, [r3, #4]
  return HAL_OK;
 80011ee:	2000      	movs	r0, #0
 80011f0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80011f2:	2001      	movs	r0, #1
 80011f4:	bd10      	pop	{r4, pc}
 80011f6:	bf00      	nop
 80011f8:	20000054 	.word	0x20000054
 80011fc:	2000007c 	.word	0x2000007c

08001200 <HAL_Init>:
{
 8001200:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001202:	4b0b      	ldr	r3, [pc, #44]	; (8001230 <HAL_Init+0x30>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800120a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001212:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800121a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800121c:	2003      	movs	r0, #3
 800121e:	f000 f8bb 	bl	8001398 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001222:	2000      	movs	r0, #0
 8001224:	f7ff ffc8 	bl	80011b8 <HAL_InitTick>
  HAL_MspInit();
 8001228:	f00b fc64 	bl	800caf4 <HAL_MspInit>
}
 800122c:	2000      	movs	r0, #0
 800122e:	bd08      	pop	{r3, pc}
 8001230:	40023c00 	.word	0x40023c00

08001234 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001234:	4a03      	ldr	r2, [pc, #12]	; (8001244 <HAL_IncTick+0x10>)
 8001236:	6811      	ldr	r1, [r2, #0]
 8001238:	4b03      	ldr	r3, [pc, #12]	; (8001248 <HAL_IncTick+0x14>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	440b      	add	r3, r1
 800123e:	6013      	str	r3, [r2, #0]
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20000658 	.word	0x20000658
 8001248:	20000054 	.word	0x20000054

0800124c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800124c:	4b01      	ldr	r3, [pc, #4]	; (8001254 <HAL_GetTick+0x8>)
 800124e:	6818      	ldr	r0, [r3, #0]
}
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	20000658 	.word	0x20000658

08001258 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 8001258:	4b01      	ldr	r3, [pc, #4]	; (8001260 <HAL_GetTickPrio+0x8>)
 800125a:	6858      	ldr	r0, [r3, #4]
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	20000054 	.word	0x20000054

08001264 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 8001264:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status  = HAL_OK;
  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 8001266:	4b06      	ldr	r3, [pc, #24]	; (8001280 <HAL_SetTickFreq+0x1c>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	4283      	cmp	r3, r0
 800126c:	d005      	beq.n	800127a <HAL_SetTickFreq+0x16>
  {
    uwTickFreq = Freq;
 800126e:	4b04      	ldr	r3, [pc, #16]	; (8001280 <HAL_SetTickFreq+0x1c>)
 8001270:	7018      	strb	r0, [r3, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 8001272:	6858      	ldr	r0, [r3, #4]
 8001274:	f7ff ffa0 	bl	80011b8 <HAL_InitTick>
 8001278:	bd08      	pop	{r3, pc}
  HAL_StatusTypeDef status  = HAL_OK;
 800127a:	2000      	movs	r0, #0
  }

  return status;
}
 800127c:	bd08      	pop	{r3, pc}
 800127e:	bf00      	nop
 8001280:	20000054 	.word	0x20000054

08001284 <HAL_GetTickFreq>:
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
  return uwTickFreq;
}
 8001284:	4b01      	ldr	r3, [pc, #4]	; (800128c <HAL_GetTickFreq+0x8>)
 8001286:	7818      	ldrb	r0, [r3, #0]
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	20000054 	.word	0x20000054

08001290 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001290:	b538      	push	{r3, r4, r5, lr}
 8001292:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001294:	f7ff ffda 	bl	800124c <HAL_GetTick>
 8001298:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800129a:	f1b4 3fff 	cmp.w	r4, #4294967295
 800129e:	d002      	beq.n	80012a6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80012a0:	4b04      	ldr	r3, [pc, #16]	; (80012b4 <HAL_Delay+0x24>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012a6:	f7ff ffd1 	bl	800124c <HAL_GetTick>
 80012aa:	1b40      	subs	r0, r0, r5
 80012ac:	4284      	cmp	r4, r0
 80012ae:	d8fa      	bhi.n	80012a6 <HAL_Delay+0x16>
  {
  }
}
 80012b0:	bd38      	pop	{r3, r4, r5, pc}
 80012b2:	bf00      	nop
 80012b4:	20000054 	.word	0x20000054

080012b8 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80012b8:	4a02      	ldr	r2, [pc, #8]	; (80012c4 <HAL_SuspendTick+0xc>)
 80012ba:	6813      	ldr	r3, [r2, #0]
 80012bc:	f023 0302 	bic.w	r3, r3, #2
 80012c0:	6013      	str	r3, [r2, #0]
 80012c2:	4770      	bx	lr
 80012c4:	e000e010 	.word	0xe000e010

080012c8 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80012c8:	4a02      	ldr	r2, [pc, #8]	; (80012d4 <HAL_ResumeTick+0xc>)
 80012ca:	6813      	ldr	r3, [r2, #0]
 80012cc:	f043 0302 	orr.w	r3, r3, #2
 80012d0:	6013      	str	r3, [r2, #0]
 80012d2:	4770      	bx	lr
 80012d4:	e000e010 	.word	0xe000e010

080012d8 <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return __STM32F4xx_HAL_VERSION;
}
 80012d8:	4800      	ldr	r0, [pc, #0]	; (80012dc <HAL_GetHalVersion+0x4>)
 80012da:	4770      	bx	lr
 80012dc:	01070600 	.word	0x01070600

080012e0 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return((DBGMCU->IDCODE) >> 16U);
 80012e0:	4b01      	ldr	r3, [pc, #4]	; (80012e8 <HAL_GetREVID+0x8>)
 80012e2:	6818      	ldr	r0, [r3, #0]
}
 80012e4:	0c00      	lsrs	r0, r0, #16
 80012e6:	4770      	bx	lr
 80012e8:	e0042000 	.word	0xe0042000

080012ec <HAL_GetDEVID>:
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 80012ec:	4b02      	ldr	r3, [pc, #8]	; (80012f8 <HAL_GetDEVID+0xc>)
 80012ee:	6818      	ldr	r0, [r3, #0]
}
 80012f0:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	e0042000 	.word	0xe0042000

080012fc <HAL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80012fc:	4a02      	ldr	r2, [pc, #8]	; (8001308 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 80012fe:	6853      	ldr	r3, [r2, #4]
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	6053      	str	r3, [r2, #4]
 8001306:	4770      	bx	lr
 8001308:	e0042000 	.word	0xe0042000

0800130c <HAL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800130c:	4a02      	ldr	r2, [pc, #8]	; (8001318 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 800130e:	6853      	ldr	r3, [r2, #4]
 8001310:	f023 0301 	bic.w	r3, r3, #1
 8001314:	6053      	str	r3, [r2, #4]
 8001316:	4770      	bx	lr
 8001318:	e0042000 	.word	0xe0042000

0800131c <HAL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800131c:	4a02      	ldr	r2, [pc, #8]	; (8001328 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 800131e:	6853      	ldr	r3, [r2, #4]
 8001320:	f043 0302 	orr.w	r3, r3, #2
 8001324:	6053      	str	r3, [r2, #4]
 8001326:	4770      	bx	lr
 8001328:	e0042000 	.word	0xe0042000

0800132c <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800132c:	4a02      	ldr	r2, [pc, #8]	; (8001338 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 800132e:	6853      	ldr	r3, [r2, #4]
 8001330:	f023 0302 	bic.w	r3, r3, #2
 8001334:	6053      	str	r3, [r2, #4]
 8001336:	4770      	bx	lr
 8001338:	e0042000 	.word	0xe0042000

0800133c <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800133c:	4a02      	ldr	r2, [pc, #8]	; (8001348 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 800133e:	6853      	ldr	r3, [r2, #4]
 8001340:	f043 0304 	orr.w	r3, r3, #4
 8001344:	6053      	str	r3, [r2, #4]
 8001346:	4770      	bx	lr
 8001348:	e0042000 	.word	0xe0042000

0800134c <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800134c:	4a02      	ldr	r2, [pc, #8]	; (8001358 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 800134e:	6853      	ldr	r3, [r2, #4]
 8001350:	f023 0304 	bic.w	r3, r3, #4
 8001354:	6053      	str	r3, [r2, #4]
 8001356:	4770      	bx	lr
 8001358:	e0042000 	.word	0xe0042000

0800135c <HAL_EnableCompensationCell>:
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
 800135c:	2201      	movs	r2, #1
 800135e:	4b01      	ldr	r3, [pc, #4]	; (8001364 <HAL_EnableCompensationCell+0x8>)
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	4770      	bx	lr
 8001364:	42270400 	.word	0x42270400

08001368 <HAL_DisableCompensationCell>:
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_DisableCompensationCell(void)
{
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
 8001368:	2200      	movs	r2, #0
 800136a:	4b01      	ldr	r3, [pc, #4]	; (8001370 <HAL_DisableCompensationCell+0x8>)
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	4770      	bx	lr
 8001370:	42270400 	.word	0x42270400

08001374 <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
  return (READ_REG(*((uint32_t *)UID_BASE)));
}
 8001374:	4b01      	ldr	r3, [pc, #4]	; (800137c <HAL_GetUIDw0+0x8>)
 8001376:	6818      	ldr	r0, [r3, #0]
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	1fff7a10 	.word	0x1fff7a10

08001380 <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 8001380:	4b01      	ldr	r3, [pc, #4]	; (8001388 <HAL_GetUIDw1+0x8>)
 8001382:	6818      	ldr	r0, [r3, #0]
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	1fff7a14 	.word	0x1fff7a14

0800138c <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 800138c:	4b01      	ldr	r3, [pc, #4]	; (8001394 <HAL_GetUIDw2+0x8>)
 800138e:	6818      	ldr	r0, [r3, #0]
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	1fff7a18 	.word	0x1fff7a18

08001398 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001398:	4a07      	ldr	r2, [pc, #28]	; (80013b8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800139a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800139c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013a0:	041b      	lsls	r3, r3, #16
 80013a2:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013a4:	0200      	lsls	r0, r0, #8
 80013a6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013aa:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80013ac:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80013b0:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80013b4:	60d0      	str	r0, [r2, #12]
 80013b6:	4770      	bx	lr
 80013b8:	e000ed00 	.word	0xe000ed00

080013bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013bc:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013be:	4b16      	ldr	r3, [pc, #88]	; (8001418 <HAL_NVIC_SetPriority+0x5c>)
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013c6:	f1c3 0407 	rsb	r4, r3, #7
 80013ca:	2c04      	cmp	r4, #4
 80013cc:	bf28      	it	cs
 80013ce:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013d0:	1d1d      	adds	r5, r3, #4
 80013d2:	2d06      	cmp	r5, #6
 80013d4:	d917      	bls.n	8001406 <HAL_NVIC_SetPriority+0x4a>
 80013d6:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013d8:	2501      	movs	r5, #1
 80013da:	fa05 f404 	lsl.w	r4, r5, r4
 80013de:	3c01      	subs	r4, #1
 80013e0:	4021      	ands	r1, r4
 80013e2:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013e4:	fa05 f303 	lsl.w	r3, r5, r3
 80013e8:	3b01      	subs	r3, #1
 80013ea:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013ec:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80013ee:	2800      	cmp	r0, #0
 80013f0:	db0b      	blt.n	800140a <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f2:	0109      	lsls	r1, r1, #4
 80013f4:	b2c9      	uxtb	r1, r1
 80013f6:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80013fa:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80013fe:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001402:	bc30      	pop	{r4, r5}
 8001404:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001406:	2300      	movs	r3, #0
 8001408:	e7e6      	b.n	80013d8 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800140a:	f000 000f 	and.w	r0, r0, #15
 800140e:	0109      	lsls	r1, r1, #4
 8001410:	b2c9      	uxtb	r1, r1
 8001412:	4b02      	ldr	r3, [pc, #8]	; (800141c <HAL_NVIC_SetPriority+0x60>)
 8001414:	5419      	strb	r1, [r3, r0]
 8001416:	e7f4      	b.n	8001402 <HAL_NVIC_SetPriority+0x46>
 8001418:	e000ed00 	.word	0xe000ed00
 800141c:	e000ed14 	.word	0xe000ed14

08001420 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001420:	2800      	cmp	r0, #0
 8001422:	db08      	blt.n	8001436 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001424:	0942      	lsrs	r2, r0, #5
 8001426:	f000 001f 	and.w	r0, r0, #31
 800142a:	2301      	movs	r3, #1
 800142c:	fa03 f000 	lsl.w	r0, r3, r0
 8001430:	4b01      	ldr	r3, [pc, #4]	; (8001438 <HAL_NVIC_EnableIRQ+0x18>)
 8001432:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001436:	4770      	bx	lr
 8001438:	e000e100 	.word	0xe000e100

0800143c <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800143c:	2800      	cmp	r0, #0
 800143e:	db0d      	blt.n	800145c <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001440:	0943      	lsrs	r3, r0, #5
 8001442:	f000 001f 	and.w	r0, r0, #31
 8001446:	2201      	movs	r2, #1
 8001448:	fa02 f000 	lsl.w	r0, r2, r0
 800144c:	3320      	adds	r3, #32
 800144e:	4a04      	ldr	r2, [pc, #16]	; (8001460 <HAL_NVIC_DisableIRQ+0x24>)
 8001450:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001454:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001458:	f3bf 8f6f 	isb	sy
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	e000e100 	.word	0xe000e100

08001464 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8001464:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001468:	4905      	ldr	r1, [pc, #20]	; (8001480 <HAL_NVIC_SystemReset+0x1c>)
 800146a:	68ca      	ldr	r2, [r1, #12]
 800146c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001470:	4b04      	ldr	r3, [pc, #16]	; (8001484 <HAL_NVIC_SystemReset+0x20>)
 8001472:	4313      	orrs	r3, r2
 8001474:	60cb      	str	r3, [r1, #12]
 8001476:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800147a:	bf00      	nop
 800147c:	e7fd      	b.n	800147a <HAL_NVIC_SystemReset+0x16>
 800147e:	bf00      	nop
 8001480:	e000ed00 	.word	0xe000ed00
 8001484:	05fa0004 	.word	0x05fa0004

08001488 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001488:	3801      	subs	r0, #1
 800148a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800148e:	d20a      	bcs.n	80014a6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001490:	4b06      	ldr	r3, [pc, #24]	; (80014ac <HAL_SYSTICK_Config+0x24>)
 8001492:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001494:	21f0      	movs	r1, #240	; 0xf0
 8001496:	4a06      	ldr	r2, [pc, #24]	; (80014b0 <HAL_SYSTICK_Config+0x28>)
 8001498:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800149c:	2000      	movs	r0, #0
 800149e:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014a0:	2207      	movs	r2, #7
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80014a6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	e000e010 	.word	0xe000e010
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80014b4:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80014b8:	4a04      	ldr	r2, [pc, #16]	; (80014cc <HAL_MPU_Disable+0x18>)
 80014ba:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80014bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014c0:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0U;
 80014c2:	2200      	movs	r2, #0
 80014c4:	4b02      	ldr	r3, [pc, #8]	; (80014d0 <HAL_MPU_Disable+0x1c>)
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	e000ed00 	.word	0xe000ed00
 80014d0:	e000ed90 	.word	0xe000ed90

080014d4 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80014d4:	f040 0001 	orr.w	r0, r0, #1
 80014d8:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <HAL_MPU_Enable+0x1c>)
 80014da:	6058      	str	r0, [r3, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80014dc:	4a05      	ldr	r2, [pc, #20]	; (80014f4 <HAL_MPU_Enable+0x20>)
 80014de:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80014e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014e4:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80014e6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80014ea:	f3bf 8f6f 	isb	sy
 80014ee:	4770      	bx	lr
 80014f0:	e000ed90 	.word	0xe000ed90
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80014f8:	7842      	ldrb	r2, [r0, #1]
 80014fa:	4b13      	ldr	r3, [pc, #76]	; (8001548 <HAL_MPU_ConfigRegion+0x50>)
 80014fc:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 80014fe:	7803      	ldrb	r3, [r0, #0]
 8001500:	b923      	cbnz	r3, 800150c <HAL_MPU_ConfigRegion+0x14>
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00U;
 8001502:	4b11      	ldr	r3, [pc, #68]	; (8001548 <HAL_MPU_ConfigRegion+0x50>)
 8001504:	2200      	movs	r2, #0
 8001506:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00U;
 8001508:	611a      	str	r2, [r3, #16]
 800150a:	4770      	bx	lr
    MPU->RBAR = MPU_Init->BaseAddress;
 800150c:	6843      	ldr	r3, [r0, #4]
 800150e:	4a0e      	ldr	r2, [pc, #56]	; (8001548 <HAL_MPU_ConfigRegion+0x50>)
 8001510:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001512:	7b01      	ldrb	r1, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001514:	7ac3      	ldrb	r3, [r0, #11]
 8001516:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001518:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800151c:	7a81      	ldrb	r1, [r0, #10]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800151e:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001522:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001524:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001528:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800152a:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800152e:	7bc1      	ldrb	r1, [r0, #15]
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001530:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001534:	7a41      	ldrb	r1, [r0, #9]
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001536:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800153a:	7a01      	ldrb	r1, [r0, #8]
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800153c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001540:	7801      	ldrb	r1, [r0, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001542:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001544:	6113      	str	r3, [r2, #16]
 8001546:	4770      	bx	lr
 8001548:	e000ed90 	.word	0xe000ed90

0800154c <HAL_NVIC_GetPriorityGrouping>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800154c:	4b02      	ldr	r3, [pc, #8]	; (8001558 <HAL_NVIC_GetPriorityGrouping+0xc>)
 800154e:	68d8      	ldr	r0, [r3, #12]
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
}
 8001550:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 800155c:	b470      	push	{r4, r5, r6}
  if ((int32_t)(IRQn) >= 0)
 800155e:	2800      	cmp	r0, #0
 8001560:	db1f      	blt.n	80015a2 <HAL_NVIC_GetPriority+0x46>
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8001562:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001566:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800156a:	f890 0300 	ldrb.w	r0, [r0, #768]	; 0x300
 800156e:	0905      	lsrs	r5, r0, #4
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001570:	f001 0107 	and.w	r1, r1, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001574:	f1c1 0407 	rsb	r4, r1, #7
 8001578:	2c04      	cmp	r4, #4
 800157a:	bf28      	it	cs
 800157c:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800157e:	1d08      	adds	r0, r1, #4
 8001580:	2806      	cmp	r0, #6
 8001582:	d914      	bls.n	80015ae <HAL_NVIC_GetPriority+0x52>
 8001584:	3903      	subs	r1, #3
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 8001586:	fa25 f601 	lsr.w	r6, r5, r1
 800158a:	2001      	movs	r0, #1
 800158c:	fa00 f404 	lsl.w	r4, r0, r4
 8001590:	3c01      	subs	r4, #1
 8001592:	4034      	ands	r4, r6
 8001594:	6014      	str	r4, [r2, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 8001596:	4088      	lsls	r0, r1
 8001598:	3801      	subs	r0, #1
 800159a:	4028      	ands	r0, r5
 800159c:	6018      	str	r0, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
}
 800159e:	bc70      	pop	{r4, r5, r6}
 80015a0:	4770      	bx	lr
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 80015a2:	f000 000f 	and.w	r0, r0, #15
 80015a6:	4c03      	ldr	r4, [pc, #12]	; (80015b4 <HAL_NVIC_GetPriority+0x58>)
 80015a8:	5c20      	ldrb	r0, [r4, r0]
 80015aa:	0905      	lsrs	r5, r0, #4
 80015ac:	e7e0      	b.n	8001570 <HAL_NVIC_GetPriority+0x14>
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ae:	2100      	movs	r1, #0
 80015b0:	e7e9      	b.n	8001586 <HAL_NVIC_GetPriority+0x2a>
 80015b2:	bf00      	nop
 80015b4:	e000ed14 	.word	0xe000ed14

080015b8 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80015b8:	2800      	cmp	r0, #0
 80015ba:	db09      	blt.n	80015d0 <HAL_NVIC_SetPendingIRQ+0x18>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015bc:	0943      	lsrs	r3, r0, #5
 80015be:	f000 001f 	and.w	r0, r0, #31
 80015c2:	2201      	movs	r2, #1
 80015c4:	fa02 f000 	lsl.w	r0, r2, r0
 80015c8:	3340      	adds	r3, #64	; 0x40
 80015ca:	4a02      	ldr	r2, [pc, #8]	; (80015d4 <HAL_NVIC_SetPendingIRQ+0x1c>)
 80015cc:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000e100 	.word	0xe000e100

080015d8 <HAL_NVIC_GetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80015d8:	1e03      	subs	r3, r0, #0
 80015da:	db0a      	blt.n	80015f2 <HAL_NVIC_GetPendingIRQ+0x1a>
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80015dc:	095a      	lsrs	r2, r3, #5
 80015de:	3240      	adds	r2, #64	; 0x40
 80015e0:	4905      	ldr	r1, [pc, #20]	; (80015f8 <HAL_NVIC_GetPendingIRQ+0x20>)
 80015e2:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
 80015e6:	f003 031f 	and.w	r3, r3, #31
 80015ea:	40d8      	lsrs	r0, r3
 80015ec:	f000 0001 	and.w	r0, r0, #1
 80015f0:	4770      	bx	lr
    return(0U);
 80015f2:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
}
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	e000e100 	.word	0xe000e100

080015fc <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80015fc:	2800      	cmp	r0, #0
 80015fe:	db09      	blt.n	8001614 <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001600:	0943      	lsrs	r3, r0, #5
 8001602:	f000 001f 	and.w	r0, r0, #31
 8001606:	2201      	movs	r2, #1
 8001608:	fa02 f000 	lsl.w	r0, r2, r0
 800160c:	3360      	adds	r3, #96	; 0x60
 800160e:	4a02      	ldr	r2, [pc, #8]	; (8001618 <HAL_NVIC_ClearPendingIRQ+0x1c>)
 8001610:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	e000e100 	.word	0xe000e100

0800161c <HAL_NVIC_GetActive>:
  if ((int32_t)(IRQn) >= 0)
 800161c:	1e03      	subs	r3, r0, #0
 800161e:	db0a      	blt.n	8001636 <HAL_NVIC_GetActive+0x1a>
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8001620:	095a      	lsrs	r2, r3, #5
 8001622:	3280      	adds	r2, #128	; 0x80
 8001624:	4905      	ldr	r1, [pc, #20]	; (800163c <HAL_NVIC_GetActive+0x20>)
 8001626:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
 800162a:	f003 031f 	and.w	r3, r3, #31
 800162e:	40d8      	lsrs	r0, r3
 8001630:	f000 0001 	and.w	r0, r0, #1
 8001634:	4770      	bx	lr
    return(0U);
 8001636:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
}
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	e000e100 	.word	0xe000e100

08001640 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001640:	2804      	cmp	r0, #4
 8001642:	d005      	beq.n	8001650 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001644:	4a05      	ldr	r2, [pc, #20]	; (800165c <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8001646:	6813      	ldr	r3, [r2, #0]
 8001648:	f023 0304 	bic.w	r3, r3, #4
 800164c:	6013      	str	r3, [r2, #0]
 800164e:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001650:	4a02      	ldr	r2, [pc, #8]	; (800165c <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8001652:	6813      	ldr	r3, [r2, #0]
 8001654:	f043 0304 	orr.w	r3, r3, #4
 8001658:	6013      	str	r3, [r2, #0]
 800165a:	4770      	bx	lr
 800165c:	e000e010 	.word	0xe000e010

08001660 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001660:	4770      	bx	lr

08001662 <HAL_SYSTICK_IRQHandler>:
{
 8001662:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001664:	f7ff fffc 	bl	8001660 <HAL_SYSTICK_Callback>
 8001668:	bd08      	pop	{r3, pc}
 800166a:	bf00      	nop

0800166c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800166c:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800166e:	6805      	ldr	r5, [r0, #0]
 8001670:	682c      	ldr	r4, [r5, #0]
 8001672:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8001676:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001678:	6804      	ldr	r4, [r0, #0]
 800167a:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800167c:	6883      	ldr	r3, [r0, #8]
 800167e:	2b40      	cmp	r3, #64	; 0x40
 8001680:	d005      	beq.n	800168e <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8001682:	6803      	ldr	r3, [r0, #0]
 8001684:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8001686:	6803      	ldr	r3, [r0, #0]
 8001688:	60da      	str	r2, [r3, #12]
  }
}
 800168a:	bc30      	pop	{r4, r5}
 800168c:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 800168e:	6803      	ldr	r3, [r0, #0]
 8001690:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8001692:	6803      	ldr	r3, [r0, #0]
 8001694:	60d9      	str	r1, [r3, #12]
 8001696:	e7f8      	b.n	800168a <DMA_SetConfig+0x1e>

08001698 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001698:	6802      	ldr	r2, [r0, #0]
 800169a:	b2d3      	uxtb	r3, r2
 800169c:	3b10      	subs	r3, #16
 800169e:	490b      	ldr	r1, [pc, #44]	; (80016cc <DMA_CalcBaseAndBitshift+0x34>)
 80016a0:	fba1 1303 	umull	r1, r3, r1, r3
 80016a4:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80016a6:	490a      	ldr	r1, [pc, #40]	; (80016d0 <DMA_CalcBaseAndBitshift+0x38>)
 80016a8:	5cc9      	ldrb	r1, [r1, r3]
 80016aa:	65c1      	str	r1, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 80016ac:	2b03      	cmp	r3, #3
 80016ae:	d806      	bhi.n	80016be <DMA_CalcBaseAndBitshift+0x26>
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80016b0:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 80016b4:	f022 0203 	bic.w	r2, r2, #3
 80016b8:	6582      	str	r2, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 80016ba:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80016bc:	4770      	bx	lr
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80016be:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 80016c2:	f022 0203 	bic.w	r2, r2, #3
 80016c6:	3204      	adds	r2, #4
 80016c8:	6582      	str	r2, [r0, #88]	; 0x58
 80016ca:	e7f6      	b.n	80016ba <DMA_CalcBaseAndBitshift+0x22>
 80016cc:	aaaaaaab 	.word	0xaaaaaaab
 80016d0:	08010108 	.word	0x08010108

080016d4 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80016d4:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80016d6:	6982      	ldr	r2, [r0, #24]
 80016d8:	b992      	cbnz	r2, 8001700 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d00a      	beq.n	80016f4 <DMA_CheckFifoParam+0x20>
 80016de:	b11b      	cbz	r3, 80016e8 <DMA_CheckFifoParam+0x14>
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d001      	beq.n	80016e8 <DMA_CheckFifoParam+0x14>
  HAL_StatusTypeDef status = HAL_OK;
 80016e4:	2000      	movs	r0, #0
 80016e6:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80016e8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80016ea:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80016ee:	d12c      	bne.n	800174a <DMA_CheckFifoParam+0x76>
  HAL_StatusTypeDef status = HAL_OK;
 80016f0:	2000      	movs	r0, #0
 80016f2:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80016f4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80016f6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80016fa:	d028      	beq.n	800174e <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 80016fc:	2000      	movs	r0, #0
 80016fe:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001700:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001704:	d005      	beq.n	8001712 <DMA_CheckFifoParam+0x3e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001706:	2b02      	cmp	r3, #2
 8001708:	d929      	bls.n	800175e <DMA_CheckFifoParam+0x8a>
 800170a:	2b03      	cmp	r3, #3
 800170c:	d015      	beq.n	800173a <DMA_CheckFifoParam+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 800170e:	2000      	movs	r0, #0
 8001710:	4770      	bx	lr
    switch (tmp)
 8001712:	2b03      	cmp	r3, #3
 8001714:	d803      	bhi.n	800171e <DMA_CheckFifoParam+0x4a>
 8001716:	e8df f003 	tbb	[pc, r3]
 800171a:	041c      	.short	0x041c
 800171c:	0a1c      	.short	0x0a1c
  HAL_StatusTypeDef status = HAL_OK;
 800171e:	2000      	movs	r0, #0
 8001720:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001722:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001724:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001728:	d115      	bne.n	8001756 <DMA_CheckFifoParam+0x82>
  HAL_StatusTypeDef status = HAL_OK;
 800172a:	2000      	movs	r0, #0
 800172c:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800172e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001730:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001734:	d011      	beq.n	800175a <DMA_CheckFifoParam+0x86>
  HAL_StatusTypeDef status = HAL_OK;
 8001736:	2000      	movs	r0, #0
 8001738:	4770      	bx	lr
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800173a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800173c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001740:	d001      	beq.n	8001746 <DMA_CheckFifoParam+0x72>
      {
        status = HAL_ERROR;
 8001742:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001744:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8001746:	2000      	movs	r0, #0
 8001748:	4770      	bx	lr
        status = HAL_ERROR;
 800174a:	2001      	movs	r0, #1
 800174c:	4770      	bx	lr
        status = HAL_ERROR;
 800174e:	2001      	movs	r0, #1
 8001750:	4770      	bx	lr
      status = HAL_ERROR;
 8001752:	2001      	movs	r0, #1
 8001754:	4770      	bx	lr
        status = HAL_ERROR;
 8001756:	2001      	movs	r0, #1
 8001758:	4770      	bx	lr
        status = HAL_ERROR;
 800175a:	2001      	movs	r0, #1
 800175c:	4770      	bx	lr
      status = HAL_ERROR;
 800175e:	2001      	movs	r0, #1
 8001760:	4770      	bx	lr

08001762 <HAL_DMA_Init>:
{
 8001762:	b570      	push	{r4, r5, r6, lr}
 8001764:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001766:	f7ff fd71 	bl	800124c <HAL_GetTick>
  if(hdma == NULL)
 800176a:	2c00      	cmp	r4, #0
 800176c:	d05d      	beq.n	800182a <HAL_DMA_Init+0xc8>
 800176e:	4605      	mov	r5, r0
  __HAL_UNLOCK(hdma);
 8001770:	2300      	movs	r3, #0
 8001772:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8001776:	2302      	movs	r3, #2
 8001778:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 800177c:	6822      	ldr	r2, [r4, #0]
 800177e:	6813      	ldr	r3, [r2, #0]
 8001780:	f023 0301 	bic.w	r3, r3, #1
 8001784:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001786:	6823      	ldr	r3, [r4, #0]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	f012 0f01 	tst.w	r2, #1
 800178e:	d00a      	beq.n	80017a6 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001790:	f7ff fd5c 	bl	800124c <HAL_GetTick>
 8001794:	1b40      	subs	r0, r0, r5
 8001796:	2805      	cmp	r0, #5
 8001798:	d9f5      	bls.n	8001786 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800179a:	2320      	movs	r3, #32
 800179c:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800179e:	2003      	movs	r0, #3
 80017a0:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 80017a4:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 80017a6:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80017a8:	4921      	ldr	r1, [pc, #132]	; (8001830 <HAL_DMA_Init+0xce>)
 80017aa:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017ac:	6862      	ldr	r2, [r4, #4]
 80017ae:	68a0      	ldr	r0, [r4, #8]
 80017b0:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017b2:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017b4:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017b6:	6920      	ldr	r0, [r4, #16]
 80017b8:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017ba:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017bc:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017be:	69a0      	ldr	r0, [r4, #24]
 80017c0:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80017c2:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017c4:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80017c6:	6a20      	ldr	r0, [r4, #32]
 80017c8:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017ca:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017cc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80017ce:	2904      	cmp	r1, #4
 80017d0:	d016      	beq.n	8001800 <HAL_DMA_Init+0x9e>
  hdma->Instance->CR = tmp;  
 80017d2:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 80017d4:	6826      	ldr	r6, [r4, #0]
 80017d6:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80017d8:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 80017dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80017de:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017e0:	2b04      	cmp	r3, #4
 80017e2:	d012      	beq.n	800180a <HAL_DMA_Init+0xa8>
  hdma->Instance->FCR = tmp;
 80017e4:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80017e6:	4620      	mov	r0, r4
 80017e8:	f7ff ff56 	bl	8001698 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017ec:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80017ee:	233f      	movs	r3, #63	; 0x3f
 80017f0:	4093      	lsls	r3, r2
 80017f2:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017f4:	2000      	movs	r0, #0
 80017f6:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80017f8:	2301      	movs	r3, #1
 80017fa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80017fe:	bd70      	pop	{r4, r5, r6, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001800:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001802:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001804:	4301      	orrs	r1, r0
 8001806:	430a      	orrs	r2, r1
 8001808:	e7e3      	b.n	80017d2 <HAL_DMA_Init+0x70>
    tmp |= hdma->Init.FIFOThreshold;
 800180a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800180c:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800180e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001810:	2b00      	cmp	r3, #0
 8001812:	d0e7      	beq.n	80017e4 <HAL_DMA_Init+0x82>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001814:	4620      	mov	r0, r4
 8001816:	f7ff ff5d 	bl	80016d4 <DMA_CheckFifoParam>
 800181a:	2800      	cmp	r0, #0
 800181c:	d0e2      	beq.n	80017e4 <HAL_DMA_Init+0x82>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800181e:	2340      	movs	r3, #64	; 0x40
 8001820:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001822:	2001      	movs	r0, #1
 8001824:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8001828:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800182a:	2001      	movs	r0, #1
}
 800182c:	bd70      	pop	{r4, r5, r6, pc}
 800182e:	bf00      	nop
 8001830:	f010803f 	.word	0xf010803f

08001834 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8001834:	2800      	cmp	r0, #0
 8001836:	d02e      	beq.n	8001896 <HAL_DMA_DeInit+0x62>
{
 8001838:	b538      	push	{r3, r4, r5, lr}
 800183a:	4604      	mov	r4, r0
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800183c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b02      	cmp	r3, #2
 8001844:	d101      	bne.n	800184a <HAL_DMA_DeInit+0x16>
    return HAL_BUSY;
 8001846:	2002      	movs	r0, #2
}
 8001848:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_DMA_DISABLE(hdma);
 800184a:	6802      	ldr	r2, [r0, #0]
 800184c:	6813      	ldr	r3, [r2, #0]
 800184e:	f023 0301 	bic.w	r3, r3, #1
 8001852:	6013      	str	r3, [r2, #0]
  hdma->Instance->CR   = 0U;
 8001854:	6803      	ldr	r3, [r0, #0]
 8001856:	2500      	movs	r5, #0
 8001858:	601d      	str	r5, [r3, #0]
  hdma->Instance->NDTR = 0U;
 800185a:	6803      	ldr	r3, [r0, #0]
 800185c:	605d      	str	r5, [r3, #4]
  hdma->Instance->PAR  = 0U;
 800185e:	6803      	ldr	r3, [r0, #0]
 8001860:	609d      	str	r5, [r3, #8]
  hdma->Instance->M0AR = 0U;
 8001862:	6803      	ldr	r3, [r0, #0]
 8001864:	60dd      	str	r5, [r3, #12]
  hdma->Instance->M1AR = 0U;
 8001866:	6803      	ldr	r3, [r0, #0]
 8001868:	611d      	str	r5, [r3, #16]
  hdma->Instance->FCR  = 0x00000021U;
 800186a:	6803      	ldr	r3, [r0, #0]
 800186c:	2221      	movs	r2, #33	; 0x21
 800186e:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001870:	f7ff ff12 	bl	8001698 <DMA_CalcBaseAndBitshift>
  hdma->XferCpltCallback = NULL;
 8001874:	63e5      	str	r5, [r4, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001876:	6425      	str	r5, [r4, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001878:	6465      	str	r5, [r4, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800187a:	64a5      	str	r5, [r4, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800187c:	64e5      	str	r5, [r4, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800187e:	6525      	str	r5, [r4, #80]	; 0x50
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001880:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001882:	233f      	movs	r3, #63	; 0x3f
 8001884:	4093      	lsls	r3, r2
 8001886:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001888:	6565      	str	r5, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_RESET;
 800188a:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 800188e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
  return HAL_OK;
 8001892:	4628      	mov	r0, r5
 8001894:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001896:	2001      	movs	r0, #1
 8001898:	4770      	bx	lr

0800189a <HAL_DMA_Start>:
{
 800189a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 800189c:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80018a0:	2c01      	cmp	r4, #1
 80018a2:	d01c      	beq.n	80018de <HAL_DMA_Start+0x44>
 80018a4:	2401      	movs	r4, #1
 80018a6:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80018aa:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80018ae:	b2e4      	uxtb	r4, r4
 80018b0:	2c01      	cmp	r4, #1
 80018b2:	d004      	beq.n	80018be <HAL_DMA_Start+0x24>
    __HAL_UNLOCK(hdma);
 80018b4:	2300      	movs	r3, #0
 80018b6:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    status = HAL_BUSY;
 80018ba:	2002      	movs	r0, #2
 80018bc:	bd38      	pop	{r3, r4, r5, pc}
 80018be:	4605      	mov	r5, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 80018c0:	2002      	movs	r0, #2
 80018c2:	f885 0035 	strb.w	r0, [r5, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018c6:	2400      	movs	r4, #0
 80018c8:	656c      	str	r4, [r5, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018ca:	4628      	mov	r0, r5
 80018cc:	f7ff fece 	bl	800166c <DMA_SetConfig>
    __HAL_DMA_ENABLE(hdma);
 80018d0:	682a      	ldr	r2, [r5, #0]
 80018d2:	6813      	ldr	r3, [r2, #0]
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018da:	4620      	mov	r0, r4
 80018dc:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hdma);
 80018de:	2002      	movs	r0, #2
}
 80018e0:	bd38      	pop	{r3, r4, r5, pc}

080018e2 <HAL_DMA_Start_IT>:
{
 80018e2:	b538      	push	{r3, r4, r5, lr}
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018e4:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 80018e6:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80018ea:	2c01      	cmp	r4, #1
 80018ec:	d031      	beq.n	8001952 <HAL_DMA_Start_IT+0x70>
 80018ee:	2401      	movs	r4, #1
 80018f0:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80018f4:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80018f8:	b2e4      	uxtb	r4, r4
 80018fa:	2c01      	cmp	r4, #1
 80018fc:	d004      	beq.n	8001908 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);	  
 80018fe:	2300      	movs	r3, #0
 8001900:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    status = HAL_BUSY;
 8001904:	2002      	movs	r0, #2
 8001906:	bd38      	pop	{r3, r4, r5, pc}
 8001908:	4604      	mov	r4, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 800190a:	2002      	movs	r0, #2
 800190c:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001910:	2000      	movs	r0, #0
 8001912:	6560      	str	r0, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001914:	4620      	mov	r0, r4
 8001916:	f7ff fea9 	bl	800166c <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800191a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800191c:	233f      	movs	r3, #63	; 0x3f
 800191e:	4093      	lsls	r3, r2
 8001920:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001922:	6822      	ldr	r2, [r4, #0]
 8001924:	6813      	ldr	r3, [r2, #0]
 8001926:	f043 0316 	orr.w	r3, r3, #22
 800192a:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800192c:	6822      	ldr	r2, [r4, #0]
 800192e:	6953      	ldr	r3, [r2, #20]
 8001930:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001934:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001936:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001938:	b123      	cbz	r3, 8001944 <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CR  |= DMA_IT_HT;
 800193a:	6822      	ldr	r2, [r4, #0]
 800193c:	6813      	ldr	r3, [r2, #0]
 800193e:	f043 0308 	orr.w	r3, r3, #8
 8001942:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8001944:	6822      	ldr	r2, [r4, #0]
 8001946:	6813      	ldr	r3, [r2, #0]
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800194e:	2000      	movs	r0, #0
 8001950:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hdma);
 8001952:	2002      	movs	r0, #2
}
 8001954:	bd38      	pop	{r3, r4, r5, pc}

08001956 <HAL_DMA_Abort>:
{
 8001956:	b570      	push	{r4, r5, r6, lr}
 8001958:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800195a:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 800195c:	f7ff fc76 	bl	800124c <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001960:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001964:	b2db      	uxtb	r3, r3
 8001966:	2b02      	cmp	r3, #2
 8001968:	d006      	beq.n	8001978 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800196a:	2380      	movs	r3, #128	; 0x80
 800196c:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800196e:	2300      	movs	r3, #0
 8001970:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 8001974:	2001      	movs	r0, #1
 8001976:	bd70      	pop	{r4, r5, r6, pc}
 8001978:	4605      	mov	r5, r0
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800197a:	6822      	ldr	r2, [r4, #0]
 800197c:	6813      	ldr	r3, [r2, #0]
 800197e:	f023 0316 	bic.w	r3, r3, #22
 8001982:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001984:	6822      	ldr	r2, [r4, #0]
 8001986:	6953      	ldr	r3, [r2, #20]
 8001988:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800198c:	6153      	str	r3, [r2, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800198e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001990:	b1e3      	cbz	r3, 80019cc <HAL_DMA_Abort+0x76>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001992:	6822      	ldr	r2, [r4, #0]
 8001994:	6813      	ldr	r3, [r2, #0]
 8001996:	f023 0308 	bic.w	r3, r3, #8
 800199a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800199c:	6822      	ldr	r2, [r4, #0]
 800199e:	6813      	ldr	r3, [r2, #0]
 80019a0:	f023 0301 	bic.w	r3, r3, #1
 80019a4:	6013      	str	r3, [r2, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019a6:	6823      	ldr	r3, [r4, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f013 0f01 	tst.w	r3, #1
 80019ae:	d011      	beq.n	80019d4 <HAL_DMA_Abort+0x7e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019b0:	f7ff fc4c 	bl	800124c <HAL_GetTick>
 80019b4:	1b40      	subs	r0, r0, r5
 80019b6:	2805      	cmp	r0, #5
 80019b8:	d9f5      	bls.n	80019a6 <HAL_DMA_Abort+0x50>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019ba:	2320      	movs	r3, #32
 80019bc:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 80019be:	2300      	movs	r3, #0
 80019c0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019c4:	2003      	movs	r0, #3
 80019c6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 80019ca:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019cc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1df      	bne.n	8001992 <HAL_DMA_Abort+0x3c>
 80019d2:	e7e3      	b.n	800199c <HAL_DMA_Abort+0x46>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019d4:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80019d6:	233f      	movs	r3, #63	; 0x3f
 80019d8:	4093      	lsls	r3, r2
 80019da:	60b3      	str	r3, [r6, #8]
    __HAL_UNLOCK(hdma);
 80019dc:	2000      	movs	r0, #0
 80019de:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 80019e2:	2301      	movs	r3, #1
 80019e4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80019e8:	bd70      	pop	{r4, r5, r6, pc}

080019ea <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019ea:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	d003      	beq.n	80019fc <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019f4:	2380      	movs	r3, #128	; 0x80
 80019f6:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80019f8:	2001      	movs	r0, #1
 80019fa:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 80019fc:	2305      	movs	r3, #5
 80019fe:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001a02:	6802      	ldr	r2, [r0, #0]
 8001a04:	6813      	ldr	r3, [r2, #0]
 8001a06:	f023 0301 	bic.w	r3, r3, #1
 8001a0a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001a0c:	2000      	movs	r0, #0
}
 8001a0e:	4770      	bx	lr

08001a10 <HAL_DMA_PollForTransfer>:
{
 8001a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a14:	4604      	mov	r4, r0
 8001a16:	4689      	mov	r9, r1
 8001a18:	4615      	mov	r5, r2
  uint32_t tickstart = HAL_GetTick(); 
 8001a1a:	f7ff fc17 	bl	800124c <HAL_GetTick>
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a1e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d007      	beq.n	8001a38 <HAL_DMA_PollForTransfer+0x28>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a28:	2380      	movs	r3, #128	; 0x80
 8001a2a:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 8001a32:	2001      	movs	r0, #1
 8001a34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001a38:	4680      	mov	r8, r0
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8001a3a:	6823      	ldr	r3, [r4, #0]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001a42:	d138      	bne.n	8001ab6 <HAL_DMA_PollForTransfer+0xa6>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8001a44:	f1b9 0f00 	cmp.w	r9, #0
 8001a48:	d13b      	bne.n	8001ac2 <HAL_DMA_PollForTransfer+0xb2>
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001a4a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001a4c:	2720      	movs	r7, #32
 8001a4e:	409f      	lsls	r7, r3
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a50:	6da6      	ldr	r6, [r4, #88]	; 0x58
  tmpisr = regs->ISR;
 8001a52:	6833      	ldr	r3, [r6, #0]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8001a54:	421f      	tst	r7, r3
 8001a56:	d143      	bne.n	8001ae0 <HAL_DMA_PollForTransfer+0xd0>
 8001a58:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001a5a:	f013 0f01 	tst.w	r3, #1
 8001a5e:	d13f      	bne.n	8001ae0 <HAL_DMA_PollForTransfer+0xd0>
    if(Timeout != HAL_MAX_DELAY)
 8001a60:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001a64:	d007      	beq.n	8001a76 <HAL_DMA_PollForTransfer+0x66>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001a66:	2d00      	cmp	r5, #0
 8001a68:	d02f      	beq.n	8001aca <HAL_DMA_PollForTransfer+0xba>
 8001a6a:	f7ff fbef 	bl	800124c <HAL_GetTick>
 8001a6e:	eba0 0008 	sub.w	r0, r0, r8
 8001a72:	4285      	cmp	r5, r0
 8001a74:	d329      	bcc.n	8001aca <HAL_DMA_PollForTransfer+0xba>
    tmpisr = regs->ISR;
 8001a76:	6833      	ldr	r3, [r6, #0]
    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a78:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001a7a:	2208      	movs	r2, #8
 8001a7c:	408a      	lsls	r2, r1
 8001a7e:	4213      	tst	r3, r2
 8001a80:	d004      	beq.n	8001a8c <HAL_DMA_PollForTransfer+0x7c>
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a82:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8001a84:	f041 0101 	orr.w	r1, r1, #1
 8001a88:	6561      	str	r1, [r4, #84]	; 0x54
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a8a:	60b2      	str	r2, [r6, #8]
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a8c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001a8e:	2201      	movs	r2, #1
 8001a90:	408a      	lsls	r2, r1
 8001a92:	4213      	tst	r3, r2
 8001a94:	d004      	beq.n	8001aa0 <HAL_DMA_PollForTransfer+0x90>
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a96:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8001a98:	f041 0102 	orr.w	r1, r1, #2
 8001a9c:	6561      	str	r1, [r4, #84]	; 0x54
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a9e:	60b2      	str	r2, [r6, #8]
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001aa0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001aa2:	2204      	movs	r2, #4
 8001aa4:	408a      	lsls	r2, r1
 8001aa6:	4213      	tst	r3, r2
 8001aa8:	d0d4      	beq.n	8001a54 <HAL_DMA_PollForTransfer+0x44>
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001aaa:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8001aac:	f041 0104 	orr.w	r1, r1, #4
 8001ab0:	6561      	str	r1, [r4, #84]	; 0x54
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ab2:	60b2      	str	r2, [r6, #8]
 8001ab4:	e7ce      	b.n	8001a54 <HAL_DMA_PollForTransfer+0x44>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8001ab6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aba:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8001abc:	2001      	movs	r0, #1
 8001abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ac2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001ac4:	2710      	movs	r7, #16
 8001ac6:	409f      	lsls	r7, r3
 8001ac8:	e7c2      	b.n	8001a50 <HAL_DMA_PollForTransfer+0x40>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001aca:	2320      	movs	r3, #32
 8001acc:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8001ace:	2300      	movs	r3, #0
 8001ad0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 8001ada:	2003      	movs	r0, #3
 8001adc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ae0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001ae2:	b11b      	cbz	r3, 8001aec <HAL_DMA_PollForTransfer+0xdc>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ae4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001ae6:	f013 0f01 	tst.w	r3, #1
 8001aea:	d109      	bne.n	8001b00 <HAL_DMA_PollForTransfer+0xf0>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8001aec:	f1b9 0f00 	cmp.w	r9, #0
 8001af0:	d015      	beq.n	8001b1e <HAL_DMA_PollForTransfer+0x10e>
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 8001af2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001af4:	2310      	movs	r3, #16
 8001af6:	4093      	lsls	r3, r2
 8001af8:	60b3      	str	r3, [r6, #8]
  return status;
 8001afa:	2000      	movs	r0, #0
}
 8001afc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      HAL_DMA_Abort(hdma);
 8001b00:	4620      	mov	r0, r4
 8001b02:	f7ff ff28 	bl	8001956 <HAL_DMA_Abort>
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8001b06:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001b08:	2330      	movs	r3, #48	; 0x30
 8001b0a:	4093      	lsls	r3, r2
 8001b0c:	60b3      	str	r3, [r6, #8]
      __HAL_UNLOCK(hdma);
 8001b0e:	2300      	movs	r3, #0
 8001b10:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State= HAL_DMA_STATE_READY;
 8001b14:	2001      	movs	r0, #1
 8001b16:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      return HAL_ERROR;
 8001b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8001b1e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001b20:	2330      	movs	r3, #48	; 0x30
 8001b22:	4093      	lsls	r3, r2
 8001b24:	60b3      	str	r3, [r6, #8]
    __HAL_UNLOCK(hdma);
 8001b26:	2000      	movs	r0, #0
 8001b28:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8001b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001b36 <HAL_DMA_IRQHandler>:
{
 8001b36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b38:	b083      	sub	sp, #12
 8001b3a:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b40:	4b72      	ldr	r3, [pc, #456]	; (8001d0c <HAL_DMA_IRQHandler+0x1d6>)
 8001b42:	681d      	ldr	r5, [r3, #0]
 8001b44:	4b72      	ldr	r3, [pc, #456]	; (8001d10 <HAL_DMA_IRQHandler+0x1da>)
 8001b46:	fba3 3505 	umull	r3, r5, r3, r5
 8001b4a:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b4c:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8001b4e:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b50:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001b52:	2308      	movs	r3, #8
 8001b54:	4093      	lsls	r3, r2
 8001b56:	421e      	tst	r6, r3
 8001b58:	d010      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b5a:	6803      	ldr	r3, [r0, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	f012 0f04 	tst.w	r2, #4
 8001b62:	d00b      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	f022 0204 	bic.w	r2, r2, #4
 8001b6a:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b6c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001b6e:	2308      	movs	r3, #8
 8001b70:	4093      	lsls	r3, r2
 8001b72:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b74:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001b76:	f043 0301 	orr.w	r3, r3, #1
 8001b7a:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b7c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001b7e:	2301      	movs	r3, #1
 8001b80:	4093      	lsls	r3, r2
 8001b82:	421e      	tst	r6, r3
 8001b84:	d009      	beq.n	8001b9a <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001b86:	6822      	ldr	r2, [r4, #0]
 8001b88:	6952      	ldr	r2, [r2, #20]
 8001b8a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001b8e:	d004      	beq.n	8001b9a <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001b90:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001b92:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001b94:	f043 0302 	orr.w	r3, r3, #2
 8001b98:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b9a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001b9c:	2304      	movs	r3, #4
 8001b9e:	4093      	lsls	r3, r2
 8001ba0:	421e      	tst	r6, r3
 8001ba2:	d009      	beq.n	8001bb8 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ba4:	6822      	ldr	r2, [r4, #0]
 8001ba6:	6812      	ldr	r2, [r2, #0]
 8001ba8:	f012 0f02 	tst.w	r2, #2
 8001bac:	d004      	beq.n	8001bb8 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001bae:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001bb0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001bb2:	f043 0304 	orr.w	r3, r3, #4
 8001bb6:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001bb8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001bba:	2310      	movs	r3, #16
 8001bbc:	4093      	lsls	r3, r2
 8001bbe:	421e      	tst	r6, r3
 8001bc0:	d024      	beq.n	8001c0c <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001bc2:	6822      	ldr	r2, [r4, #0]
 8001bc4:	6812      	ldr	r2, [r2, #0]
 8001bc6:	f012 0f08 	tst.w	r2, #8
 8001bca:	d01f      	beq.n	8001c0c <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001bcc:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001bce:	6823      	ldr	r3, [r4, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8001bd6:	d00d      	beq.n	8001bf4 <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8001bde:	d104      	bne.n	8001bea <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8001be0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001be2:	b19b      	cbz	r3, 8001c0c <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8001be4:	4620      	mov	r0, r4
 8001be6:	4798      	blx	r3
 8001be8:	e010      	b.n	8001c0c <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001bea:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001bec:	b173      	cbz	r3, 8001c0c <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8001bee:	4620      	mov	r0, r4
 8001bf0:	4798      	blx	r3
 8001bf2:	e00b      	b.n	8001c0c <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001bfa:	d103      	bne.n	8001c04 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	f022 0208 	bic.w	r2, r2, #8
 8001c02:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001c04:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c06:	b10b      	cbz	r3, 8001c0c <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8001c08:	4620      	mov	r0, r4
 8001c0a:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c0c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001c0e:	2320      	movs	r3, #32
 8001c10:	4093      	lsls	r3, r2
 8001c12:	421e      	tst	r6, r3
 8001c14:	d055      	beq.n	8001cc2 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001c16:	6822      	ldr	r2, [r4, #0]
 8001c18:	6812      	ldr	r2, [r2, #0]
 8001c1a:	f012 0f10 	tst.w	r2, #16
 8001c1e:	d050      	beq.n	8001cc2 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001c20:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001c22:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	2b05      	cmp	r3, #5
 8001c2a:	d00e      	beq.n	8001c4a <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c2c:	6823      	ldr	r3, [r4, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8001c34:	d033      	beq.n	8001c9e <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8001c3c:	d12a      	bne.n	8001c94 <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8001c3e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d03e      	beq.n	8001cc2 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 8001c44:	4620      	mov	r0, r4
 8001c46:	4798      	blx	r3
 8001c48:	e03b      	b.n	8001cc2 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c4a:	6822      	ldr	r2, [r4, #0]
 8001c4c:	6813      	ldr	r3, [r2, #0]
 8001c4e:	f023 0316 	bic.w	r3, r3, #22
 8001c52:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c54:	6822      	ldr	r2, [r4, #0]
 8001c56:	6953      	ldr	r3, [r2, #20]
 8001c58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c5c:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c60:	b1a3      	cbz	r3, 8001c8c <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c62:	6822      	ldr	r2, [r4, #0]
 8001c64:	6813      	ldr	r3, [r2, #0]
 8001c66:	f023 0308 	bic.w	r3, r3, #8
 8001c6a:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c6c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001c6e:	233f      	movs	r3, #63	; 0x3f
 8001c70:	4093      	lsls	r3, r2
 8001c72:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8001c74:	2300      	movs	r3, #0
 8001c76:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001c80:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d03f      	beq.n	8001d06 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8001c86:	4620      	mov	r0, r4
 8001c88:	4798      	blx	r3
 8001c8a:	e03c      	b.n	8001d06 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c8c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1e7      	bne.n	8001c62 <HAL_DMA_IRQHandler+0x12c>
 8001c92:	e7eb      	b.n	8001c6c <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 8001c94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001c96:	b1a3      	cbz	r3, 8001cc2 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8001c98:	4620      	mov	r0, r4
 8001c9a:	4798      	blx	r3
 8001c9c:	e011      	b.n	8001cc2 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001ca4:	d109      	bne.n	8001cba <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	f022 0210 	bic.w	r2, r2, #16
 8001cac:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(hdma);
 8001cae:	2300      	movs	r3, #0
 8001cb0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8001cba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001cbc:	b10b      	cbz	r3, 8001cc2 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8001cbe:	4620      	mov	r0, r4
 8001cc0:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001cc2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001cc4:	b1fb      	cbz	r3, 8001d06 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001cc6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001cc8:	f013 0f01 	tst.w	r3, #1
 8001ccc:	d017      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001cce:	2305      	movs	r3, #5
 8001cd0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001cd4:	6822      	ldr	r2, [r4, #0]
 8001cd6:	6813      	ldr	r3, [r2, #0]
 8001cd8:	f023 0301 	bic.w	r3, r3, #1
 8001cdc:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8001cde:	9b01      	ldr	r3, [sp, #4]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	9301      	str	r3, [sp, #4]
 8001ce4:	429d      	cmp	r5, r3
 8001ce6:	d304      	bcc.n	8001cf2 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ce8:	6823      	ldr	r3, [r4, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f013 0f01 	tst.w	r3, #1
 8001cf0:	d1f5      	bne.n	8001cde <HAL_DMA_IRQHandler+0x1a8>
      __HAL_UNLOCK(hdma);
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001cfe:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001d00:	b10b      	cbz	r3, 8001d06 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8001d02:	4620      	mov	r0, r4
 8001d04:	4798      	blx	r3
}
 8001d06:	b003      	add	sp, #12
 8001d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	2000007c 	.word	0x2000007c
 8001d10:	1b4e81b5 	.word	0x1b4e81b5

08001d14 <HAL_DMA_RegisterCallback>:
{
 8001d14:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8001d16:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8001d1a:	2801      	cmp	r0, #1
 8001d1c:	d027      	beq.n	8001d6e <HAL_DMA_RegisterCallback+0x5a>
 8001d1e:	2001      	movs	r0, #1
 8001d20:	f883 0034 	strb.w	r0, [r3, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d24:	f893 0035 	ldrb.w	r0, [r3, #53]	; 0x35
 8001d28:	b2c0      	uxtb	r0, r0
 8001d2a:	2801      	cmp	r0, #1
 8001d2c:	d004      	beq.n	8001d38 <HAL_DMA_RegisterCallback+0x24>
    status =  HAL_ERROR;
 8001d2e:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8001d30:	2200      	movs	r2, #0
 8001d32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  return status;
 8001d36:	4770      	bx	lr
    switch (CallbackID)
 8001d38:	2905      	cmp	r1, #5
 8001d3a:	d816      	bhi.n	8001d6a <HAL_DMA_RegisterCallback+0x56>
 8001d3c:	e8df f001 	tbb	[pc, r1]
 8001d40:	0c090603 	.word	0x0c090603
 8001d44:	120f      	.short	0x120f
      hdma->XferCpltCallback = pCallback;
 8001d46:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8001d48:	2000      	movs	r0, #0
      break;
 8001d4a:	e7f1      	b.n	8001d30 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferHalfCpltCallback = pCallback;
 8001d4c:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_StatusTypeDef status = HAL_OK;
 8001d4e:	2000      	movs	r0, #0
      break;
 8001d50:	e7ee      	b.n	8001d30 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferM1CpltCallback = pCallback;
 8001d52:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_StatusTypeDef status = HAL_OK;
 8001d54:	2000      	movs	r0, #0
      break;
 8001d56:	e7eb      	b.n	8001d30 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferM1HalfCpltCallback = pCallback;
 8001d58:	649a      	str	r2, [r3, #72]	; 0x48
  HAL_StatusTypeDef status = HAL_OK;
 8001d5a:	2000      	movs	r0, #0
      break;
 8001d5c:	e7e8      	b.n	8001d30 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferErrorCallback = pCallback;
 8001d5e:	64da      	str	r2, [r3, #76]	; 0x4c
  HAL_StatusTypeDef status = HAL_OK;
 8001d60:	2000      	movs	r0, #0
      break;
 8001d62:	e7e5      	b.n	8001d30 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferAbortCallback = pCallback;
 8001d64:	651a      	str	r2, [r3, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8001d66:	2000      	movs	r0, #0
      break;
 8001d68:	e7e2      	b.n	8001d30 <HAL_DMA_RegisterCallback+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 8001d6a:	2000      	movs	r0, #0
 8001d6c:	e7e0      	b.n	8001d30 <HAL_DMA_RegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 8001d6e:	2002      	movs	r0, #2
}
 8001d70:	4770      	bx	lr

08001d72 <HAL_DMA_UnRegisterCallback>:
{
 8001d72:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8001d74:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
 8001d78:	2a01      	cmp	r2, #1
 8001d7a:	d030      	beq.n	8001dde <HAL_DMA_UnRegisterCallback+0x6c>
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d82:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8001d86:	b2d2      	uxtb	r2, r2
 8001d88:	2a01      	cmp	r2, #1
 8001d8a:	d004      	beq.n	8001d96 <HAL_DMA_UnRegisterCallback+0x24>
    status = HAL_ERROR;
 8001d8c:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  return status;
 8001d94:	4770      	bx	lr
    switch (CallbackID)
 8001d96:	2906      	cmp	r1, #6
 8001d98:	d81f      	bhi.n	8001dda <HAL_DMA_UnRegisterCallback+0x68>
 8001d9a:	e8df f001 	tbb	[pc, r1]
 8001d9e:	0704      	.short	0x0704
 8001da0:	13100d0a 	.word	0x13100d0a
 8001da4:	16          	.byte	0x16
 8001da5:	00          	.byte	0x00
      hdma->XferCpltCallback = NULL;
 8001da6:	2000      	movs	r0, #0
 8001da8:	63d8      	str	r0, [r3, #60]	; 0x3c
      break;
 8001daa:	e7f0      	b.n	8001d8e <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferHalfCpltCallback = NULL;
 8001dac:	2000      	movs	r0, #0
 8001dae:	6418      	str	r0, [r3, #64]	; 0x40
      break;
 8001db0:	e7ed      	b.n	8001d8e <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferM1CpltCallback = NULL;
 8001db2:	2000      	movs	r0, #0
 8001db4:	6458      	str	r0, [r3, #68]	; 0x44
      break;
 8001db6:	e7ea      	b.n	8001d8e <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferM1HalfCpltCallback = NULL;
 8001db8:	2000      	movs	r0, #0
 8001dba:	6498      	str	r0, [r3, #72]	; 0x48
      break;
 8001dbc:	e7e7      	b.n	8001d8e <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferErrorCallback = NULL;
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	64d8      	str	r0, [r3, #76]	; 0x4c
      break;
 8001dc2:	e7e4      	b.n	8001d8e <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferAbortCallback = NULL;
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	6518      	str	r0, [r3, #80]	; 0x50
      break; 
 8001dc8:	e7e1      	b.n	8001d8e <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferCpltCallback = NULL;
 8001dca:	2000      	movs	r0, #0
 8001dcc:	63d8      	str	r0, [r3, #60]	; 0x3c
      hdma->XferHalfCpltCallback = NULL;
 8001dce:	6418      	str	r0, [r3, #64]	; 0x40
      hdma->XferM1CpltCallback = NULL;
 8001dd0:	6458      	str	r0, [r3, #68]	; 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 8001dd2:	6498      	str	r0, [r3, #72]	; 0x48
      hdma->XferErrorCallback = NULL;
 8001dd4:	64d8      	str	r0, [r3, #76]	; 0x4c
      hdma->XferAbortCallback = NULL;
 8001dd6:	6518      	str	r0, [r3, #80]	; 0x50
      break; 
 8001dd8:	e7d9      	b.n	8001d8e <HAL_DMA_UnRegisterCallback+0x1c>
      status = HAL_ERROR;
 8001dda:	2001      	movs	r0, #1
 8001ddc:	e7d7      	b.n	8001d8e <HAL_DMA_UnRegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 8001dde:	2002      	movs	r0, #2
}
 8001de0:	4770      	bx	lr

08001de2 <HAL_DMA_GetState>:
  return hdma->State;
 8001de2:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8001de6:	4770      	bx	lr

08001de8 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8001de8:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8001dea:	4770      	bx	lr

08001dec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dee:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001df0:	2400      	movs	r4, #0
 8001df2:	e04b      	b.n	8001e8c <HAL_GPIO_Init+0xa0>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001df4:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8001df8:	f10e 0e08 	add.w	lr, lr, #8
 8001dfc:	f850 202e 	ldr.w	r2, [r0, lr, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e00:	f004 0607 	and.w	r6, r4, #7
 8001e04:	00b6      	lsls	r6, r6, #2
 8001e06:	270f      	movs	r7, #15
 8001e08:	40b7      	lsls	r7, r6
 8001e0a:	ea22 0207 	bic.w	r2, r2, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e0e:	690f      	ldr	r7, [r1, #16]
 8001e10:	fa07 f606 	lsl.w	r6, r7, r6
 8001e14:	4332      	orrs	r2, r6
        GPIOx->AFR[position >> 3U] = temp;
 8001e16:	f840 202e 	str.w	r2, [r0, lr, lsl #2]
 8001e1a:	e046      	b.n	8001eaa <HAL_GPIO_Init+0xbe>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e1c:	2607      	movs	r6, #7
 8001e1e:	e000      	b.n	8001e22 <HAL_GPIO_Init+0x36>
 8001e20:	2600      	movs	r6, #0
 8001e22:	fa06 f60e 	lsl.w	r6, r6, lr
 8001e26:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e28:	3302      	adds	r3, #2
 8001e2a:	4e5e      	ldr	r6, [pc, #376]	; (8001fa4 <HAL_GPIO_Init+0x1b8>)
 8001e2c:	f846 2023 	str.w	r2, [r6, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e30:	4b5d      	ldr	r3, [pc, #372]	; (8001fa8 <HAL_GPIO_Init+0x1bc>)
 8001e32:	681a      	ldr	r2, [r3, #0]
        temp &= ~((uint32_t)iocurrent);
 8001e34:	43eb      	mvns	r3, r5
 8001e36:	ea02 0603 	and.w	r6, r2, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e3a:	684f      	ldr	r7, [r1, #4]
 8001e3c:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001e40:	d001      	beq.n	8001e46 <HAL_GPIO_Init+0x5a>
        {
          temp |= iocurrent;
 8001e42:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->IMR = temp;
 8001e46:	4a58      	ldr	r2, [pc, #352]	; (8001fa8 <HAL_GPIO_Init+0x1bc>)
 8001e48:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8001e4a:	6852      	ldr	r2, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8001e4c:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e50:	684f      	ldr	r7, [r1, #4]
 8001e52:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001e56:	d001      	beq.n	8001e5c <HAL_GPIO_Init+0x70>
        {
          temp |= iocurrent;
 8001e58:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->EMR = temp;
 8001e5c:	4a52      	ldr	r2, [pc, #328]	; (8001fa8 <HAL_GPIO_Init+0x1bc>)
 8001e5e:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e60:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001e62:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e66:	684f      	ldr	r7, [r1, #4]
 8001e68:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001e6c:	d001      	beq.n	8001e72 <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 8001e6e:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->RTSR = temp;
 8001e72:	4a4d      	ldr	r2, [pc, #308]	; (8001fa8 <HAL_GPIO_Init+0x1bc>)
 8001e74:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8001e76:	68d2      	ldr	r2, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8001e78:	4013      	ands	r3, r2
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e7a:	684e      	ldr	r6, [r1, #4]
 8001e7c:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001e80:	d001      	beq.n	8001e86 <HAL_GPIO_Init+0x9a>
        {
          temp |= iocurrent;
 8001e82:	ea45 0302 	orr.w	r3, r5, r2
        }
        EXTI->FTSR = temp;
 8001e86:	4a48      	ldr	r2, [pc, #288]	; (8001fa8 <HAL_GPIO_Init+0x1bc>)
 8001e88:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e8a:	3401      	adds	r4, #1
 8001e8c:	2c0f      	cmp	r4, #15
 8001e8e:	f200 8086 	bhi.w	8001f9e <HAL_GPIO_Init+0x1b2>
    ioposition = 0x01U << position;
 8001e92:	2301      	movs	r3, #1
 8001e94:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e96:	680a      	ldr	r2, [r1, #0]
 8001e98:	ea03 0502 	and.w	r5, r3, r2
    if(iocurrent == ioposition)
 8001e9c:	42ab      	cmp	r3, r5
 8001e9e:	d1f4      	bne.n	8001e8a <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ea0:	684a      	ldr	r2, [r1, #4]
 8001ea2:	2a02      	cmp	r2, #2
 8001ea4:	d0a6      	beq.n	8001df4 <HAL_GPIO_Init+0x8>
 8001ea6:	2a12      	cmp	r2, #18
 8001ea8:	d0a4      	beq.n	8001df4 <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 8001eaa:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001eac:	ea4f 0e44 	mov.w	lr, r4, lsl #1
 8001eb0:	2203      	movs	r2, #3
 8001eb2:	fa02 f20e 	lsl.w	r2, r2, lr
 8001eb6:	43d2      	mvns	r2, r2
 8001eb8:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001eba:	684f      	ldr	r7, [r1, #4]
 8001ebc:	f007 0703 	and.w	r7, r7, #3
 8001ec0:	fa07 f70e 	lsl.w	r7, r7, lr
 8001ec4:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8001ec6:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ec8:	684e      	ldr	r6, [r1, #4]
 8001eca:	1e77      	subs	r7, r6, #1
 8001ecc:	2f01      	cmp	r7, #1
 8001ece:	d903      	bls.n	8001ed8 <HAL_GPIO_Init+0xec>
 8001ed0:	2e11      	cmp	r6, #17
 8001ed2:	d001      	beq.n	8001ed8 <HAL_GPIO_Init+0xec>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ed4:	2e12      	cmp	r6, #18
 8001ed6:	d10f      	bne.n	8001ef8 <HAL_GPIO_Init+0x10c>
        temp = GPIOx->OSPEEDR; 
 8001ed8:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001eda:	4016      	ands	r6, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001edc:	68cf      	ldr	r7, [r1, #12]
 8001ede:	fa07 f70e 	lsl.w	r7, r7, lr
 8001ee2:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8001ee4:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001ee6:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ee8:	ea26 0303 	bic.w	r3, r6, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001eec:	684e      	ldr	r6, [r1, #4]
 8001eee:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8001ef2:	40a6      	lsls	r6, r4
 8001ef4:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8001ef6:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 8001ef8:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001efa:	401a      	ands	r2, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001efc:	688b      	ldr	r3, [r1, #8]
 8001efe:	fa03 f30e 	lsl.w	r3, r3, lr
 8001f02:	431a      	orrs	r2, r3
      GPIOx->PUPDR = temp;
 8001f04:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f06:	684b      	ldr	r3, [r1, #4]
 8001f08:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001f0c:	d0bd      	beq.n	8001e8a <HAL_GPIO_Init+0x9e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	9301      	str	r3, [sp, #4]
 8001f12:	4b26      	ldr	r3, [pc, #152]	; (8001fac <HAL_GPIO_Init+0x1c0>)
 8001f14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f1a:	645a      	str	r2, [r3, #68]	; 0x44
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f22:	9301      	str	r3, [sp, #4]
 8001f24:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001f26:	08a3      	lsrs	r3, r4, #2
 8001f28:	1c9e      	adds	r6, r3, #2
 8001f2a:	4a1e      	ldr	r2, [pc, #120]	; (8001fa4 <HAL_GPIO_Init+0x1b8>)
 8001f2c:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f30:	f004 0603 	and.w	r6, r4, #3
 8001f34:	ea4f 0e86 	mov.w	lr, r6, lsl #2
 8001f38:	260f      	movs	r6, #15
 8001f3a:	fa06 f60e 	lsl.w	r6, r6, lr
 8001f3e:	ea22 0206 	bic.w	r2, r2, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f42:	4f1b      	ldr	r7, [pc, #108]	; (8001fb0 <HAL_GPIO_Init+0x1c4>)
 8001f44:	42b8      	cmp	r0, r7
 8001f46:	f43f af6b 	beq.w	8001e20 <HAL_GPIO_Init+0x34>
 8001f4a:	4e1a      	ldr	r6, [pc, #104]	; (8001fb4 <HAL_GPIO_Init+0x1c8>)
 8001f4c:	42b0      	cmp	r0, r6
 8001f4e:	d01a      	beq.n	8001f86 <HAL_GPIO_Init+0x19a>
 8001f50:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001f54:	42b0      	cmp	r0, r6
 8001f56:	d018      	beq.n	8001f8a <HAL_GPIO_Init+0x19e>
 8001f58:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001f5c:	42b0      	cmp	r0, r6
 8001f5e:	d016      	beq.n	8001f8e <HAL_GPIO_Init+0x1a2>
 8001f60:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001f64:	42b0      	cmp	r0, r6
 8001f66:	d014      	beq.n	8001f92 <HAL_GPIO_Init+0x1a6>
 8001f68:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001f6c:	42b0      	cmp	r0, r6
 8001f6e:	d012      	beq.n	8001f96 <HAL_GPIO_Init+0x1aa>
 8001f70:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001f74:	42b0      	cmp	r0, r6
 8001f76:	d010      	beq.n	8001f9a <HAL_GPIO_Init+0x1ae>
 8001f78:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001f7c:	42b0      	cmp	r0, r6
 8001f7e:	f43f af4d 	beq.w	8001e1c <HAL_GPIO_Init+0x30>
 8001f82:	2608      	movs	r6, #8
 8001f84:	e74d      	b.n	8001e22 <HAL_GPIO_Init+0x36>
 8001f86:	2601      	movs	r6, #1
 8001f88:	e74b      	b.n	8001e22 <HAL_GPIO_Init+0x36>
 8001f8a:	2602      	movs	r6, #2
 8001f8c:	e749      	b.n	8001e22 <HAL_GPIO_Init+0x36>
 8001f8e:	2603      	movs	r6, #3
 8001f90:	e747      	b.n	8001e22 <HAL_GPIO_Init+0x36>
 8001f92:	2604      	movs	r6, #4
 8001f94:	e745      	b.n	8001e22 <HAL_GPIO_Init+0x36>
 8001f96:	2605      	movs	r6, #5
 8001f98:	e743      	b.n	8001e22 <HAL_GPIO_Init+0x36>
 8001f9a:	2606      	movs	r6, #6
 8001f9c:	e741      	b.n	8001e22 <HAL_GPIO_Init+0x36>
      }
    }
  }
}
 8001f9e:	b003      	add	sp, #12
 8001fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40013800 	.word	0x40013800
 8001fa8:	40013c00 	.word	0x40013c00
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40020000 	.word	0x40020000
 8001fb4:	40020400 	.word	0x40020400

08001fb8 <HAL_GPIO_DeInit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fb8:	2300      	movs	r3, #0
 8001fba:	2b0f      	cmp	r3, #15
 8001fbc:	f200 8087 	bhi.w	80020ce <HAL_GPIO_DeInit+0x116>
{
 8001fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fc2:	e029      	b.n	8002018 <HAL_GPIO_DeInit+0x60>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001fc4:	2707      	movs	r7, #7
 8001fc6:	e000      	b.n	8001fca <HAL_GPIO_DeInit+0x12>
 8001fc8:	2700      	movs	r7, #0
 8001fca:	fa07 f505 	lsl.w	r5, r7, r5
 8001fce:	42ae      	cmp	r6, r5
 8001fd0:	d064      	beq.n	800209c <HAL_GPIO_DeInit+0xe4>
        EXTI->FTSR &= ~((uint32_t)iocurrent);
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fd2:	6805      	ldr	r5, [r0, #0]
 8001fd4:	005e      	lsls	r6, r3, #1
 8001fd6:	2403      	movs	r4, #3
 8001fd8:	40b4      	lsls	r4, r6
 8001fda:	43e4      	mvns	r4, r4
 8001fdc:	4025      	ands	r5, r4
 8001fde:	6005      	str	r5, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fe0:	08dd      	lsrs	r5, r3, #3
 8001fe2:	3508      	adds	r5, #8
 8001fe4:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8001fe8:	f003 0707 	and.w	r7, r3, #7
 8001fec:	ea4f 0e87 	mov.w	lr, r7, lsl #2
 8001ff0:	270f      	movs	r7, #15
 8001ff2:	fa07 f70e 	lsl.w	r7, r7, lr
 8001ff6:	ea26 0607 	bic.w	r6, r6, r7
 8001ffa:	f840 6025 	str.w	r6, [r0, r5, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ffe:	6885      	ldr	r5, [r0, #8]
 8002000:	4025      	ands	r5, r4
 8002002:	6085      	str	r5, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002004:	6845      	ldr	r5, [r0, #4]
 8002006:	ea25 0202 	bic.w	r2, r5, r2
 800200a:	6042      	str	r2, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800200c:	68c2      	ldr	r2, [r0, #12]
 800200e:	4014      	ands	r4, r2
 8002010:	60c4      	str	r4, [r0, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002012:	3301      	adds	r3, #1
 8002014:	2b0f      	cmp	r3, #15
 8002016:	d859      	bhi.n	80020cc <HAL_GPIO_DeInit+0x114>
    ioposition = 0x01U << position;
 8002018:	2201      	movs	r2, #1
 800201a:	409a      	lsls	r2, r3
    iocurrent = (GPIO_Pin) & ioposition;
 800201c:	ea02 0401 	and.w	r4, r2, r1
    if(iocurrent == ioposition)
 8002020:	42a2      	cmp	r2, r4
 8002022:	d1f6      	bne.n	8002012 <HAL_GPIO_DeInit+0x5a>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002024:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 8002028:	f10e 0602 	add.w	r6, lr, #2
 800202c:	4d28      	ldr	r5, [pc, #160]	; (80020d0 <HAL_GPIO_DeInit+0x118>)
 800202e:	f855 6026 	ldr.w	r6, [r5, r6, lsl #2]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002032:	f003 0503 	and.w	r5, r3, #3
 8002036:	00ad      	lsls	r5, r5, #2
 8002038:	270f      	movs	r7, #15
 800203a:	fa07 fc05 	lsl.w	ip, r7, r5
 800203e:	ea06 060c 	and.w	r6, r6, ip
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002042:	4f24      	ldr	r7, [pc, #144]	; (80020d4 <HAL_GPIO_DeInit+0x11c>)
 8002044:	42b8      	cmp	r0, r7
 8002046:	d0bf      	beq.n	8001fc8 <HAL_GPIO_DeInit+0x10>
 8002048:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800204c:	42b8      	cmp	r0, r7
 800204e:	d019      	beq.n	8002084 <HAL_GPIO_DeInit+0xcc>
 8002050:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8002054:	42b8      	cmp	r0, r7
 8002056:	d017      	beq.n	8002088 <HAL_GPIO_DeInit+0xd0>
 8002058:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800205c:	42b8      	cmp	r0, r7
 800205e:	d015      	beq.n	800208c <HAL_GPIO_DeInit+0xd4>
 8002060:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8002064:	42b8      	cmp	r0, r7
 8002066:	d013      	beq.n	8002090 <HAL_GPIO_DeInit+0xd8>
 8002068:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800206c:	42b8      	cmp	r0, r7
 800206e:	d011      	beq.n	8002094 <HAL_GPIO_DeInit+0xdc>
 8002070:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8002074:	42b8      	cmp	r0, r7
 8002076:	d00f      	beq.n	8002098 <HAL_GPIO_DeInit+0xe0>
 8002078:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800207c:	42b8      	cmp	r0, r7
 800207e:	d0a1      	beq.n	8001fc4 <HAL_GPIO_DeInit+0xc>
 8002080:	2708      	movs	r7, #8
 8002082:	e7a2      	b.n	8001fca <HAL_GPIO_DeInit+0x12>
 8002084:	2701      	movs	r7, #1
 8002086:	e7a0      	b.n	8001fca <HAL_GPIO_DeInit+0x12>
 8002088:	2702      	movs	r7, #2
 800208a:	e79e      	b.n	8001fca <HAL_GPIO_DeInit+0x12>
 800208c:	2703      	movs	r7, #3
 800208e:	e79c      	b.n	8001fca <HAL_GPIO_DeInit+0x12>
 8002090:	2704      	movs	r7, #4
 8002092:	e79a      	b.n	8001fca <HAL_GPIO_DeInit+0x12>
 8002094:	2705      	movs	r7, #5
 8002096:	e798      	b.n	8001fca <HAL_GPIO_DeInit+0x12>
 8002098:	2706      	movs	r7, #6
 800209a:	e796      	b.n	8001fca <HAL_GPIO_DeInit+0x12>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800209c:	4e0c      	ldr	r6, [pc, #48]	; (80020d0 <HAL_GPIO_DeInit+0x118>)
 800209e:	f10e 0502 	add.w	r5, lr, #2
 80020a2:	f856 7025 	ldr.w	r7, [r6, r5, lsl #2]
 80020a6:	ea27 070c 	bic.w	r7, r7, ip
 80020aa:	f846 7025 	str.w	r7, [r6, r5, lsl #2]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80020ae:	4d0a      	ldr	r5, [pc, #40]	; (80020d8 <HAL_GPIO_DeInit+0x120>)
 80020b0:	682e      	ldr	r6, [r5, #0]
 80020b2:	43e4      	mvns	r4, r4
 80020b4:	4026      	ands	r6, r4
 80020b6:	602e      	str	r6, [r5, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80020b8:	686e      	ldr	r6, [r5, #4]
 80020ba:	4026      	ands	r6, r4
 80020bc:	606e      	str	r6, [r5, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80020be:	68ae      	ldr	r6, [r5, #8]
 80020c0:	4026      	ands	r6, r4
 80020c2:	60ae      	str	r6, [r5, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80020c4:	68ee      	ldr	r6, [r5, #12]
 80020c6:	4034      	ands	r4, r6
 80020c8:	60ec      	str	r4, [r5, #12]
 80020ca:	e782      	b.n	8001fd2 <HAL_GPIO_DeInit+0x1a>
    }
  }
}
 80020cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020ce:	4770      	bx	lr
 80020d0:	40013800 	.word	0x40013800
 80020d4:	40020000 	.word	0x40020000
 80020d8:	40013c00 	.word	0x40013c00

080020dc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80020dc:	6903      	ldr	r3, [r0, #16]
 80020de:	4219      	tst	r1, r3
 80020e0:	d101      	bne.n	80020e6 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80020e2:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80020e4:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 80020e6:	2001      	movs	r0, #1
 80020e8:	4770      	bx	lr

080020ea <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020ea:	b912      	cbnz	r2, 80020f2 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020ec:	0409      	lsls	r1, r1, #16
 80020ee:	6181      	str	r1, [r0, #24]
 80020f0:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 80020f2:	6181      	str	r1, [r0, #24]
 80020f4:	4770      	bx	lr

080020f6 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80020f6:	6943      	ldr	r3, [r0, #20]
 80020f8:	ea31 0303 	bics.w	r3, r1, r3
 80020fc:	d001      	beq.n	8002102 <HAL_GPIO_TogglePin+0xc>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 80020fe:	6181      	str	r1, [r0, #24]
 8002100:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002102:	0409      	lsls	r1, r1, #16
 8002104:	6181      	str	r1, [r0, #24]
 8002106:	4770      	bx	lr

08002108 <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002108:	b082      	sub	sp, #8
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 800210a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800210e:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 8002110:	9b01      	ldr	r3, [sp, #4]
 8002112:	430b      	orrs	r3, r1
 8002114:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8002116:	9b01      	ldr	r3, [sp, #4]
 8002118:	61c3      	str	r3, [r0, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 800211a:	61c1      	str	r1, [r0, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800211c:	9b01      	ldr	r3, [sp, #4]
 800211e:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002120:	69c3      	ldr	r3, [r0, #28]
 8002122:	9301      	str	r3, [sp, #4]

 if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 8002124:	69c3      	ldr	r3, [r0, #28]
 8002126:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800212a:	d102      	bne.n	8002132 <HAL_GPIO_LockPin+0x2a>
  {
    return HAL_OK;
  }
  else
  {
    return HAL_ERROR;
 800212c:	2001      	movs	r0, #1
  }
}
 800212e:	b002      	add	sp, #8
 8002130:	4770      	bx	lr
    return HAL_OK;
 8002132:	2000      	movs	r0, #0
 8002134:	e7fb      	b.n	800212e <HAL_GPIO_LockPin+0x26>

08002136 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002136:	4770      	bx	lr

08002138 <HAL_GPIO_EXTI_IRQHandler>:
{
 8002138:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800213a:	4b05      	ldr	r3, [pc, #20]	; (8002150 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800213c:	695b      	ldr	r3, [r3, #20]
 800213e:	4203      	tst	r3, r0
 8002140:	d100      	bne.n	8002144 <HAL_GPIO_EXTI_IRQHandler+0xc>
 8002142:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002144:	4b02      	ldr	r3, [pc, #8]	; (8002150 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8002146:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002148:	f7ff fff5 	bl	8002136 <HAL_GPIO_EXTI_Callback>
}
 800214c:	e7f9      	b.n	8002142 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800214e:	bf00      	nop
 8002150:	40013c00 	.word	0x40013c00

08002154 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002156:	6806      	ldr	r6, [r0, #0]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8002158:	6a34      	ldr	r4, [r6, #32]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800215a:	f004 070f 	and.w	r7, r4, #15
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800215e:	f3c4 4343 	ubfx	r3, r4, #17, #4
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002162:	f3c4 140a 	ubfx	r4, r4, #4, #11

  switch (pktsts)
 8002166:	2b02      	cmp	r3, #2
 8002168:	d12e      	bne.n	80021c8 <HCD_RXQLVL_IRQHandler+0x74>
  {
    case GRXSTS_PKTSTS_IN:
      /* Read the data into the host buffer. */
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800216a:	b36c      	cbz	r4, 80021c8 <HCD_RXQLVL_IRQHandler+0x74>
 800216c:	eb07 0287 	add.w	r2, r7, r7, lsl #2
 8002170:	00d3      	lsls	r3, r2, #3
 8002172:	4403      	add	r3, r0
 8002174:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002176:	b339      	cbz	r1, 80021c8 <HCD_RXQLVL_IRQHandler+0x74>
 8002178:	4605      	mov	r5, r0
      {
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 800217a:	4622      	mov	r2, r4
 800217c:	4630      	mov	r0, r6
 800217e:	f008 fe19 	bl	800adb4 <USB_ReadPacket>

        /*manage multiple Xfer */
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002182:	00ba      	lsls	r2, r7, #2
 8002184:	443a      	add	r2, r7
 8002186:	00d3      	lsls	r3, r2, #3
 8002188:	442b      	add	r3, r5
 800218a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800218c:	4422      	add	r2, r4
 800218e:	645a      	str	r2, [r3, #68]	; 0x44
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8002190:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002192:	4422      	add	r2, r4
 8002194:	64da      	str	r2, [r3, #76]	; 0x4c

        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8002196:	eb06 1347 	add.w	r3, r6, r7, lsl #5
 800219a:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
 800219e:	4a0b      	ldr	r2, [pc, #44]	; (80021cc <HCD_RXQLVL_IRQHandler+0x78>)
 80021a0:	400a      	ands	r2, r1
 80021a2:	b18a      	cbz	r2, 80021c8 <HCD_RXQLVL_IRQHandler+0x74>
        {
          /* re-activate the channel when more packets are expected */
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80021a4:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021a8:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021ac:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80021b0:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80021b4:	00bb      	lsls	r3, r7, #2
 80021b6:	19d9      	adds	r1, r3, r7
 80021b8:	00ca      	lsls	r2, r1, #3
 80021ba:	442a      	add	r2, r5
 80021bc:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
 80021c0:	f083 0301 	eor.w	r3, r3, #1
 80021c4:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
 80021c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021ca:	bf00      	nop
 80021cc:	1ff80000 	.word	0x1ff80000

080021d0 <HAL_HCD_HC_Init>:
{
 80021d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021d2:	b085      	sub	sp, #20
 80021d4:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28
 80021d8:	f89d 602c 	ldrb.w	r6, [sp, #44]	; 0x2c
 80021dc:	f8bd 7030 	ldrh.w	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hhcd);
 80021e0:	f890 42b8 	ldrb.w	r4, [r0, #696]	; 0x2b8
 80021e4:	2c01      	cmp	r4, #1
 80021e6:	d041      	beq.n	800226c <HAL_HCD_HC_Init+0x9c>
 80021e8:	2401      	movs	r4, #1
 80021ea:	f880 42b8 	strb.w	r4, [r0, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 80021ee:	ea4f 0e81 	mov.w	lr, r1, lsl #2
 80021f2:	448e      	add	lr, r1
 80021f4:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 80021f8:	4404      	add	r4, r0
 80021fa:	f04f 0e00 	mov.w	lr, #0
 80021fe:	f884 e03d 	strb.w	lr, [r4, #61]	; 0x3d
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002202:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  hhcd->hc[ch_num].max_packet = mps;
 8002206:	f8a4 7040 	strh.w	r7, [r4, #64]	; 0x40
  hhcd->hc[ch_num].ch_num = ch_num;
 800220a:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  hhcd->hc[ch_num].ep_type = ep_type;
 800220e:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002212:	f002 0e7f 	and.w	lr, r2, #127	; 0x7f
 8002216:	f884 e03a 	strb.w	lr, [r4, #58]	; 0x3a
  if ((epnum & 0x80U) == 0x80U)
 800221a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800221e:	d11b      	bne.n	8002258 <HAL_HCD_HC_Init+0x88>
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002220:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
 8002224:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8002228:	4404      	add	r4, r0
 800222a:	f04f 0e00 	mov.w	lr, #0
 800222e:	f884 e03b 	strb.w	lr, [r4, #59]	; 0x3b
 8002232:	4604      	mov	r4, r0
  hhcd->hc[ch_num].speed = speed;
 8002234:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
 8002238:	ea4f 00ce 	mov.w	r0, lr, lsl #3
 800223c:	4420      	add	r0, r4
 800223e:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  status =  USB_HC_Init(hhcd->Instance,
 8002242:	9702      	str	r7, [sp, #8]
 8002244:	9601      	str	r6, [sp, #4]
 8002246:	9500      	str	r5, [sp, #0]
 8002248:	6820      	ldr	r0, [r4, #0]
 800224a:	f008 ffdf 	bl	800b20c <USB_HC_Init>
  __HAL_UNLOCK(hhcd);
 800224e:	2300      	movs	r3, #0
 8002250:	f884 32b8 	strb.w	r3, [r4, #696]	; 0x2b8
}
 8002254:	b005      	add	sp, #20
 8002256:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002258:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
 800225c:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8002260:	4404      	add	r4, r0
 8002262:	f04f 0e01 	mov.w	lr, #1
 8002266:	f884 e03b 	strb.w	lr, [r4, #59]	; 0x3b
 800226a:	e7e2      	b.n	8002232 <HAL_HCD_HC_Init+0x62>
  __HAL_LOCK(hhcd);
 800226c:	2002      	movs	r0, #2
 800226e:	e7f1      	b.n	8002254 <HAL_HCD_HC_Init+0x84>

08002270 <HAL_HCD_HC_Halt>:
  __HAL_LOCK(hhcd);
 8002270:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 8002274:	2b01      	cmp	r3, #1
 8002276:	d101      	bne.n	800227c <HAL_HCD_HC_Halt+0xc>
 8002278:	2002      	movs	r0, #2
 800227a:	4770      	bx	lr
{
 800227c:	b510      	push	{r4, lr}
 800227e:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 8002280:	2301      	movs	r3, #1
 8002282:	f880 32b8 	strb.w	r3, [r0, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002286:	6800      	ldr	r0, [r0, #0]
 8002288:	f009 f847 	bl	800b31a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800228c:	2000      	movs	r0, #0
 800228e:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8
  return status;
 8002292:	bd10      	pop	{r4, pc}
{
 8002294:	4770      	bx	lr

08002296 <HAL_HCD_Init>:
  if (hhcd == NULL)
 8002296:	2800      	cmp	r0, #0
 8002298:	d045      	beq.n	8002326 <HAL_HCD_Init+0x90>
{
 800229a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800229c:	b08b      	sub	sp, #44	; 0x2c
 800229e:	4606      	mov	r6, r0
  USBx = hhcd->Instance;
 80022a0:	6804      	ldr	r4, [r0, #0]
  if (hhcd->State == HAL_HCD_STATE_RESET)
 80022a2:	f890 32b9 	ldrb.w	r3, [r0, #697]	; 0x2b9
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d038      	beq.n	800231c <HAL_HCD_Init+0x86>
  hhcd->State = HAL_HCD_STATE_BUSY;
 80022aa:	2303      	movs	r3, #3
 80022ac:	f886 32b9 	strb.w	r3, [r6, #697]	; 0x2b9
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80022b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80022b2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80022b6:	d101      	bne.n	80022bc <HAL_HCD_Init+0x26>
    hhcd->Init.dma_enable = 0U;
 80022b8:	2300      	movs	r3, #0
 80022ba:	6133      	str	r3, [r6, #16]
  __HAL_HCD_DISABLE(hhcd);
 80022bc:	6830      	ldr	r0, [r6, #0]
 80022be:	f008 f991 	bl	800a5e4 <USB_DisableGlobalInt>
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80022c2:	4634      	mov	r4, r6
 80022c4:	f854 eb10 	ldr.w	lr, [r4], #16
 80022c8:	466d      	mov	r5, sp
 80022ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022d2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022d6:	e885 0003 	stmia.w	r5, {r0, r1}
 80022da:	1d37      	adds	r7, r6, #4
 80022dc:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80022e0:	4670      	mov	r0, lr
 80022e2:	f008 f8bd 	bl	800a460 <USB_CoreInit>
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80022e6:	2101      	movs	r1, #1
 80022e8:	6830      	ldr	r0, [r6, #0]
 80022ea:	f008 f981 	bl	800a5f0 <USB_SetCurrentMode>
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80022ee:	4634      	mov	r4, r6
 80022f0:	f854 eb10 	ldr.w	lr, [r4], #16
 80022f4:	466d      	mov	r5, sp
 80022f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022fe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002302:	e885 0003 	stmia.w	r5, {r0, r1}
 8002306:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800230a:	4670      	mov	r0, lr
 800230c:	f008 feef 	bl	800b0ee <USB_HostInit>
  hhcd->State = HAL_HCD_STATE_READY;
 8002310:	2301      	movs	r3, #1
 8002312:	f886 32b9 	strb.w	r3, [r6, #697]	; 0x2b9
  return HAL_OK;
 8002316:	2000      	movs	r0, #0
}
 8002318:	b00b      	add	sp, #44	; 0x2c
 800231a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hhcd->Lock = HAL_UNLOCKED;
 800231c:	f880 32b8 	strb.w	r3, [r0, #696]	; 0x2b8
    HAL_HCD_MspInit(hhcd);
 8002320:	f00a ff0c 	bl	800d13c <HAL_HCD_MspInit>
 8002324:	e7c1      	b.n	80022aa <HAL_HCD_Init+0x14>
    return HAL_ERROR;
 8002326:	2001      	movs	r0, #1
 8002328:	4770      	bx	lr
{
 800232a:	4770      	bx	lr

0800232c <HAL_HCD_DeInit>:
  if (hhcd == NULL)
 800232c:	b168      	cbz	r0, 800234a <HAL_HCD_DeInit+0x1e>
{
 800232e:	b510      	push	{r4, lr}
 8002330:	4604      	mov	r4, r0
  hhcd->State = HAL_HCD_STATE_BUSY;
 8002332:	2303      	movs	r3, #3
 8002334:	f880 32b9 	strb.w	r3, [r0, #697]	; 0x2b9
  HAL_HCD_MspDeInit(hhcd);
 8002338:	f00a ff4c 	bl	800d1d4 <HAL_HCD_MspDeInit>
  __HAL_HCD_DISABLE(hhcd);
 800233c:	6820      	ldr	r0, [r4, #0]
 800233e:	f008 f951 	bl	800a5e4 <USB_DisableGlobalInt>
  hhcd->State = HAL_HCD_STATE_RESET;
 8002342:	2000      	movs	r0, #0
 8002344:	f884 02b9 	strb.w	r0, [r4, #697]	; 0x2b9
  return HAL_OK;
 8002348:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800234a:	2001      	movs	r0, #1
 800234c:	4770      	bx	lr

0800234e <HAL_HCD_HC_SubmitRequest>:
{
 800234e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002350:	f89d 7018 	ldrb.w	r7, [sp, #24]
 8002354:	f8bd 6020 	ldrh.w	r6, [sp, #32]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002358:	008d      	lsls	r5, r1, #2
 800235a:	440d      	add	r5, r1
 800235c:	00ec      	lsls	r4, r5, #3
 800235e:	4404      	add	r4, r0
 8002360:	f884 203b 	strb.w	r2, [r4, #59]	; 0x3b
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002364:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  if (token == 0U)
 8002368:	b96f      	cbnz	r7, 8002386 <HAL_HCD_HC_SubmitRequest+0x38>
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800236a:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 800236e:	00ec      	lsls	r4, r5, #3
 8002370:	4404      	add	r4, r0
 8002372:	2503      	movs	r5, #3
 8002374:	f884 5042 	strb.w	r5, [r4, #66]	; 0x42
  switch (ep_type)
 8002378:	2b03      	cmp	r3, #3
 800237a:	f200 8096 	bhi.w	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
 800237e:	e8df f003 	tbb	[pc, r3]
 8002382:	8d0a      	.short	0x8d0a
 8002384:	5e2f      	.short	0x5e2f
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002386:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 800238a:	00ec      	lsls	r4, r5, #3
 800238c:	4404      	add	r4, r0
 800238e:	2502      	movs	r5, #2
 8002390:	f884 5042 	strb.w	r5, [r4, #66]	; 0x42
 8002394:	e7f0      	b.n	8002378 <HAL_HCD_HC_SubmitRequest+0x2a>
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002396:	2f01      	cmp	r7, #1
 8002398:	f040 8087 	bne.w	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
 800239c:	2a00      	cmp	r2, #0
 800239e:	f040 8084 	bne.w	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
        if (length == 0U)
 80023a2:	b936      	cbnz	r6, 80023b2 <HAL_HCD_HC_SubmitRequest+0x64>
          hhcd->hc[ch_num].toggle_out = 1U;
 80023a4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80023a8:	00d3      	lsls	r3, r2, #3
 80023aa:	4403      	add	r3, r0
 80023ac:	2201      	movs	r2, #1
 80023ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80023b2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80023b6:	00d3      	lsls	r3, r2, #3
 80023b8:	4403      	add	r3, r0
 80023ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80023be:	b93b      	cbnz	r3, 80023d0 <HAL_HCD_HC_SubmitRequest+0x82>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80023c0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80023c4:	00d3      	lsls	r3, r2, #3
 80023c6:	4403      	add	r3, r0
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023ce:	e06c      	b.n	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023d0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80023d4:	00d3      	lsls	r3, r2, #3
 80023d6:	4403      	add	r3, r0
 80023d8:	2202      	movs	r2, #2
 80023da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023de:	e064      	b.n	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
      if (direction == 0U)
 80023e0:	b9b2      	cbnz	r2, 8002410 <HAL_HCD_HC_SubmitRequest+0xc2>
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80023e2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80023e6:	00d3      	lsls	r3, r2, #3
 80023e8:	4403      	add	r3, r0
 80023ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80023ee:	b93b      	cbnz	r3, 8002400 <HAL_HCD_HC_SubmitRequest+0xb2>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80023f0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80023f4:	00d3      	lsls	r3, r2, #3
 80023f6:	4403      	add	r3, r0
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023fe:	e054      	b.n	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002400:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8002404:	00d3      	lsls	r3, r2, #3
 8002406:	4403      	add	r3, r0
 8002408:	2202      	movs	r2, #2
 800240a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800240e:	e04c      	b.n	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002410:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8002414:	00d3      	lsls	r3, r2, #3
 8002416:	4403      	add	r3, r0
 8002418:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800241c:	b93b      	cbnz	r3, 800242e <HAL_HCD_HC_SubmitRequest+0xe0>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800241e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8002422:	00d3      	lsls	r3, r2, #3
 8002424:	4403      	add	r3, r0
 8002426:	2200      	movs	r2, #0
 8002428:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800242c:	e03d      	b.n	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800242e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8002432:	00d3      	lsls	r3, r2, #3
 8002434:	4403      	add	r3, r0
 8002436:	2202      	movs	r2, #2
 8002438:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800243c:	e035      	b.n	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
      if (direction == 0U)
 800243e:	b9b2      	cbnz	r2, 800246e <HAL_HCD_HC_SubmitRequest+0x120>
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002440:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8002444:	00d3      	lsls	r3, r2, #3
 8002446:	4403      	add	r3, r0
 8002448:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800244c:	b93b      	cbnz	r3, 800245e <HAL_HCD_HC_SubmitRequest+0x110>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800244e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8002452:	00d3      	lsls	r3, r2, #3
 8002454:	4403      	add	r3, r0
 8002456:	2200      	movs	r2, #0
 8002458:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800245c:	e025      	b.n	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800245e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8002462:	00d3      	lsls	r3, r2, #3
 8002464:	4403      	add	r3, r0
 8002466:	2202      	movs	r2, #2
 8002468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800246c:	e01d      	b.n	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800246e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8002472:	00d3      	lsls	r3, r2, #3
 8002474:	4403      	add	r3, r0
 8002476:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800247a:	b93b      	cbnz	r3, 800248c <HAL_HCD_HC_SubmitRequest+0x13e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800247c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8002480:	00d3      	lsls	r3, r2, #3
 8002482:	4403      	add	r3, r0
 8002484:	2200      	movs	r2, #0
 8002486:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800248a:	e00e      	b.n	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800248c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8002490:	00d3      	lsls	r3, r2, #3
 8002492:	4403      	add	r3, r0
 8002494:	2202      	movs	r2, #2
 8002496:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800249a:	e006      	b.n	80024aa <HAL_HCD_HC_SubmitRequest+0x15c>
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800249c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80024a0:	00d3      	lsls	r3, r2, #3
 80024a2:	4403      	add	r3, r0
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hhcd->hc[ch_num].xfer_buff = pbuff;
 80024aa:	008a      	lsls	r2, r1, #2
 80024ac:	1854      	adds	r4, r2, r1
 80024ae:	00e3      	lsls	r3, r4, #3
 80024b0:	4403      	add	r3, r0
 80024b2:	9c07      	ldr	r4, [sp, #28]
 80024b4:	645c      	str	r4, [r3, #68]	; 0x44
  hhcd->hc[ch_num].xfer_len  = length;
 80024b6:	649e      	str	r6, [r3, #72]	; 0x48
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80024b8:	2400      	movs	r4, #0
 80024ba:	f883 405c 	strb.w	r4, [r3, #92]	; 0x5c
  hhcd->hc[ch_num].xfer_count = 0U;
 80024be:	64dc      	str	r4, [r3, #76]	; 0x4c
  hhcd->hc[ch_num].ch_num = ch_num;
 80024c0:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
  hhcd->hc[ch_num].state = HC_IDLE;
 80024c4:	f883 405d 	strb.w	r4, [r3, #93]	; 0x5d
  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80024c8:	4411      	add	r1, r2
 80024ca:	00cb      	lsls	r3, r1, #3
 80024cc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80024d0:	7c02      	ldrb	r2, [r0, #16]
 80024d2:	4401      	add	r1, r0
 80024d4:	6800      	ldr	r0, [r0, #0]
 80024d6:	f008 ff99 	bl	800b40c <USB_HC_StartXfer>
}
 80024da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
 80024dc:	4770      	bx	lr
{
 80024de:	4770      	bx	lr
{
 80024e0:	4770      	bx	lr
{
 80024e2:	4770      	bx	lr
{
 80024e4:	4770      	bx	lr

080024e6 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80024e6:	b530      	push	{r4, r5, lr}
 80024e8:	b083      	sub	sp, #12
 80024ea:	4605      	mov	r5, r0
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80024ec:	6804      	ldr	r4, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80024ee:	f8d4 3440 	ldr.w	r3, [r4, #1088]	; 0x440
 80024f2:	9301      	str	r3, [sp, #4]
  hprt0_dup = USBx_HPRT0;
 80024f4:	f8d4 3440 	ldr.w	r3, [r4, #1088]	; 0x440
 80024f8:	9300      	str	r3, [sp, #0]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80024fa:	9b00      	ldr	r3, [sp, #0]
 80024fc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002500:	9300      	str	r3, [sp, #0]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002502:	9b01      	ldr	r3, [sp, #4]
 8002504:	f013 0f02 	tst.w	r3, #2
 8002508:	d007      	beq.n	800251a <HCD_Port_IRQHandler+0x34>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800250a:	9b01      	ldr	r3, [sp, #4]
 800250c:	f013 0f01 	tst.w	r3, #1
 8002510:	d128      	bne.n	8002564 <HCD_Port_IRQHandler+0x7e>
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8002512:	9b00      	ldr	r3, [sp, #0]
 8002514:	f043 0302 	orr.w	r3, r3, #2
 8002518:	9300      	str	r3, [sp, #0]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800251a:	9b01      	ldr	r3, [sp, #4]
 800251c:	f013 0f08 	tst.w	r3, #8
 8002520:	d013      	beq.n	800254a <HCD_Port_IRQHandler+0x64>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002522:	9b00      	ldr	r3, [sp, #0]
 8002524:	f043 0308 	orr.w	r3, r3, #8
 8002528:	9300      	str	r3, [sp, #0]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800252a:	9b01      	ldr	r3, [sp, #4]
 800252c:	f013 0f04 	tst.w	r3, #4
 8002530:	d034      	beq.n	800259c <HCD_Port_IRQHandler+0xb6>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002532:	69ab      	ldr	r3, [r5, #24]
 8002534:	2b02      	cmp	r3, #2
 8002536:	d01c      	beq.n	8002572 <HCD_Port_IRQHandler+0x8c>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002538:	68eb      	ldr	r3, [r5, #12]
 800253a:	2b01      	cmp	r3, #1
 800253c:	d029      	beq.n	8002592 <HCD_Port_IRQHandler+0xac>
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800253e:	4628      	mov	r0, r5
 8002540:	f00a fe73 	bl	800d22a <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8002544:	4628      	mov	r0, r5
 8002546:	f00a fe63 	bl	800d210 <HAL_HCD_Connect_Callback>
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800254a:	9b01      	ldr	r3, [sp, #4]
 800254c:	f013 0f20 	tst.w	r3, #32
 8002550:	d003      	beq.n	800255a <HCD_Port_IRQHandler+0x74>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002552:	9b00      	ldr	r3, [sp, #0]
 8002554:	f043 0320 	orr.w	r3, r3, #32
 8002558:	9300      	str	r3, [sp, #0]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800255a:	9b00      	ldr	r3, [sp, #0]
 800255c:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
}
 8002560:	b003      	add	sp, #12
 8002562:	bd30      	pop	{r4, r5, pc}
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8002564:	69a3      	ldr	r3, [r4, #24]
 8002566:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800256a:	61a3      	str	r3, [r4, #24]
      HAL_HCD_Connect_Callback(hhcd);
 800256c:	f00a fe50 	bl	800d210 <HAL_HCD_Connect_Callback>
 8002570:	e7cf      	b.n	8002512 <HCD_Port_IRQHandler+0x2c>
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002572:	9b01      	ldr	r3, [sp, #4]
 8002574:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002578:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800257c:	d004      	beq.n	8002588 <HCD_Port_IRQHandler+0xa2>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800257e:	2101      	movs	r1, #1
 8002580:	6828      	ldr	r0, [r5, #0]
 8002582:	f008 fd53 	bl	800b02c <USB_InitFSLSPClkSel>
 8002586:	e7da      	b.n	800253e <HCD_Port_IRQHandler+0x58>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002588:	2102      	movs	r1, #2
 800258a:	6828      	ldr	r0, [r5, #0]
 800258c:	f008 fd4e 	bl	800b02c <USB_InitFSLSPClkSel>
 8002590:	e7d5      	b.n	800253e <HCD_Port_IRQHandler+0x58>
          USBx_HOST->HFIR = 60000U;
 8002592:	f64e 2260 	movw	r2, #60000	; 0xea60
 8002596:	f8c4 2404 	str.w	r2, [r4, #1028]	; 0x404
 800259a:	e7d0      	b.n	800253e <HCD_Port_IRQHandler+0x58>
      HAL_HCD_PortDisabled_Callback(hhcd);
 800259c:	4628      	mov	r0, r5
 800259e:	f00a fe4a 	bl	800d236 <HAL_HCD_PortDisabled_Callback>
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80025a2:	f8d4 3440 	ldr.w	r3, [r4, #1088]	; 0x440
 80025a6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80025aa:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80025ae:	682a      	ldr	r2, [r5, #0]
 80025b0:	6993      	ldr	r3, [r2, #24]
 80025b2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80025b6:	6193      	str	r3, [r2, #24]
 80025b8:	e7c7      	b.n	800254a <HCD_Port_IRQHandler+0x64>
{
 80025ba:	4770      	bx	lr

080025bc <HCD_HC_IN_IRQHandler>:
{
 80025bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025be:	4606      	mov	r6, r0
 80025c0:	460d      	mov	r5, r1
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80025c2:	6807      	ldr	r7, [r0, #0]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80025c4:	eb07 1741 	add.w	r7, r7, r1, lsl #5
 80025c8:	f507 64a0 	add.w	r4, r7, #1280	; 0x500
 80025cc:	68a3      	ldr	r3, [r4, #8]
 80025ce:	f013 0f04 	tst.w	r3, #4
 80025d2:	d03e      	beq.n	8002652 <HCD_HC_IN_IRQHandler+0x96>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80025d4:	2304      	movs	r3, #4
 80025d6:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80025d8:	68e3      	ldr	r3, [r4, #12]
 80025da:	f043 0302 	orr.w	r3, r3, #2
 80025de:	60e3      	str	r3, [r4, #12]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80025e0:	68a3      	ldr	r3, [r4, #8]
 80025e2:	f413 7f00 	tst.w	r3, #512	; 0x200
 80025e6:	d16a      	bne.n	80026be <HCD_HC_IN_IRQHandler+0x102>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80025e8:	68a3      	ldr	r3, [r4, #8]
 80025ea:	f013 0f01 	tst.w	r3, #1
 80025ee:	f000 8087 	beq.w	8002700 <HCD_HC_IN_IRQHandler+0x144>
    if (hhcd->Init.dma_enable != 0U)
 80025f2:	6933      	ldr	r3, [r6, #16]
 80025f4:	b14b      	cbz	r3, 800260a <HCD_HC_IN_IRQHandler+0x4e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80025f6:	00aa      	lsls	r2, r5, #2
 80025f8:	442a      	add	r2, r5
 80025fa:	00d3      	lsls	r3, r2, #3
 80025fc:	4433      	add	r3, r6
 80025fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002600:	6921      	ldr	r1, [r4, #16]
 8002602:	f3c1 0112 	ubfx	r1, r1, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002606:	1a52      	subs	r2, r2, r1
 8002608:	64da      	str	r2, [r3, #76]	; 0x4c
    hhcd->hc[ch_num].state = HC_XFRC;
 800260a:	00aa      	lsls	r2, r5, #2
 800260c:	442a      	add	r2, r5
 800260e:	00d3      	lsls	r3, r2, #3
 8002610:	4433      	add	r3, r6
 8002612:	2201      	movs	r2, #1
 8002614:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002618:	2100      	movs	r1, #0
 800261a:	6599      	str	r1, [r3, #88]	; 0x58
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800261c:	60a2      	str	r2, [r4, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800261e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002622:	2b00      	cmp	r3, #0
 8002624:	d057      	beq.n	80026d6 <HCD_HC_IN_IRQHandler+0x11a>
 8002626:	2b02      	cmp	r3, #2
 8002628:	d055      	beq.n	80026d6 <HCD_HC_IN_IRQHandler+0x11a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800262a:	2b03      	cmp	r3, #3
 800262c:	d15d      	bne.n	80026ea <HCD_HC_IN_IRQHandler+0x12e>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800262e:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
 8002632:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002636:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800263a:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 800263e:	00d3      	lsls	r3, r2, #3
 8002640:	4433      	add	r3, r6
 8002642:	2201      	movs	r2, #1
 8002644:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002648:	4629      	mov	r1, r5
 800264a:	4630      	mov	r0, r6
 800264c:	f00a fdec 	bl	800d228 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002650:	e04b      	b.n	80026ea <HCD_HC_IN_IRQHandler+0x12e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002652:	68a3      	ldr	r3, [r4, #8]
 8002654:	f013 0f20 	tst.w	r3, #32
 8002658:	d002      	beq.n	8002660 <HCD_HC_IN_IRQHandler+0xa4>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800265a:	2320      	movs	r3, #32
 800265c:	60a3      	str	r3, [r4, #8]
 800265e:	e7bf      	b.n	80025e0 <HCD_HC_IN_IRQHandler+0x24>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002660:	68a3      	ldr	r3, [r4, #8]
 8002662:	f013 0f08 	tst.w	r3, #8
 8002666:	d117      	bne.n	8002698 <HCD_HC_IN_IRQHandler+0xdc>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002668:	68a3      	ldr	r3, [r4, #8]
 800266a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800266e:	d0b7      	beq.n	80025e0 <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002670:	68e3      	ldr	r3, [r4, #12]
 8002672:	f043 0302 	orr.w	r3, r3, #2
 8002676:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002678:	6800      	ldr	r0, [r0, #0]
 800267a:	f008 fe4e 	bl	800b31a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800267e:	2310      	movs	r3, #16
 8002680:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002682:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8002686:	00d3      	lsls	r3, r2, #3
 8002688:	4433      	add	r3, r6
 800268a:	2208      	movs	r2, #8
 800268c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002690:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002694:	60a3      	str	r3, [r4, #8]
 8002696:	e7a3      	b.n	80025e0 <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002698:	68e3      	ldr	r3, [r4, #12]
 800269a:	f043 0302 	orr.w	r3, r3, #2
 800269e:	60e3      	str	r3, [r4, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80026a0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80026a4:	00d3      	lsls	r3, r2, #3
 80026a6:	4403      	add	r3, r0
 80026a8:	2205      	movs	r2, #5
 80026aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80026ae:	2310      	movs	r3, #16
 80026b0:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80026b2:	2308      	movs	r3, #8
 80026b4:	60a3      	str	r3, [r4, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026b6:	6800      	ldr	r0, [r0, #0]
 80026b8:	f008 fe2f 	bl	800b31a <USB_HC_Halt>
 80026bc:	e790      	b.n	80025e0 <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80026be:	68e3      	ldr	r3, [r4, #12]
 80026c0:	f043 0302 	orr.w	r3, r3, #2
 80026c4:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026c6:	4629      	mov	r1, r5
 80026c8:	6830      	ldr	r0, [r6, #0]
 80026ca:	f008 fe26 	bl	800b31a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80026ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026d2:	60a3      	str	r3, [r4, #8]
 80026d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80026d6:	68e3      	ldr	r3, [r4, #12]
 80026d8:	f043 0302 	orr.w	r3, r3, #2
 80026dc:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026de:	4629      	mov	r1, r5
 80026e0:	6830      	ldr	r0, [r6, #0]
 80026e2:	f008 fe1a 	bl	800b31a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80026e6:	2310      	movs	r3, #16
 80026e8:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80026ea:	00ab      	lsls	r3, r5, #2
 80026ec:	1959      	adds	r1, r3, r5
 80026ee:	00ca      	lsls	r2, r1, #3
 80026f0:	4432      	add	r2, r6
 80026f2:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
 80026f6:	f083 0301 	eor.w	r3, r3, #1
 80026fa:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
 80026fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002700:	68a3      	ldr	r3, [r4, #8]
 8002702:	f013 0f02 	tst.w	r3, #2
 8002706:	d062      	beq.n	80027ce <HCD_HC_IN_IRQHandler+0x212>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002708:	68e3      	ldr	r3, [r4, #12]
 800270a:	f023 0302 	bic.w	r3, r3, #2
 800270e:	60e3      	str	r3, [r4, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002710:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8002714:	00d3      	lsls	r3, r2, #3
 8002716:	4433      	add	r3, r6
 8002718:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800271c:	2b01      	cmp	r3, #1
 800271e:	d017      	beq.n	8002750 <HCD_HC_IN_IRQHandler+0x194>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002720:	2b05      	cmp	r3, #5
 8002722:	d029      	beq.n	8002778 <HCD_HC_IN_IRQHandler+0x1bc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002724:	2b06      	cmp	r3, #6
 8002726:	d02f      	beq.n	8002788 <HCD_HC_IN_IRQHandler+0x1cc>
 8002728:	2b08      	cmp	r3, #8
 800272a:	d02d      	beq.n	8002788 <HCD_HC_IN_IRQHandler+0x1cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800272c:	2b03      	cmp	r3, #3
 800272e:	d116      	bne.n	800275e <HCD_HC_IN_IRQHandler+0x1a2>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002730:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8002734:	00d3      	lsls	r3, r2, #3
 8002736:	4433      	add	r3, r6
 8002738:	2202      	movs	r2, #2
 800273a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800273e:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002742:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002746:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800274a:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
 800274e:	e006      	b.n	800275e <HCD_HC_IN_IRQHandler+0x1a2>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002750:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8002754:	00d3      	lsls	r3, r2, #3
 8002756:	4433      	add	r3, r6
 8002758:	2201      	movs	r2, #1
 800275a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800275e:	2302      	movs	r3, #2
 8002760:	60a3      	str	r3, [r4, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002762:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8002766:	00d3      	lsls	r3, r2, #3
 8002768:	4433      	add	r3, r6
 800276a:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 800276e:	4629      	mov	r1, r5
 8002770:	4630      	mov	r0, r6
 8002772:	f00a fd59 	bl	800d228 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002778:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 800277c:	00d3      	lsls	r3, r2, #3
 800277e:	4433      	add	r3, r6
 8002780:	2205      	movs	r2, #5
 8002782:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8002786:	e7ea      	b.n	800275e <HCD_HC_IN_IRQHandler+0x1a2>
      hhcd->hc[ch_num].ErrCnt++;
 8002788:	00aa      	lsls	r2, r5, #2
 800278a:	442a      	add	r2, r5
 800278c:	00d3      	lsls	r3, r2, #3
 800278e:	4433      	add	r3, r6
 8002790:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002792:	3201      	adds	r2, #1
 8002794:	659a      	str	r2, [r3, #88]	; 0x58
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002796:	2a03      	cmp	r2, #3
 8002798:	d911      	bls.n	80027be <HCD_HC_IN_IRQHandler+0x202>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800279a:	00aa      	lsls	r2, r5, #2
 800279c:	442a      	add	r2, r5
 800279e:	00d3      	lsls	r3, r2, #3
 80027a0:	4433      	add	r3, r6
 80027a2:	2200      	movs	r2, #0
 80027a4:	659a      	str	r2, [r3, #88]	; 0x58
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80027a6:	2204      	movs	r2, #4
 80027a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80027ac:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80027b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80027b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80027b8:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
 80027bc:	e7cf      	b.n	800275e <HCD_HC_IN_IRQHandler+0x1a2>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80027be:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 80027c2:	00d3      	lsls	r3, r2, #3
 80027c4:	4433      	add	r3, r6
 80027c6:	2202      	movs	r2, #2
 80027c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 80027cc:	e7ee      	b.n	80027ac <HCD_HC_IN_IRQHandler+0x1f0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80027ce:	68a3      	ldr	r3, [r4, #8]
 80027d0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80027d4:	d119      	bne.n	800280a <HCD_HC_IN_IRQHandler+0x24e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80027d6:	68a3      	ldr	r3, [r4, #8]
 80027d8:	f013 0f10 	tst.w	r3, #16
 80027dc:	d014      	beq.n	8002808 <HCD_HC_IN_IRQHandler+0x24c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80027de:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 80027e2:	00d3      	lsls	r3, r2, #3
 80027e4:	4433      	add	r3, r6
 80027e6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80027ea:	2b03      	cmp	r3, #3
 80027ec:	d025      	beq.n	800283a <HCD_HC_IN_IRQHandler+0x27e>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80027ee:	b10b      	cbz	r3, 80027f4 <HCD_HC_IN_IRQHandler+0x238>
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d107      	bne.n	8002804 <HCD_HC_IN_IRQHandler+0x248>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80027f4:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 80027f8:	00d3      	lsls	r3, r2, #3
 80027fa:	4433      	add	r3, r6
 80027fc:	2200      	movs	r2, #0
 80027fe:	659a      	str	r2, [r3, #88]	; 0x58
      if (hhcd->Init.dma_enable == 0U)
 8002800:	6933      	ldr	r3, [r6, #16]
 8002802:	b34b      	cbz	r3, 8002858 <HCD_HC_IN_IRQHandler+0x29c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002804:	2310      	movs	r3, #16
 8002806:	60a3      	str	r3, [r4, #8]
 8002808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800280a:	68e3      	ldr	r3, [r4, #12]
 800280c:	f043 0302 	orr.w	r3, r3, #2
 8002810:	60e3      	str	r3, [r4, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8002812:	00ab      	lsls	r3, r5, #2
 8002814:	1959      	adds	r1, r3, r5
 8002816:	00ca      	lsls	r2, r1, #3
 8002818:	4432      	add	r2, r6
 800281a:	6d91      	ldr	r1, [r2, #88]	; 0x58
 800281c:	3101      	adds	r1, #1
 800281e:	6591      	str	r1, [r2, #88]	; 0x58
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002820:	442b      	add	r3, r5
 8002822:	00da      	lsls	r2, r3, #3
 8002824:	4432      	add	r2, r6
 8002826:	2306      	movs	r3, #6
 8002828:	f882 305d 	strb.w	r3, [r2, #93]	; 0x5d
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800282c:	4629      	mov	r1, r5
 800282e:	6830      	ldr	r0, [r6, #0]
 8002830:	f008 fd73 	bl	800b31a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002834:	2380      	movs	r3, #128	; 0x80
 8002836:	60a3      	str	r3, [r4, #8]
 8002838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hhcd->hc[ch_num].ErrCnt = 0U;
 800283a:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 800283e:	00d3      	lsls	r3, r2, #3
 8002840:	4433      	add	r3, r6
 8002842:	2200      	movs	r2, #0
 8002844:	659a      	str	r2, [r3, #88]	; 0x58
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002846:	68e3      	ldr	r3, [r4, #12]
 8002848:	f043 0302 	orr.w	r3, r3, #2
 800284c:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800284e:	4629      	mov	r1, r5
 8002850:	6830      	ldr	r0, [r6, #0]
 8002852:	f008 fd62 	bl	800b31a <USB_HC_Halt>
 8002856:	e7d5      	b.n	8002804 <HCD_HC_IN_IRQHandler+0x248>
        hhcd->hc[ch_num].state = HC_NAK;
 8002858:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 800285c:	00d3      	lsls	r3, r2, #3
 800285e:	4433      	add	r3, r6
 8002860:	2203      	movs	r2, #3
 8002862:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002866:	68e3      	ldr	r3, [r4, #12]
 8002868:	f043 0302 	orr.w	r3, r3, #2
 800286c:	60e3      	str	r3, [r4, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800286e:	4629      	mov	r1, r5
 8002870:	6830      	ldr	r0, [r6, #0]
 8002872:	f008 fd52 	bl	800b31a <USB_HC_Halt>
 8002876:	e7c5      	b.n	8002804 <HCD_HC_IN_IRQHandler+0x248>

08002878 <HCD_HC_OUT_IRQHandler>:
{
 8002878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800287a:	6803      	ldr	r3, [r0, #0]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800287c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8002880:	f503 64a0 	add.w	r4, r3, #1280	; 0x500
 8002884:	68a2      	ldr	r2, [r4, #8]
 8002886:	f012 0f04 	tst.w	r2, #4
 800288a:	d111      	bne.n	80028b0 <HCD_HC_OUT_IRQHandler+0x38>
 800288c:	460e      	mov	r6, r1
 800288e:	4605      	mov	r5, r0
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002890:	68a2      	ldr	r2, [r4, #8]
 8002892:	f012 0f20 	tst.w	r2, #32
 8002896:	d026      	beq.n	80028e6 <HCD_HC_OUT_IRQHandler+0x6e>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002898:	2320      	movs	r3, #32
 800289a:	60a3      	str	r3, [r4, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800289c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80028a0:	00d3      	lsls	r3, r2, #3
 80028a2:	461a      	mov	r2, r3
 80028a4:	4403      	add	r3, r0
 80028a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d007      	beq.n	80028be <HCD_HC_OUT_IRQHandler+0x46>
 80028ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80028b0:	2304      	movs	r3, #4
 80028b2:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80028b4:	68e3      	ldr	r3, [r4, #12]
 80028b6:	f043 0302 	orr.w	r3, r3, #2
 80028ba:	60e3      	str	r3, [r4, #12]
 80028bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hhcd->hc[ch_num].do_ping = 0U;
 80028be:	008b      	lsls	r3, r1, #2
 80028c0:	4402      	add	r2, r0
 80028c2:	2100      	movs	r1, #0
 80028c4:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80028c8:	4433      	add	r3, r6
 80028ca:	00da      	lsls	r2, r3, #3
 80028cc:	4402      	add	r2, r0
 80028ce:	2302      	movs	r3, #2
 80028d0:	f882 305c 	strb.w	r3, [r2, #92]	; 0x5c
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80028d4:	68e3      	ldr	r3, [r4, #12]
 80028d6:	f043 0302 	orr.w	r3, r3, #2
 80028da:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028dc:	4631      	mov	r1, r6
 80028de:	6800      	ldr	r0, [r0, #0]
 80028e0:	f008 fd1b 	bl	800b31a <USB_HC_Halt>
 80028e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80028e6:	68a2      	ldr	r2, [r4, #8]
 80028e8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80028ec:	d134      	bne.n	8002958 <HCD_HC_OUT_IRQHandler+0xe0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80028ee:	68a2      	ldr	r2, [r4, #8]
 80028f0:	f412 7f00 	tst.w	r2, #512	; 0x200
 80028f4:	d14a      	bne.n	800298c <HCD_HC_OUT_IRQHandler+0x114>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80028f6:	68a2      	ldr	r2, [r4, #8]
 80028f8:	f012 0f01 	tst.w	r2, #1
 80028fc:	d151      	bne.n	80029a2 <HCD_HC_OUT_IRQHandler+0x12a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80028fe:	68a2      	ldr	r2, [r4, #8]
 8002900:	f012 0f08 	tst.w	r2, #8
 8002904:	d162      	bne.n	80029cc <HCD_HC_OUT_IRQHandler+0x154>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002906:	68a2      	ldr	r2, [r4, #8]
 8002908:	f012 0f10 	tst.w	r2, #16
 800290c:	d06f      	beq.n	80029ee <HCD_HC_OUT_IRQHandler+0x176>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800290e:	008a      	lsls	r2, r1, #2
 8002910:	440a      	add	r2, r1
 8002912:	00d3      	lsls	r3, r2, #3
 8002914:	4403      	add	r3, r0
 8002916:	2200      	movs	r2, #0
 8002918:	659a      	str	r2, [r3, #88]	; 0x58
    hhcd->hc[ch_num].state = HC_NAK;
 800291a:	2203      	movs	r2, #3
 800291c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002920:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002924:	b96b      	cbnz	r3, 8002942 <HCD_HC_OUT_IRQHandler+0xca>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8002926:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800292a:	00d3      	lsls	r3, r2, #3
 800292c:	4403      	add	r3, r0
 800292e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002932:	b933      	cbnz	r3, 8002942 <HCD_HC_OUT_IRQHandler+0xca>
        hhcd->hc[ch_num].do_ping = 1U;
 8002934:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8002938:	00d3      	lsls	r3, r2, #3
 800293a:	4403      	add	r3, r0
 800293c:	2201      	movs	r2, #1
 800293e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002942:	68e3      	ldr	r3, [r4, #12]
 8002944:	f043 0302 	orr.w	r3, r3, #2
 8002948:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800294a:	4631      	mov	r1, r6
 800294c:	6828      	ldr	r0, [r5, #0]
 800294e:	f008 fce4 	bl	800b31a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002952:	2310      	movs	r3, #16
 8002954:	60a3      	str	r3, [r4, #8]
 8002956:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hhcd->hc[ch_num].state = HC_NYET;
 8002958:	008b      	lsls	r3, r1, #2
 800295a:	1859      	adds	r1, r3, r1
 800295c:	00ca      	lsls	r2, r1, #3
 800295e:	4402      	add	r2, r0
 8002960:	2104      	movs	r1, #4
 8002962:	f882 105d 	strb.w	r1, [r2, #93]	; 0x5d
    hhcd->hc[ch_num].do_ping = 1U;
 8002966:	2101      	movs	r1, #1
 8002968:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
    hhcd->hc[ch_num].ErrCnt = 0U;
 800296c:	4433      	add	r3, r6
 800296e:	00da      	lsls	r2, r3, #3
 8002970:	4402      	add	r2, r0
 8002972:	2300      	movs	r3, #0
 8002974:	6593      	str	r3, [r2, #88]	; 0x58
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002976:	68e3      	ldr	r3, [r4, #12]
 8002978:	f043 0302 	orr.w	r3, r3, #2
 800297c:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800297e:	4631      	mov	r1, r6
 8002980:	6800      	ldr	r0, [r0, #0]
 8002982:	f008 fcca 	bl	800b31a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002986:	2340      	movs	r3, #64	; 0x40
 8002988:	60a3      	str	r3, [r4, #8]
 800298a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800298c:	68e3      	ldr	r3, [r4, #12]
 800298e:	f043 0302 	orr.w	r3, r3, #2
 8002992:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002994:	6800      	ldr	r0, [r0, #0]
 8002996:	f008 fcc0 	bl	800b31a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800299a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800299e:	60a3      	str	r3, [r4, #8]
 80029a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hhcd->hc[ch_num].ErrCnt = 0U;
 80029a2:	008f      	lsls	r7, r1, #2
 80029a4:	187a      	adds	r2, r7, r1
 80029a6:	00d3      	lsls	r3, r2, #3
 80029a8:	4403      	add	r3, r0
 80029aa:	2200      	movs	r2, #0
 80029ac:	659a      	str	r2, [r3, #88]	; 0x58
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80029ae:	68e3      	ldr	r3, [r4, #12]
 80029b0:	f043 0302 	orr.w	r3, r3, #2
 80029b4:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80029b6:	6800      	ldr	r0, [r0, #0]
 80029b8:	f008 fcaf 	bl	800b31a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80029bc:	2301      	movs	r3, #1
 80029be:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80029c0:	19b9      	adds	r1, r7, r6
 80029c2:	00c8      	lsls	r0, r1, #3
 80029c4:	4428      	add	r0, r5
 80029c6:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
 80029ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80029cc:	2308      	movs	r3, #8
 80029ce:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80029d0:	68e3      	ldr	r3, [r4, #12]
 80029d2:	f043 0302 	orr.w	r3, r3, #2
 80029d6:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80029d8:	6800      	ldr	r0, [r0, #0]
 80029da:	f008 fc9e 	bl	800b31a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80029de:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 80029e2:	00c8      	lsls	r0, r1, #3
 80029e4:	4428      	add	r0, r5
 80029e6:	2305      	movs	r3, #5
 80029e8:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
 80029ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80029ee:	68a2      	ldr	r2, [r4, #8]
 80029f0:	f012 0f80 	tst.w	r2, #128	; 0x80
 80029f4:	d13a      	bne.n	8002a6c <HCD_HC_OUT_IRQHandler+0x1f4>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80029f6:	68a2      	ldr	r2, [r4, #8]
 80029f8:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80029fc:	d147      	bne.n	8002a8e <HCD_HC_OUT_IRQHandler+0x216>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80029fe:	68a2      	ldr	r2, [r4, #8]
 8002a00:	f012 0f02 	tst.w	r2, #2
 8002a04:	f43f af53 	beq.w	80028ae <HCD_HC_OUT_IRQHandler+0x36>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002a08:	68e2      	ldr	r2, [r4, #12]
 8002a0a:	f022 0202 	bic.w	r2, r2, #2
 8002a0e:	60e2      	str	r2, [r4, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002a10:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002a14:	00ca      	lsls	r2, r1, #3
 8002a16:	4611      	mov	r1, r2
 8002a18:	4402      	add	r2, r0
 8002a1a:	f892 205d 	ldrb.w	r2, [r2, #93]	; 0x5d
 8002a1e:	2a01      	cmp	r2, #1
 8002a20:	d049      	beq.n	8002ab6 <HCD_HC_OUT_IRQHandler+0x23e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002a22:	2a03      	cmp	r2, #3
 8002a24:	d068      	beq.n	8002af8 <HCD_HC_OUT_IRQHandler+0x280>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002a26:	2a04      	cmp	r2, #4
 8002a28:	d06e      	beq.n	8002b08 <HCD_HC_OUT_IRQHandler+0x290>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002a2a:	2a05      	cmp	r2, #5
 8002a2c:	d074      	beq.n	8002b18 <HCD_HC_OUT_IRQHandler+0x2a0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a2e:	2a06      	cmp	r2, #6
 8002a30:	d001      	beq.n	8002a36 <HCD_HC_OUT_IRQHandler+0x1be>
 8002a32:	2a08      	cmp	r2, #8
 8002a34:	d14a      	bne.n	8002acc <HCD_HC_OUT_IRQHandler+0x254>
      hhcd->hc[ch_num].ErrCnt++;
 8002a36:	00b1      	lsls	r1, r6, #2
 8002a38:	4431      	add	r1, r6
 8002a3a:	00ca      	lsls	r2, r1, #3
 8002a3c:	442a      	add	r2, r5
 8002a3e:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8002a40:	3101      	adds	r1, #1
 8002a42:	6591      	str	r1, [r2, #88]	; 0x58
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002a44:	2903      	cmp	r1, #3
 8002a46:	d96f      	bls.n	8002b28 <HCD_HC_OUT_IRQHandler+0x2b0>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002a48:	00b1      	lsls	r1, r6, #2
 8002a4a:	4431      	add	r1, r6
 8002a4c:	00ca      	lsls	r2, r1, #3
 8002a4e:	442a      	add	r2, r5
 8002a50:	2100      	movs	r1, #0
 8002a52:	6591      	str	r1, [r2, #88]	; 0x58
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002a54:	2104      	movs	r1, #4
 8002a56:	f882 105c 	strb.w	r1, [r2, #92]	; 0x5c
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002a5a:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a5e:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a62:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002a66:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 8002a6a:	e02f      	b.n	8002acc <HCD_HC_OUT_IRQHandler+0x254>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002a6c:	68e3      	ldr	r3, [r4, #12]
 8002a6e:	f043 0302 	orr.w	r3, r3, #2
 8002a72:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a74:	6800      	ldr	r0, [r0, #0]
 8002a76:	f008 fc50 	bl	800b31a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002a7a:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 8002a7e:	00cb      	lsls	r3, r1, #3
 8002a80:	442b      	add	r3, r5
 8002a82:	2206      	movs	r2, #6
 8002a84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002a88:	2380      	movs	r3, #128	; 0x80
 8002a8a:	60a3      	str	r3, [r4, #8]
 8002a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002a8e:	68e3      	ldr	r3, [r4, #12]
 8002a90:	f043 0302 	orr.w	r3, r3, #2
 8002a94:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a96:	6800      	ldr	r0, [r0, #0]
 8002a98:	f008 fc3f 	bl	800b31a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002a9c:	2310      	movs	r3, #16
 8002a9e:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002aa0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002aa4:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002aa6:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 8002aaa:	00cb      	lsls	r3, r1, #3
 8002aac:	442b      	add	r3, r5
 8002aae:	2208      	movs	r2, #8
 8002ab0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 8002ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	4403      	add	r3, r0
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002ac0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002ac4:	3b02      	subs	r3, #2
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d90c      	bls.n	8002ae6 <HCD_HC_OUT_IRQHandler+0x26e>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002acc:	2302      	movs	r3, #2
 8002ace:	60a3      	str	r3, [r4, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002ad0:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8002ad4:	00d3      	lsls	r3, r2, #3
 8002ad6:	442b      	add	r3, r5
 8002ad8:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 8002adc:	4631      	mov	r1, r6
 8002ade:	4628      	mov	r0, r5
 8002ae0:	f00a fba2 	bl	800d228 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002ae4:	e6e3      	b.n	80028ae <HCD_HC_OUT_IRQHandler+0x36>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	4403      	add	r3, r0
 8002aea:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 8002aee:	f082 0201 	eor.w	r2, r2, #1
 8002af2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8002af6:	e7e9      	b.n	8002acc <HCD_HC_OUT_IRQHandler+0x254>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002af8:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8002afc:	00d3      	lsls	r3, r2, #3
 8002afe:	4403      	add	r3, r0
 8002b00:	2202      	movs	r2, #2
 8002b02:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8002b06:	e7e1      	b.n	8002acc <HCD_HC_OUT_IRQHandler+0x254>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002b08:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8002b0c:	00d3      	lsls	r3, r2, #3
 8002b0e:	4403      	add	r3, r0
 8002b10:	2202      	movs	r2, #2
 8002b12:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8002b16:	e7d9      	b.n	8002acc <HCD_HC_OUT_IRQHandler+0x254>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002b18:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8002b1c:	00d3      	lsls	r3, r2, #3
 8002b1e:	4403      	add	r3, r0
 8002b20:	2205      	movs	r2, #5
 8002b22:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8002b26:	e7d1      	b.n	8002acc <HCD_HC_OUT_IRQHandler+0x254>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002b28:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 8002b2c:	00ca      	lsls	r2, r1, #3
 8002b2e:	442a      	add	r2, r5
 8002b30:	2102      	movs	r1, #2
 8002b32:	f882 105c 	strb.w	r1, [r2, #92]	; 0x5c
 8002b36:	e790      	b.n	8002a5a <HCD_HC_OUT_IRQHandler+0x1e2>

08002b38 <HAL_HCD_IRQHandler>:
{
 8002b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b3a:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b3c:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002b3e:	4628      	mov	r0, r5
 8002b40:	f008 fa25 	bl	800af8e <USB_GetMode>
 8002b44:	2801      	cmp	r0, #1
 8002b46:	d000      	beq.n	8002b4a <HAL_HCD_IRQHandler+0x12>
 8002b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002b4a:	6820      	ldr	r0, [r4, #0]
 8002b4c:	f008 f9ec 	bl	800af28 <USB_ReadInterrupts>
 8002b50:	2800      	cmp	r0, #0
 8002b52:	d0f9      	beq.n	8002b48 <HAL_HCD_IRQHandler+0x10>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002b54:	6820      	ldr	r0, [r4, #0]
 8002b56:	f008 f9e7 	bl	800af28 <USB_ReadInterrupts>
 8002b5a:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 8002b5e:	d003      	beq.n	8002b68 <HAL_HCD_IRQHandler+0x30>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002b60:	6823      	ldr	r3, [r4, #0]
 8002b62:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002b66:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002b68:	6820      	ldr	r0, [r4, #0]
 8002b6a:	f008 f9dd 	bl	800af28 <USB_ReadInterrupts>
 8002b6e:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8002b72:	d003      	beq.n	8002b7c <HAL_HCD_IRQHandler+0x44>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002b74:	6823      	ldr	r3, [r4, #0]
 8002b76:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002b7a:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002b7c:	6820      	ldr	r0, [r4, #0]
 8002b7e:	f008 f9d3 	bl	800af28 <USB_ReadInterrupts>
 8002b82:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8002b86:	d003      	beq.n	8002b90 <HAL_HCD_IRQHandler+0x58>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002b88:	6823      	ldr	r3, [r4, #0]
 8002b8a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002b8e:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002b90:	6820      	ldr	r0, [r4, #0]
 8002b92:	f008 f9c9 	bl	800af28 <USB_ReadInterrupts>
 8002b96:	f010 0f02 	tst.w	r0, #2
 8002b9a:	d002      	beq.n	8002ba2 <HAL_HCD_IRQHandler+0x6a>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002b9c:	6823      	ldr	r3, [r4, #0]
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002ba2:	6820      	ldr	r0, [r4, #0]
 8002ba4:	f008 f9c0 	bl	800af28 <USB_ReadInterrupts>
 8002ba8:	f010 5f00 	tst.w	r0, #536870912	; 0x20000000
 8002bac:	d128      	bne.n	8002c00 <HAL_HCD_IRQHandler+0xc8>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002bae:	6820      	ldr	r0, [r4, #0]
 8002bb0:	f008 f9ba 	bl	800af28 <USB_ReadInterrupts>
 8002bb4:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8002bb8:	d134      	bne.n	8002c24 <HAL_HCD_IRQHandler+0xec>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002bba:	6820      	ldr	r0, [r4, #0]
 8002bbc:	f008 f9b4 	bl	800af28 <USB_ReadInterrupts>
 8002bc0:	f010 0f08 	tst.w	r0, #8
 8002bc4:	d132      	bne.n	8002c2c <HAL_HCD_IRQHandler+0xf4>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002bc6:	6820      	ldr	r0, [r4, #0]
 8002bc8:	f008 f9ae 	bl	800af28 <USB_ReadInterrupts>
 8002bcc:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 8002bd0:	d133      	bne.n	8002c3a <HAL_HCD_IRQHandler+0x102>
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002bd2:	6820      	ldr	r0, [r4, #0]
 8002bd4:	f008 f9a8 	bl	800af28 <USB_ReadInterrupts>
 8002bd8:	f010 0f10 	tst.w	r0, #16
 8002bdc:	d053      	beq.n	8002c86 <HAL_HCD_IRQHandler+0x14e>
 8002bde:	2301      	movs	r3, #1
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d0b1      	beq.n	8002b48 <HAL_HCD_IRQHandler+0x10>
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002be4:	6822      	ldr	r2, [r4, #0]
 8002be6:	6993      	ldr	r3, [r2, #24]
 8002be8:	f023 0310 	bic.w	r3, r3, #16
 8002bec:	6193      	str	r3, [r2, #24]
      HCD_RXQLVL_IRQHandler(hhcd);
 8002bee:	4620      	mov	r0, r4
 8002bf0:	f7ff fab0 	bl	8002154 <HCD_RXQLVL_IRQHandler>
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002bf4:	6822      	ldr	r2, [r4, #0]
 8002bf6:	6993      	ldr	r3, [r2, #24]
 8002bf8:	f043 0310 	orr.w	r3, r3, #16
 8002bfc:	6193      	str	r3, [r2, #24]
 8002bfe:	e7a3      	b.n	8002b48 <HAL_HCD_IRQHandler+0x10>
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002c00:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 8002c04:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002c08:	f8c5 3440 	str.w	r3, [r5, #1088]	; 0x440
      HAL_HCD_Disconnect_Callback(hhcd);
 8002c0c:	4620      	mov	r0, r4
 8002c0e:	f00a fb05 	bl	800d21c <HAL_HCD_Disconnect_Callback>
      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002c12:	2101      	movs	r1, #1
 8002c14:	6820      	ldr	r0, [r4, #0]
 8002c16:	f008 fa09 	bl	800b02c <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002c1a:	6823      	ldr	r3, [r4, #0]
 8002c1c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002c20:	615a      	str	r2, [r3, #20]
 8002c22:	e7c4      	b.n	8002bae <HAL_HCD_IRQHandler+0x76>
      HCD_Port_IRQHandler(hhcd);
 8002c24:	4620      	mov	r0, r4
 8002c26:	f7ff fc5e 	bl	80024e6 <HCD_Port_IRQHandler>
 8002c2a:	e7c6      	b.n	8002bba <HAL_HCD_IRQHandler+0x82>
      HAL_HCD_SOF_Callback(hhcd);
 8002c2c:	4620      	mov	r0, r4
 8002c2e:	f00a fae9 	bl	800d204 <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002c32:	6823      	ldr	r3, [r4, #0]
 8002c34:	2208      	movs	r2, #8
 8002c36:	615a      	str	r2, [r3, #20]
 8002c38:	e7c5      	b.n	8002bc6 <HAL_HCD_IRQHandler+0x8e>
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002c3a:	6820      	ldr	r0, [r4, #0]
 8002c3c:	f008 fb68 	bl	800b310 <USB_HC_ReadInterrupt>
 8002c40:	4607      	mov	r7, r0
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002c42:	2600      	movs	r6, #0
 8002c44:	e004      	b.n	8002c50 <HAL_HCD_IRQHandler+0x118>
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002c46:	b2f1      	uxtb	r1, r6
 8002c48:	4620      	mov	r0, r4
 8002c4a:	f7ff fe15 	bl	8002878 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002c4e:	3601      	adds	r6, #1
 8002c50:	68a3      	ldr	r3, [r4, #8]
 8002c52:	429e      	cmp	r6, r3
 8002c54:	d212      	bcs.n	8002c7c <HAL_HCD_IRQHandler+0x144>
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002c56:	f006 030f 	and.w	r3, r6, #15
 8002c5a:	fa27 f303 	lsr.w	r3, r7, r3
 8002c5e:	f013 0f01 	tst.w	r3, #1
 8002c62:	d0f4      	beq.n	8002c4e <HAL_HCD_IRQHandler+0x116>
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002c64:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8002c68:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8002c6c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002c70:	d0e9      	beq.n	8002c46 <HAL_HCD_IRQHandler+0x10e>
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002c72:	b2f1      	uxtb	r1, r6
 8002c74:	4620      	mov	r0, r4
 8002c76:	f7ff fca1 	bl	80025bc <HCD_HC_IN_IRQHandler>
 8002c7a:	e7e8      	b.n	8002c4e <HAL_HCD_IRQHandler+0x116>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002c7c:	6823      	ldr	r3, [r4, #0]
 8002c7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c82:	615a      	str	r2, [r3, #20]
 8002c84:	e7a5      	b.n	8002bd2 <HAL_HCD_IRQHandler+0x9a>
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002c86:	2300      	movs	r3, #0
 8002c88:	e7aa      	b.n	8002be0 <HAL_HCD_IRQHandler+0xa8>

08002c8a <HAL_HCD_Start>:
{
 8002c8a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hhcd);
 8002c8c:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d101      	bne.n	8002c98 <HAL_HCD_Start+0xe>
 8002c94:	2002      	movs	r0, #2
}
 8002c96:	bd38      	pop	{r3, r4, r5, pc}
 8002c98:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 8002c9a:	2501      	movs	r5, #1
 8002c9c:	f880 52b8 	strb.w	r5, [r0, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8002ca0:	6800      	ldr	r0, [r0, #0]
 8002ca2:	f007 fc99 	bl	800a5d8 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002ca6:	4629      	mov	r1, r5
 8002ca8:	6820      	ldr	r0, [r4, #0]
 8002caa:	f008 f9fd 	bl	800b0a8 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8002cae:	2000      	movs	r0, #0
 8002cb0:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8
  return HAL_OK;
 8002cb4:	bd38      	pop	{r3, r4, r5, pc}

08002cb6 <HAL_HCD_Stop>:
  __HAL_LOCK(hhcd);
 8002cb6:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d101      	bne.n	8002cc2 <HAL_HCD_Stop+0xc>
 8002cbe:	2002      	movs	r0, #2
 8002cc0:	4770      	bx	lr
{
 8002cc2:	b510      	push	{r4, lr}
 8002cc4:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	f880 32b8 	strb.w	r3, [r0, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8002ccc:	6800      	ldr	r0, [r0, #0]
 8002cce:	f008 fc49 	bl	800b564 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002cd2:	2000      	movs	r0, #0
 8002cd4:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8
  return HAL_OK;
 8002cd8:	bd10      	pop	{r4, pc}

08002cda <HAL_HCD_ResetPort>:
{
 8002cda:	b508      	push	{r3, lr}
  return (USB_ResetPort(hhcd->Instance));
 8002cdc:	6800      	ldr	r0, [r0, #0]
 8002cde:	f008 f9c4 	bl	800b06a <USB_ResetPort>
}
 8002ce2:	bd08      	pop	{r3, pc}

08002ce4 <HAL_HCD_GetState>:
  return hhcd->State;
 8002ce4:	f890 02b9 	ldrb.w	r0, [r0, #697]	; 0x2b9
}
 8002ce8:	4770      	bx	lr

08002cea <HAL_HCD_HC_GetURBState>:
  return hhcd->hc[chnum].urb_state;
 8002cea:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002cee:	00cb      	lsls	r3, r1, #3
 8002cf0:	4418      	add	r0, r3
}
 8002cf2:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_HCD_HC_GetXferCount>:
  return hhcd->hc[chnum].xfer_count;
 8002cf8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002cfc:	00cb      	lsls	r3, r1, #3
 8002cfe:	4418      	add	r0, r3
}
 8002d00:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8002d02:	4770      	bx	lr

08002d04 <HAL_HCD_HC_GetState>:
  return hhcd->hc[chnum].state;
 8002d04:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002d08:	00cb      	lsls	r3, r1, #3
 8002d0a:	4418      	add	r0, r3
}
 8002d0c:	f890 005d 	ldrb.w	r0, [r0, #93]	; 0x5d
 8002d10:	4770      	bx	lr

08002d12 <HAL_HCD_GetCurrentFrame>:
{
 8002d12:	b508      	push	{r3, lr}
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002d14:	6800      	ldr	r0, [r0, #0]
 8002d16:	f008 fa74 	bl	800b202 <USB_GetCurrentFrame>
}
 8002d1a:	bd08      	pop	{r3, pc}

08002d1c <HAL_HCD_GetCurrentSpeed>:
{
 8002d1c:	b508      	push	{r3, lr}
  return (USB_GetHostSpeed(hhcd->Instance));
 8002d1e:	6800      	ldr	r0, [r0, #0]
 8002d20:	f008 fa64 	bl	800b1ec <USB_GetHostSpeed>
}
 8002d24:	bd08      	pop	{r3, pc}
 8002d26:	bf00      	nop

08002d28 <I2C_Master_SB>:
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002d28:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	2b40      	cmp	r3, #64	; 0x40
 8002d30:	d00a      	beq.n	8002d48 <I2C_Master_SB+0x20>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
    }
  }
  else
  {
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d32:	6903      	ldr	r3, [r0, #16]
 8002d34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d38:	d015      	beq.n	8002d66 <I2C_Master_SB+0x3e>
        }
      }
    }
    else
    {
      if (hi2c->EventCount == 0U)
 8002d3a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d036      	beq.n	8002dae <I2C_Master_SB+0x86>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
      }
      else if (hi2c->EventCount == 1U)
 8002d40:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d03d      	beq.n	8002dc2 <I2C_Master_SB+0x9a>
 8002d46:	4770      	bx	lr
    if (hi2c->EventCount == 0U)
 8002d48:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002d4a:	b92b      	cbnz	r3, 8002d58 <I2C_Master_SB+0x30>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002d4c:	6802      	ldr	r2, [r0, #0]
 8002d4e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002d50:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002d54:	6113      	str	r3, [r2, #16]
 8002d56:	4770      	bx	lr
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002d58:	6802      	ldr	r2, [r0, #0]
 8002d5a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	6113      	str	r3, [r2, #16]
 8002d64:	4770      	bx	lr
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002d66:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b21      	cmp	r3, #33	; 0x21
 8002d6e:	d00f      	beq.n	8002d90 <I2C_Master_SB+0x68>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002d70:	6802      	ldr	r2, [r0, #0]
 8002d72:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002d74:	f043 0301 	orr.w	r3, r3, #1
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	6113      	str	r3, [r2, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8002d7c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002d7e:	b16b      	cbz	r3, 8002d9c <I2C_Master_SB+0x74>
        if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8002d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d82:	b17b      	cbz	r3, 8002da4 <I2C_Master_SB+0x7c>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002d84:	6802      	ldr	r2, [r0, #0]
 8002d86:	6853      	ldr	r3, [r2, #4]
 8002d88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d8c:	6053      	str	r3, [r2, #4]
 8002d8e:	4770      	bx	lr
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002d90:	6802      	ldr	r2, [r0, #0]
 8002d92:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002d94:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002d98:	6113      	str	r3, [r2, #16]
 8002d9a:	e7ef      	b.n	8002d7c <I2C_Master_SB+0x54>
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8002d9c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8002d9e:	2a00      	cmp	r2, #0
 8002da0:	d1ee      	bne.n	8002d80 <I2C_Master_SB+0x58>
 8002da2:	e7d0      	b.n	8002d46 <I2C_Master_SB+0x1e>
        if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8002da4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002da6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1eb      	bne.n	8002d84 <I2C_Master_SB+0x5c>
 8002dac:	e7cb      	b.n	8002d46 <I2C_Master_SB+0x1e>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002dae:	6802      	ldr	r2, [r0, #0]
 8002db0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002db2:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 8002db6:	f003 0306 	and.w	r3, r3, #6
 8002dba:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8002dbe:	6113      	str	r3, [r2, #16]
 8002dc0:	4770      	bx	lr
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002dc2:	6802      	ldr	r2, [r0, #0]
 8002dc4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002dc6:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 8002dca:	f003 0306 	and.w	r3, r3, #6
 8002dce:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
 8002dd2:	6113      	str	r3, [r2, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8002dd4:	e7b7      	b.n	8002d46 <I2C_Master_SB+0x1e>

08002dd6 <I2C_Master_ADD10>:
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002dd6:	6802      	ldr	r2, [r0, #0]
 8002dd8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	6113      	str	r3, [r2, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8002dde:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002de0:	b13b      	cbz	r3, 8002df2 <I2C_Master_ADD10+0x1c>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8002de2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002de4:	b14b      	cbz	r3, 8002dfa <I2C_Master_ADD10+0x24>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002de6:	6802      	ldr	r2, [r0, #0]
 8002de8:	6853      	ldr	r3, [r2, #4]
 8002dea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002dee:	6053      	str	r3, [r2, #4]
 8002df0:	4770      	bx	lr
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8002df2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8002df4:	2a00      	cmp	r2, #0
 8002df6:	d1f4      	bne.n	8002de2 <I2C_Master_ADD10+0xc>
 8002df8:	e7fa      	b.n	8002df0 <I2C_Master_ADD10+0x1a>
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8002dfa:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1f1      	bne.n	8002de6 <I2C_Master_ADD10+0x10>
 8002e02:	e7f5      	b.n	8002df0 <I2C_Master_ADD10+0x1a>

08002e04 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002e04:	b410      	push	{r4}
 8002e06:	b08b      	sub	sp, #44	; 0x2c
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002e08:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002e0c:	b2da      	uxtb	r2, r3
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002e0e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002e10:	6b04      	ldr	r4, [r0, #48]	; 0x30

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002e12:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b22      	cmp	r3, #34	; 0x22
 8002e1a:	d00a      	beq.n	8002e32 <I2C_Master_ADDR+0x2e>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8002e20:	6803      	ldr	r3, [r0, #0]
 8002e22:	695a      	ldr	r2, [r3, #20]
 8002e24:	9209      	str	r2, [sp, #36]	; 0x24
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	9309      	str	r3, [sp, #36]	; 0x24
 8002e2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  }
}
 8002e2c:	b00b      	add	sp, #44	; 0x2c
 8002e2e:	bc10      	pop	{r4}
 8002e30:	4770      	bx	lr
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002e32:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002e34:	b90b      	cbnz	r3, 8002e3a <I2C_Master_ADDR+0x36>
 8002e36:	2a40      	cmp	r2, #64	; 0x40
 8002e38:	d017      	beq.n	8002e6a <I2C_Master_ADDR+0x66>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002e3a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002e3c:	b91b      	cbnz	r3, 8002e46 <I2C_Master_ADDR+0x42>
 8002e3e:	6903      	ldr	r3, [r0, #16]
 8002e40:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002e44:	d019      	beq.n	8002e7a <I2C_Master_ADDR+0x76>
      if (hi2c->XferCount == 0U)
 8002e46:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d125      	bne.n	8002e9a <I2C_Master_ADDR+0x96>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e4e:	9302      	str	r3, [sp, #8]
 8002e50:	6803      	ldr	r3, [r0, #0]
 8002e52:	695a      	ldr	r2, [r3, #20]
 8002e54:	9202      	str	r2, [sp, #8]
 8002e56:	699a      	ldr	r2, [r3, #24]
 8002e58:	9202      	str	r2, [sp, #8]
 8002e5a:	9a02      	ldr	r2, [sp, #8]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e62:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8002e64:	2300      	movs	r3, #0
 8002e66:	6503      	str	r3, [r0, #80]	; 0x50
 8002e68:	e7e0      	b.n	8002e2c <I2C_Master_ADDR+0x28>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e6a:	9300      	str	r3, [sp, #0]
 8002e6c:	6803      	ldr	r3, [r0, #0]
 8002e6e:	695a      	ldr	r2, [r3, #20]
 8002e70:	9200      	str	r2, [sp, #0]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	9300      	str	r3, [sp, #0]
 8002e76:	9b00      	ldr	r3, [sp, #0]
 8002e78:	e7d8      	b.n	8002e2c <I2C_Master_ADDR+0x28>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	9301      	str	r3, [sp, #4]
 8002e7e:	6803      	ldr	r3, [r0, #0]
 8002e80:	695a      	ldr	r2, [r3, #20]
 8002e82:	9201      	str	r2, [sp, #4]
 8002e84:	699a      	ldr	r2, [r3, #24]
 8002e86:	9201      	str	r2, [sp, #4]
 8002e88:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e90:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8002e92:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002e94:	3301      	adds	r3, #1
 8002e96:	6503      	str	r3, [r0, #80]	; 0x50
 8002e98:	e7c8      	b.n	8002e2c <I2C_Master_ADDR+0x28>
      else if (hi2c->XferCount == 1U)
 8002e9a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d025      	beq.n	8002eee <I2C_Master_ADDR+0xea>
      else if (hi2c->XferCount == 2U)
 8002ea2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d07b      	beq.n	8002fa2 <I2C_Master_ADDR+0x19e>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002eaa:	6802      	ldr	r2, [r0, #0]
 8002eac:	6813      	ldr	r3, [r2, #0]
 8002eae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002eb2:	6013      	str	r3, [r2, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002eb4:	6803      	ldr	r3, [r0, #0]
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8002ebc:	d00e      	beq.n	8002edc <I2C_Master_ADDR+0xd8>
 8002ebe:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8002ec2:	d007      	beq.n	8002ed4 <I2C_Master_ADDR+0xd0>
 8002ec4:	2901      	cmp	r1, #1
 8002ec6:	d005      	beq.n	8002ed4 <I2C_Master_ADDR+0xd0>
 8002ec8:	2908      	cmp	r1, #8
 8002eca:	d003      	beq.n	8002ed4 <I2C_Master_ADDR+0xd0>
 8002ecc:	2910      	cmp	r1, #16
 8002ece:	d001      	beq.n	8002ed4 <I2C_Master_ADDR+0xd0>
 8002ed0:	2920      	cmp	r1, #32
 8002ed2:	d103      	bne.n	8002edc <I2C_Master_ADDR+0xd8>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002ed4:	685a      	ldr	r2, [r3, #4]
 8002ed6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002eda:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002edc:	2300      	movs	r3, #0
 8002ede:	9308      	str	r3, [sp, #32]
 8002ee0:	6803      	ldr	r3, [r0, #0]
 8002ee2:	695a      	ldr	r2, [r3, #20]
 8002ee4:	9208      	str	r2, [sp, #32]
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	9308      	str	r3, [sp, #32]
 8002eea:	9b08      	ldr	r3, [sp, #32]
 8002eec:	e7ba      	b.n	8002e64 <I2C_Master_ADDR+0x60>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002eee:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8002ef2:	d011      	beq.n	8002f18 <I2C_Master_ADDR+0x114>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8002ef4:	2908      	cmp	r1, #8
 8002ef6:	d034      	beq.n	8002f62 <I2C_Master_ADDR+0x15e>
 8002ef8:	2920      	cmp	r1, #32
 8002efa:	d032      	beq.n	8002f62 <I2C_Master_ADDR+0x15e>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8002efc:	2c12      	cmp	r4, #18
 8002efe:	d02e      	beq.n	8002f5e <I2C_Master_ADDR+0x15a>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002f00:	2904      	cmp	r1, #4
 8002f02:	d040      	beq.n	8002f86 <I2C_Master_ADDR+0x182>
 8002f04:	2902      	cmp	r1, #2
 8002f06:	d03e      	beq.n	8002f86 <I2C_Master_ADDR+0x182>
 8002f08:	2910      	cmp	r1, #16
 8002f0a:	d03c      	beq.n	8002f86 <I2C_Master_ADDR+0x182>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f0c:	6802      	ldr	r2, [r0, #0]
 8002f0e:	6813      	ldr	r3, [r2, #0]
 8002f10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f14:	6013      	str	r3, [r2, #0]
 8002f16:	e03b      	b.n	8002f90 <I2C_Master_ADDR+0x18c>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f18:	6802      	ldr	r2, [r0, #0]
 8002f1a:	6813      	ldr	r3, [r2, #0]
 8002f1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f20:	6013      	str	r3, [r2, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002f22:	6803      	ldr	r3, [r0, #0]
 8002f24:	685a      	ldr	r2, [r3, #4]
 8002f26:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8002f2a:	d00c      	beq.n	8002f46 <I2C_Master_ADDR+0x142>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f32:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f34:	2300      	movs	r3, #0
 8002f36:	9303      	str	r3, [sp, #12]
 8002f38:	6803      	ldr	r3, [r0, #0]
 8002f3a:	695a      	ldr	r2, [r3, #20]
 8002f3c:	9203      	str	r2, [sp, #12]
 8002f3e:	699b      	ldr	r3, [r3, #24]
 8002f40:	9303      	str	r3, [sp, #12]
 8002f42:	9b03      	ldr	r3, [sp, #12]
 8002f44:	e78e      	b.n	8002e64 <I2C_Master_ADDR+0x60>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f46:	2200      	movs	r2, #0
 8002f48:	9204      	str	r2, [sp, #16]
 8002f4a:	695a      	ldr	r2, [r3, #20]
 8002f4c:	9204      	str	r2, [sp, #16]
 8002f4e:	699a      	ldr	r2, [r3, #24]
 8002f50:	9204      	str	r2, [sp, #16]
 8002f52:	9a04      	ldr	r2, [sp, #16]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f5a:	601a      	str	r2, [r3, #0]
 8002f5c:	e782      	b.n	8002e64 <I2C_Master_ADDR+0x60>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8002f5e:	2901      	cmp	r1, #1
 8002f60:	d0ce      	beq.n	8002f00 <I2C_Master_ADDR+0xfc>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f62:	6802      	ldr	r2, [r0, #0]
 8002f64:	6813      	ldr	r3, [r2, #0]
 8002f66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f6a:	6013      	str	r3, [r2, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	9306      	str	r3, [sp, #24]
 8002f70:	6803      	ldr	r3, [r0, #0]
 8002f72:	695a      	ldr	r2, [r3, #20]
 8002f74:	9206      	str	r2, [sp, #24]
 8002f76:	699a      	ldr	r2, [r3, #24]
 8002f78:	9206      	str	r2, [sp, #24]
 8002f7a:	9a06      	ldr	r2, [sp, #24]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	e76e      	b.n	8002e64 <I2C_Master_ADDR+0x60>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f86:	6802      	ldr	r2, [r0, #0]
 8002f88:	6813      	ldr	r3, [r2, #0]
 8002f8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f8e:	6013      	str	r3, [r2, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f90:	2300      	movs	r3, #0
 8002f92:	9305      	str	r3, [sp, #20]
 8002f94:	6803      	ldr	r3, [r0, #0]
 8002f96:	695a      	ldr	r2, [r3, #20]
 8002f98:	9205      	str	r2, [sp, #20]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	9305      	str	r3, [sp, #20]
 8002f9e:	9b05      	ldr	r3, [sp, #20]
 8002fa0:	e760      	b.n	8002e64 <I2C_Master_ADDR+0x60>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002fa2:	2904      	cmp	r1, #4
 8002fa4:	d00e      	beq.n	8002fc4 <I2C_Master_ADDR+0x1c0>
 8002fa6:	2902      	cmp	r1, #2
 8002fa8:	d00c      	beq.n	8002fc4 <I2C_Master_ADDR+0x1c0>
 8002faa:	2910      	cmp	r1, #16
 8002fac:	d00a      	beq.n	8002fc4 <I2C_Master_ADDR+0x1c0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fae:	6802      	ldr	r2, [r0, #0]
 8002fb0:	6813      	ldr	r3, [r2, #0]
 8002fb2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002fb6:	6013      	str	r3, [r2, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fb8:	6802      	ldr	r2, [r0, #0]
 8002fba:	6813      	ldr	r3, [r2, #0]
 8002fbc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002fc0:	6013      	str	r3, [r2, #0]
 8002fc2:	e004      	b.n	8002fce <I2C_Master_ADDR+0x1ca>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fc4:	6802      	ldr	r2, [r0, #0]
 8002fc6:	6813      	ldr	r3, [r2, #0]
 8002fc8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fcc:	6013      	str	r3, [r2, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002fce:	6803      	ldr	r3, [r0, #0]
 8002fd0:	685a      	ldr	r2, [r3, #4]
 8002fd2:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8002fd6:	d00e      	beq.n	8002ff6 <I2C_Master_ADDR+0x1f2>
 8002fd8:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8002fdc:	d007      	beq.n	8002fee <I2C_Master_ADDR+0x1ea>
 8002fde:	2901      	cmp	r1, #1
 8002fe0:	d005      	beq.n	8002fee <I2C_Master_ADDR+0x1ea>
 8002fe2:	2908      	cmp	r1, #8
 8002fe4:	d003      	beq.n	8002fee <I2C_Master_ADDR+0x1ea>
 8002fe6:	2910      	cmp	r1, #16
 8002fe8:	d001      	beq.n	8002fee <I2C_Master_ADDR+0x1ea>
 8002fea:	2920      	cmp	r1, #32
 8002fec:	d103      	bne.n	8002ff6 <I2C_Master_ADDR+0x1f2>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002ff4:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	9307      	str	r3, [sp, #28]
 8002ffa:	6803      	ldr	r3, [r0, #0]
 8002ffc:	695a      	ldr	r2, [r3, #20]
 8002ffe:	9207      	str	r2, [sp, #28]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	9307      	str	r3, [sp, #28]
 8003004:	9b07      	ldr	r3, [sp, #28]
 8003006:	e72d      	b.n	8002e64 <I2C_Master_ADDR+0x60>

08003008 <I2C_SlaveTransmit_BTF>:
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
  if (hi2c->XferCount != 0U)
 8003008:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800300a:	b29b      	uxth	r3, r3
 800300c:	b15b      	cbz	r3, 8003026 <I2C_SlaveTransmit_BTF+0x1e>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800300e:	6803      	ldr	r3, [r0, #0]
 8003010:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8003012:	7812      	ldrb	r2, [r2, #0]
 8003014:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003016:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003018:	3301      	adds	r3, #1
 800301a:	6243      	str	r3, [r0, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800301c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800301e:	b29b      	uxth	r3, r3
 8003020:	3b01      	subs	r3, #1
 8003022:	b29b      	uxth	r3, r3
 8003024:	8543      	strh	r3, [r0, #42]	; 0x2a
 8003026:	4770      	bx	lr

08003028 <I2C_SlaveReceive_BTF>:
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
  if (hi2c->XferCount != 0U)
 8003028:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800302a:	b29b      	uxth	r3, r3
 800302c:	b15b      	cbz	r3, 8003046 <I2C_SlaveReceive_BTF+0x1e>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800302e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003030:	6802      	ldr	r2, [r0, #0]
 8003032:	6912      	ldr	r2, [r2, #16]
 8003034:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003036:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003038:	3301      	adds	r3, #1
 800303a:	6243      	str	r3, [r0, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800303c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800303e:	b29b      	uxth	r3, r3
 8003040:	3b01      	subs	r3, #1
 8003042:	b29b      	uxth	r3, r3
 8003044:	8543      	strh	r3, [r0, #42]	; 0x2a
 8003046:	4770      	bx	lr

08003048 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003048:	6803      	ldr	r3, [r0, #0]
 800304a:	695a      	ldr	r2, [r3, #20]
 800304c:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8003050:	d011      	beq.n	8003076 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003052:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003056:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003058:	2300      	movs	r3, #0
 800305a:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800305c:	2220      	movs	r2, #32
 800305e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003062:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003066:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003068:	f042 0204 	orr.w	r2, r2, #4
 800306c:	6402      	str	r2, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800306e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

    return HAL_ERROR;
 8003072:	2001      	movs	r0, #1
 8003074:	4770      	bx	lr
  }
  return HAL_OK;
 8003076:	2000      	movs	r0, #0
}
 8003078:	4770      	bx	lr

0800307a <I2C_ConvertOtherXferOptions>:
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800307a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800307c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003080:	d004      	beq.n	800308c <I2C_ConvertOtherXferOptions+0x12>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8003082:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003084:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003088:	d003      	beq.n	8003092 <I2C_ConvertOtherXferOptions+0x18>
 800308a:	4770      	bx	lr
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800308c:	2301      	movs	r3, #1
 800308e:	62c3      	str	r3, [r0, #44]	; 0x2c
 8003090:	4770      	bx	lr
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003092:	2308      	movs	r3, #8
 8003094:	62c3      	str	r3, [r0, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8003096:	e7f8      	b.n	800308a <I2C_ConvertOtherXferOptions+0x10>

08003098 <I2C_WaitOnFlagUntilTimeout>:
{
 8003098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800309a:	4606      	mov	r6, r0
 800309c:	460c      	mov	r4, r1
 800309e:	4617      	mov	r7, r2
 80030a0:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030a2:	e022      	b.n	80030ea <I2C_WaitOnFlagUntilTimeout+0x52>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030a4:	f7fe f8d2 	bl	800124c <HAL_GetTick>
 80030a8:	9b06      	ldr	r3, [sp, #24]
 80030aa:	1ac0      	subs	r0, r0, r3
 80030ac:	4285      	cmp	r5, r0
 80030ae:	d300      	bcc.n	80030b2 <I2C_WaitOnFlagUntilTimeout+0x1a>
 80030b0:	b9dd      	cbnz	r5, 80030ea <I2C_WaitOnFlagUntilTimeout+0x52>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80030b2:	2300      	movs	r3, #0
 80030b4:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80030b6:	2220      	movs	r2, #32
 80030b8:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80030bc:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80030c0:	6c32      	ldr	r2, [r6, #64]	; 0x40
 80030c2:	f042 0220 	orr.w	r2, r2, #32
 80030c6:	6432      	str	r2, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80030c8:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
        return HAL_ERROR;
 80030cc:	2001      	movs	r0, #1
 80030ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030d0:	6833      	ldr	r3, [r6, #0]
 80030d2:	695b      	ldr	r3, [r3, #20]
 80030d4:	ea24 0303 	bic.w	r3, r4, r3
 80030d8:	b29b      	uxth	r3, r3
 80030da:	fab3 f383 	clz	r3, r3
 80030de:	095b      	lsrs	r3, r3, #5
 80030e0:	42bb      	cmp	r3, r7
 80030e2:	d10f      	bne.n	8003104 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80030e4:	f1b5 3fff 	cmp.w	r5, #4294967295
 80030e8:	d1dc      	bne.n	80030a4 <I2C_WaitOnFlagUntilTimeout+0xc>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030ea:	f3c4 4307 	ubfx	r3, r4, #16, #8
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d0ee      	beq.n	80030d0 <I2C_WaitOnFlagUntilTimeout+0x38>
 80030f2:	6833      	ldr	r3, [r6, #0]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	ea24 0303 	bic.w	r3, r4, r3
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	fab3 f383 	clz	r3, r3
 8003100:	095b      	lsrs	r3, r3, #5
 8003102:	e7ed      	b.n	80030e0 <I2C_WaitOnFlagUntilTimeout+0x48>
  return HAL_OK;
 8003104:	2000      	movs	r0, #0
}
 8003106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003108 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8003108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800310a:	4604      	mov	r4, r0
 800310c:	460d      	mov	r5, r1
 800310e:	4616      	mov	r6, r2
 8003110:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003112:	e03c      	b.n	800318e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800311a:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800311c:	6823      	ldr	r3, [r4, #0]
 800311e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003122:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003124:	2300      	movs	r3, #0
 8003126:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003128:	2220      	movs	r2, #32
 800312a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800312e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003132:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003134:	f042 0204 	orr.w	r2, r2, #4
 8003138:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800313a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 800313e:	2001      	movs	r0, #1
 8003140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003142:	f7fe f883 	bl	800124c <HAL_GetTick>
 8003146:	1bc0      	subs	r0, r0, r7
 8003148:	4286      	cmp	r6, r0
 800314a:	d300      	bcc.n	800314e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x46>
 800314c:	b9fe      	cbnz	r6, 800318e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
        hi2c->PreviousState       = I2C_STATE_NONE;
 800314e:	2300      	movs	r3, #0
 8003150:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003152:	2220      	movs	r2, #32
 8003154:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003158:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800315c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800315e:	f042 0220 	orr.w	r2, r2, #32
 8003162:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003164:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8003168:	2001      	movs	r0, #1
 800316a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800316c:	6823      	ldr	r3, [r4, #0]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	ea25 0303 	bic.w	r3, r5, r3
 8003174:	b29b      	uxth	r3, r3
 8003176:	3300      	adds	r3, #0
 8003178:	bf18      	it	ne
 800317a:	2301      	movne	r3, #1
 800317c:	b1a3      	cbz	r3, 80031a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800317e:	6823      	ldr	r3, [r4, #0]
 8003180:	695a      	ldr	r2, [r3, #20]
 8003182:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8003186:	d1c5      	bne.n	8003114 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
    if (Timeout != HAL_MAX_DELAY)
 8003188:	f1b6 3fff 	cmp.w	r6, #4294967295
 800318c:	d1d9      	bne.n	8003142 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800318e:	f3c5 4307 	ubfx	r3, r5, #16, #8
 8003192:	2b01      	cmp	r3, #1
 8003194:	d0ea      	beq.n	800316c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x64>
 8003196:	6823      	ldr	r3, [r4, #0]
 8003198:	699b      	ldr	r3, [r3, #24]
 800319a:	ea25 0303 	bic.w	r3, r5, r3
 800319e:	b29b      	uxth	r3, r3
 80031a0:	3300      	adds	r3, #0
 80031a2:	bf18      	it	ne
 80031a4:	2301      	movne	r3, #1
 80031a6:	e7e9      	b.n	800317c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
  return HAL_OK;
 80031a8:	2000      	movs	r0, #0
}
 80031aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080031ac <I2C_MasterRequestWrite>:
{
 80031ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031ae:	b083      	sub	sp, #12
 80031b0:	4604      	mov	r4, r0
 80031b2:	460f      	mov	r7, r1
 80031b4:	4615      	mov	r5, r2
 80031b6:	461e      	mov	r6, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031b8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80031ba:	2b08      	cmp	r3, #8
 80031bc:	d00d      	beq.n	80031da <I2C_MasterRequestWrite+0x2e>
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d00b      	beq.n	80031da <I2C_MasterRequestWrite+0x2e>
 80031c2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031c6:	d008      	beq.n	80031da <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80031c8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80031ca:	2b12      	cmp	r3, #18
 80031cc:	d10a      	bne.n	80031e4 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031ce:	6802      	ldr	r2, [r0, #0]
 80031d0:	6813      	ldr	r3, [r2, #0]
 80031d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031d6:	6013      	str	r3, [r2, #0]
 80031d8:	e004      	b.n	80031e4 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031da:	6822      	ldr	r2, [r4, #0]
 80031dc:	6813      	ldr	r3, [r2, #0]
 80031de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031e2:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031e4:	9600      	str	r6, [sp, #0]
 80031e6:	462b      	mov	r3, r5
 80031e8:	2200      	movs	r2, #0
 80031ea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80031ee:	4620      	mov	r0, r4
 80031f0:	f7ff ff52 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 80031f4:	bb18      	cbnz	r0, 800323e <I2C_MasterRequestWrite+0x92>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031f6:	6923      	ldr	r3, [r4, #16]
 80031f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031fc:	d011      	beq.n	8003222 <I2C_MasterRequestWrite+0x76>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80031fe:	6822      	ldr	r2, [r4, #0]
 8003200:	11fb      	asrs	r3, r7, #7
 8003202:	f003 0306 	and.w	r3, r3, #6
 8003206:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800320a:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800320c:	4633      	mov	r3, r6
 800320e:	462a      	mov	r2, r5
 8003210:	490e      	ldr	r1, [pc, #56]	; (800324c <I2C_MasterRequestWrite+0xa0>)
 8003212:	4620      	mov	r0, r4
 8003214:	f7ff ff78 	bl	8003108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003218:	b9a8      	cbnz	r0, 8003246 <I2C_MasterRequestWrite+0x9a>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800321a:	6823      	ldr	r3, [r4, #0]
 800321c:	b2ff      	uxtb	r7, r7
 800321e:	611f      	str	r7, [r3, #16]
 8003220:	e003      	b.n	800322a <I2C_MasterRequestWrite+0x7e>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003222:	6823      	ldr	r3, [r4, #0]
 8003224:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8003228:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800322a:	4633      	mov	r3, r6
 800322c:	462a      	mov	r2, r5
 800322e:	4908      	ldr	r1, [pc, #32]	; (8003250 <I2C_MasterRequestWrite+0xa4>)
 8003230:	4620      	mov	r0, r4
 8003232:	f7ff ff69 	bl	8003108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003236:	4603      	mov	r3, r0
 8003238:	b110      	cbz	r0, 8003240 <I2C_MasterRequestWrite+0x94>
    return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e000      	b.n	8003240 <I2C_MasterRequestWrite+0x94>
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
}
 8003240:	4618      	mov	r0, r3
 8003242:	b003      	add	sp, #12
 8003244:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e7fa      	b.n	8003240 <I2C_MasterRequestWrite+0x94>
 800324a:	bf00      	nop
 800324c:	00010008 	.word	0x00010008
 8003250:	00010002 	.word	0x00010002

08003254 <I2C_MasterRequestRead>:
{
 8003254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003258:	b084      	sub	sp, #16
 800325a:	4604      	mov	r4, r0
 800325c:	460d      	mov	r5, r1
 800325e:	4616      	mov	r6, r2
 8003260:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003262:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003264:	6801      	ldr	r1, [r0, #0]
 8003266:	680b      	ldr	r3, [r1, #0]
 8003268:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800326c:	600b      	str	r3, [r1, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800326e:	2a08      	cmp	r2, #8
 8003270:	d00d      	beq.n	800328e <I2C_MasterRequestRead+0x3a>
 8003272:	2a01      	cmp	r2, #1
 8003274:	d00b      	beq.n	800328e <I2C_MasterRequestRead+0x3a>
 8003276:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800327a:	d008      	beq.n	800328e <I2C_MasterRequestRead+0x3a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800327c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800327e:	2b11      	cmp	r3, #17
 8003280:	d10a      	bne.n	8003298 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003282:	6802      	ldr	r2, [r0, #0]
 8003284:	6813      	ldr	r3, [r2, #0]
 8003286:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800328a:	6013      	str	r3, [r2, #0]
 800328c:	e004      	b.n	8003298 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800328e:	6822      	ldr	r2, [r4, #0]
 8003290:	6813      	ldr	r3, [r2, #0]
 8003292:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003296:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003298:	9700      	str	r7, [sp, #0]
 800329a:	4633      	mov	r3, r6
 800329c:	2200      	movs	r2, #0
 800329e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032a2:	4620      	mov	r0, r4
 80032a4:	f7ff fef8 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 80032a8:	2800      	cmp	r0, #0
 80032aa:	d148      	bne.n	800333e <I2C_MasterRequestRead+0xea>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032ac:	6923      	ldr	r3, [r4, #16]
 80032ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032b2:	d010      	beq.n	80032d6 <I2C_MasterRequestRead+0x82>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80032b4:	6823      	ldr	r3, [r4, #0]
 80032b6:	ea4f 18e5 	mov.w	r8, r5, asr #7
 80032ba:	f008 0806 	and.w	r8, r8, #6
 80032be:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 80032c2:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80032c4:	463b      	mov	r3, r7
 80032c6:	4632      	mov	r2, r6
 80032c8:	4920      	ldr	r1, [pc, #128]	; (800334c <I2C_MasterRequestRead+0xf8>)
 80032ca:	4620      	mov	r0, r4
 80032cc:	f7ff ff1c 	bl	8003108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032d0:	b180      	cbz	r0, 80032f4 <I2C_MasterRequestRead+0xa0>
      return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e034      	b.n	8003340 <I2C_MasterRequestRead+0xec>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80032d6:	6823      	ldr	r3, [r4, #0]
 80032d8:	f045 0501 	orr.w	r5, r5, #1
 80032dc:	b2ed      	uxtb	r5, r5
 80032de:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032e0:	463b      	mov	r3, r7
 80032e2:	4632      	mov	r2, r6
 80032e4:	491a      	ldr	r1, [pc, #104]	; (8003350 <I2C_MasterRequestRead+0xfc>)
 80032e6:	4620      	mov	r0, r4
 80032e8:	f7ff ff0e 	bl	8003108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032ec:	4603      	mov	r3, r0
 80032ee:	b338      	cbz	r0, 8003340 <I2C_MasterRequestRead+0xec>
    return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e025      	b.n	8003340 <I2C_MasterRequestRead+0xec>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80032f4:	6823      	ldr	r3, [r4, #0]
 80032f6:	b2ed      	uxtb	r5, r5
 80032f8:	611d      	str	r5, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032fa:	463b      	mov	r3, r7
 80032fc:	4632      	mov	r2, r6
 80032fe:	4914      	ldr	r1, [pc, #80]	; (8003350 <I2C_MasterRequestRead+0xfc>)
 8003300:	4620      	mov	r0, r4
 8003302:	f7ff ff01 	bl	8003108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003306:	b108      	cbz	r0, 800330c <I2C_MasterRequestRead+0xb8>
      return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e019      	b.n	8003340 <I2C_MasterRequestRead+0xec>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800330c:	2200      	movs	r2, #0
 800330e:	9203      	str	r2, [sp, #12]
 8003310:	6823      	ldr	r3, [r4, #0]
 8003312:	6959      	ldr	r1, [r3, #20]
 8003314:	9103      	str	r1, [sp, #12]
 8003316:	6999      	ldr	r1, [r3, #24]
 8003318:	9103      	str	r1, [sp, #12]
 800331a:	9903      	ldr	r1, [sp, #12]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800331c:	6819      	ldr	r1, [r3, #0]
 800331e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8003322:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003324:	9700      	str	r7, [sp, #0]
 8003326:	4633      	mov	r3, r6
 8003328:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800332c:	4620      	mov	r0, r4
 800332e:	f7ff feb3 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8003332:	b948      	cbnz	r0, 8003348 <I2C_MasterRequestRead+0xf4>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003334:	6822      	ldr	r2, [r4, #0]
 8003336:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 800333a:	6113      	str	r3, [r2, #16]
 800333c:	e7d0      	b.n	80032e0 <I2C_MasterRequestRead+0x8c>
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
}
 8003340:	4618      	mov	r0, r3
 8003342:	b004      	add	sp, #16
 8003344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e7f9      	b.n	8003340 <I2C_MasterRequestRead+0xec>
 800334c:	00010008 	.word	0x00010008
 8003350:	00010002 	.word	0x00010002

08003354 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8003354:	b570      	push	{r4, r5, r6, lr}
 8003356:	4604      	mov	r4, r0
 8003358:	460d      	mov	r5, r1
 800335a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800335c:	6823      	ldr	r3, [r4, #0]
 800335e:	695b      	ldr	r3, [r3, #20]
 8003360:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003364:	d11c      	bne.n	80033a0 <I2C_WaitOnTXEFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003366:	4620      	mov	r0, r4
 8003368:	f7ff fe6e 	bl	8003048 <I2C_IsAcknowledgeFailed>
 800336c:	b9d0      	cbnz	r0, 80033a4 <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 800336e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003372:	d0f3      	beq.n	800335c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003374:	f7fd ff6a 	bl	800124c <HAL_GetTick>
 8003378:	1b80      	subs	r0, r0, r6
 800337a:	4285      	cmp	r5, r0
 800337c:	d301      	bcc.n	8003382 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 800337e:	2d00      	cmp	r5, #0
 8003380:	d1ec      	bne.n	800335c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003382:	2300      	movs	r3, #0
 8003384:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003386:	2220      	movs	r2, #32
 8003388:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800338c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003390:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003392:	f042 0220 	orr.w	r2, r2, #32
 8003396:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003398:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 800339c:	2001      	movs	r0, #1
 800339e:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80033a0:	2000      	movs	r0, #0
 80033a2:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80033a4:	2001      	movs	r0, #1
}
 80033a6:	bd70      	pop	{r4, r5, r6, pc}

080033a8 <I2C_RequestMemoryWrite>:
{
 80033a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033ac:	b084      	sub	sp, #16
 80033ae:	4604      	mov	r4, r0
 80033b0:	460e      	mov	r6, r1
 80033b2:	4617      	mov	r7, r2
 80033b4:	4698      	mov	r8, r3
 80033b6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033b8:	6802      	ldr	r2, [r0, #0]
 80033ba:	6813      	ldr	r3, [r2, #0]
 80033bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033c0:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033c2:	9500      	str	r5, [sp, #0]
 80033c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033c6:	2200      	movs	r2, #0
 80033c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033cc:	f7ff fe64 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 80033d0:	b120      	cbz	r0, 80033dc <I2C_RequestMemoryWrite+0x34>
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	b004      	add	sp, #16
 80033d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033dc:	6823      	ldr	r3, [r4, #0]
 80033de:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
 80033e2:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033e4:	462b      	mov	r3, r5
 80033e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80033e8:	4921      	ldr	r1, [pc, #132]	; (8003470 <I2C_RequestMemoryWrite+0xc8>)
 80033ea:	4620      	mov	r0, r4
 80033ec:	f7ff fe8c 	bl	8003108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033f0:	b108      	cbz	r0, 80033f6 <I2C_RequestMemoryWrite+0x4e>
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e7ee      	b.n	80033d4 <I2C_RequestMemoryWrite+0x2c>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033f6:	2300      	movs	r3, #0
 80033f8:	9303      	str	r3, [sp, #12]
 80033fa:	6823      	ldr	r3, [r4, #0]
 80033fc:	695a      	ldr	r2, [r3, #20]
 80033fe:	9203      	str	r2, [sp, #12]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	9303      	str	r3, [sp, #12]
 8003404:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003406:	462a      	mov	r2, r5
 8003408:	990a      	ldr	r1, [sp, #40]	; 0x28
 800340a:	4620      	mov	r0, r4
 800340c:	f7ff ffa2 	bl	8003354 <I2C_WaitOnTXEFlagUntilTimeout>
 8003410:	4603      	mov	r3, r0
 8003412:	b158      	cbz	r0, 800342c <I2C_RequestMemoryWrite+0x84>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003414:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003416:	2b04      	cmp	r3, #4
 8003418:	d001      	beq.n	800341e <I2C_RequestMemoryWrite+0x76>
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e7da      	b.n	80033d4 <I2C_RequestMemoryWrite+0x2c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800341e:	6822      	ldr	r2, [r4, #0]
 8003420:	6813      	ldr	r3, [r2, #0]
 8003422:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003426:	6013      	str	r3, [r2, #0]
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e7d3      	b.n	80033d4 <I2C_RequestMemoryWrite+0x2c>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800342c:	f1b8 0f01 	cmp.w	r8, #1
 8003430:	d00e      	beq.n	8003450 <I2C_RequestMemoryWrite+0xa8>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003432:	6823      	ldr	r3, [r4, #0]
 8003434:	0a3a      	lsrs	r2, r7, #8
 8003436:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003438:	462a      	mov	r2, r5
 800343a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800343c:	4620      	mov	r0, r4
 800343e:	f7ff ff89 	bl	8003354 <I2C_WaitOnTXEFlagUntilTimeout>
 8003442:	4603      	mov	r3, r0
 8003444:	b178      	cbz	r0, 8003466 <I2C_RequestMemoryWrite+0xbe>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003446:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003448:	2b04      	cmp	r3, #4
 800344a:	d005      	beq.n	8003458 <I2C_RequestMemoryWrite+0xb0>
      return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e7c1      	b.n	80033d4 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003450:	6822      	ldr	r2, [r4, #0]
 8003452:	b2ff      	uxtb	r7, r7
 8003454:	6117      	str	r7, [r2, #16]
 8003456:	e7bd      	b.n	80033d4 <I2C_RequestMemoryWrite+0x2c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003458:	6822      	ldr	r2, [r4, #0]
 800345a:	6813      	ldr	r3, [r2, #0]
 800345c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003460:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e7b6      	b.n	80033d4 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003466:	6822      	ldr	r2, [r4, #0]
 8003468:	b2ff      	uxtb	r7, r7
 800346a:	6117      	str	r7, [r2, #16]
 800346c:	e7b2      	b.n	80033d4 <I2C_RequestMemoryWrite+0x2c>
 800346e:	bf00      	nop
 8003470:	00010002 	.word	0x00010002

08003474 <I2C_RequestMemoryRead>:
{
 8003474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003478:	b084      	sub	sp, #16
 800347a:	4604      	mov	r4, r0
 800347c:	460e      	mov	r6, r1
 800347e:	4617      	mov	r7, r2
 8003480:	4698      	mov	r8, r3
 8003482:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003484:	6802      	ldr	r2, [r0, #0]
 8003486:	6813      	ldr	r3, [r2, #0]
 8003488:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800348c:	6013      	str	r3, [r2, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800348e:	6802      	ldr	r2, [r0, #0]
 8003490:	6813      	ldr	r3, [r2, #0]
 8003492:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003496:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003498:	9500      	str	r5, [sp, #0]
 800349a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800349c:	2200      	movs	r2, #0
 800349e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80034a2:	f7ff fdf9 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 80034a6:	b120      	cbz	r0, 80034b2 <I2C_RequestMemoryRead+0x3e>
    return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	b004      	add	sp, #16
 80034ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034b2:	6823      	ldr	r3, [r4, #0]
 80034b4:	b2f6      	uxtb	r6, r6
 80034b6:	f006 02fe 	and.w	r2, r6, #254	; 0xfe
 80034ba:	611a      	str	r2, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034bc:	462b      	mov	r3, r5
 80034be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80034c0:	4938      	ldr	r1, [pc, #224]	; (80035a4 <I2C_RequestMemoryRead+0x130>)
 80034c2:	4620      	mov	r0, r4
 80034c4:	f7ff fe20 	bl	8003108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034c8:	b108      	cbz	r0, 80034ce <I2C_RequestMemoryRead+0x5a>
    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e7ed      	b.n	80034aa <I2C_RequestMemoryRead+0x36>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ce:	2300      	movs	r3, #0
 80034d0:	9303      	str	r3, [sp, #12]
 80034d2:	6823      	ldr	r3, [r4, #0]
 80034d4:	695a      	ldr	r2, [r3, #20]
 80034d6:	9203      	str	r2, [sp, #12]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	9303      	str	r3, [sp, #12]
 80034dc:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034de:	462a      	mov	r2, r5
 80034e0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80034e2:	4620      	mov	r0, r4
 80034e4:	f7ff ff36 	bl	8003354 <I2C_WaitOnTXEFlagUntilTimeout>
 80034e8:	b158      	cbz	r0, 8003502 <I2C_RequestMemoryRead+0x8e>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80034ec:	2b04      	cmp	r3, #4
 80034ee:	d001      	beq.n	80034f4 <I2C_RequestMemoryRead+0x80>
    return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e7da      	b.n	80034aa <I2C_RequestMemoryRead+0x36>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f4:	6822      	ldr	r2, [r4, #0]
 80034f6:	6813      	ldr	r3, [r2, #0]
 80034f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034fc:	6013      	str	r3, [r2, #0]
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e7d3      	b.n	80034aa <I2C_RequestMemoryRead+0x36>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003502:	f1b8 0f01 	cmp.w	r8, #1
 8003506:	d00d      	beq.n	8003524 <I2C_RequestMemoryRead+0xb0>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003508:	6823      	ldr	r3, [r4, #0]
 800350a:	0a3a      	lsrs	r2, r7, #8
 800350c:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800350e:	462a      	mov	r2, r5
 8003510:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003512:	4620      	mov	r0, r4
 8003514:	f7ff ff1e 	bl	8003354 <I2C_WaitOnTXEFlagUntilTimeout>
 8003518:	b1c8      	cbz	r0, 800354e <I2C_RequestMemoryRead+0xda>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800351a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800351c:	2b04      	cmp	r3, #4
 800351e:	d00f      	beq.n	8003540 <I2C_RequestMemoryRead+0xcc>
      return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e7c2      	b.n	80034aa <I2C_RequestMemoryRead+0x36>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003524:	6823      	ldr	r3, [r4, #0]
 8003526:	b2ff      	uxtb	r7, r7
 8003528:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800352a:	462a      	mov	r2, r5
 800352c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800352e:	4620      	mov	r0, r4
 8003530:	f7ff ff10 	bl	8003354 <I2C_WaitOnTXEFlagUntilTimeout>
 8003534:	b1b0      	cbz	r0, 8003564 <I2C_RequestMemoryRead+0xf0>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003536:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003538:	2b04      	cmp	r3, #4
 800353a:	d00c      	beq.n	8003556 <I2C_RequestMemoryRead+0xe2>
    return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e7b4      	b.n	80034aa <I2C_RequestMemoryRead+0x36>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003540:	6822      	ldr	r2, [r4, #0]
 8003542:	6813      	ldr	r3, [r2, #0]
 8003544:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003548:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e7ad      	b.n	80034aa <I2C_RequestMemoryRead+0x36>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800354e:	6823      	ldr	r3, [r4, #0]
 8003550:	b2ff      	uxtb	r7, r7
 8003552:	611f      	str	r7, [r3, #16]
 8003554:	e7e9      	b.n	800352a <I2C_RequestMemoryRead+0xb6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003556:	6822      	ldr	r2, [r4, #0]
 8003558:	6813      	ldr	r3, [r2, #0]
 800355a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800355e:	6013      	str	r3, [r2, #0]
    return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e7a2      	b.n	80034aa <I2C_RequestMemoryRead+0x36>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003564:	6822      	ldr	r2, [r4, #0]
 8003566:	6813      	ldr	r3, [r2, #0]
 8003568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800356c:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800356e:	9500      	str	r5, [sp, #0]
 8003570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003572:	2200      	movs	r2, #0
 8003574:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003578:	4620      	mov	r0, r4
 800357a:	f7ff fd8d 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 800357e:	b108      	cbz	r0, 8003584 <I2C_RequestMemoryRead+0x110>
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e792      	b.n	80034aa <I2C_RequestMemoryRead+0x36>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003584:	6823      	ldr	r3, [r4, #0]
 8003586:	f046 0601 	orr.w	r6, r6, #1
 800358a:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800358c:	462b      	mov	r3, r5
 800358e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003590:	4904      	ldr	r1, [pc, #16]	; (80035a4 <I2C_RequestMemoryRead+0x130>)
 8003592:	4620      	mov	r0, r4
 8003594:	f7ff fdb8 	bl	8003108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003598:	4603      	mov	r3, r0
 800359a:	2800      	cmp	r0, #0
 800359c:	d085      	beq.n	80034aa <I2C_RequestMemoryRead+0x36>
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e783      	b.n	80034aa <I2C_RequestMemoryRead+0x36>
 80035a2:	bf00      	nop
 80035a4:	00010002 	.word	0x00010002

080035a8 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 80035a8:	b570      	push	{r4, r5, r6, lr}
 80035aa:	4604      	mov	r4, r0
 80035ac:	460d      	mov	r5, r1
 80035ae:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80035b0:	6823      	ldr	r3, [r4, #0]
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	f013 0f04 	tst.w	r3, #4
 80035b8:	d11c      	bne.n	80035f4 <I2C_WaitOnBTFFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035ba:	4620      	mov	r0, r4
 80035bc:	f7ff fd44 	bl	8003048 <I2C_IsAcknowledgeFailed>
 80035c0:	b9d0      	cbnz	r0, 80035f8 <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 80035c2:	f1b5 3fff 	cmp.w	r5, #4294967295
 80035c6:	d0f3      	beq.n	80035b0 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035c8:	f7fd fe40 	bl	800124c <HAL_GetTick>
 80035cc:	1b80      	subs	r0, r0, r6
 80035ce:	4285      	cmp	r5, r0
 80035d0:	d301      	bcc.n	80035d6 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 80035d2:	2d00      	cmp	r5, #0
 80035d4:	d1ec      	bne.n	80035b0 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035d6:	2300      	movs	r3, #0
 80035d8:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035da:	2220      	movs	r2, #32
 80035dc:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035e0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035e4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80035e6:	f042 0220 	orr.w	r2, r2, #32
 80035ea:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80035ec:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 80035f0:	2001      	movs	r0, #1
 80035f2:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80035f4:	2000      	movs	r0, #0
 80035f6:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80035f8:	2001      	movs	r0, #1
}
 80035fa:	bd70      	pop	{r4, r5, r6, pc}

080035fc <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80035fc:	b570      	push	{r4, r5, r6, lr}
 80035fe:	4605      	mov	r5, r0
 8003600:	460c      	mov	r4, r1
 8003602:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003604:	682b      	ldr	r3, [r5, #0]
 8003606:	695a      	ldr	r2, [r3, #20]
 8003608:	f012 0f40 	tst.w	r2, #64	; 0x40
 800360c:	d129      	bne.n	8003662 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800360e:	695a      	ldr	r2, [r3, #20]
 8003610:	f012 0f10 	tst.w	r2, #16
 8003614:	d115      	bne.n	8003642 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003616:	f7fd fe19 	bl	800124c <HAL_GetTick>
 800361a:	1b80      	subs	r0, r0, r6
 800361c:	42a0      	cmp	r0, r4
 800361e:	d801      	bhi.n	8003624 <I2C_WaitOnRXNEFlagUntilTimeout+0x28>
 8003620:	2c00      	cmp	r4, #0
 8003622:	d1ef      	bne.n	8003604 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003624:	2300      	movs	r3, #0
 8003626:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003628:	2220      	movs	r2, #32
 800362a:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800362e:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003632:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8003634:	f042 0220 	orr.w	r2, r2, #32
 8003638:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800363a:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 800363e:	2001      	movs	r0, #1
 8003640:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003642:	f06f 0210 	mvn.w	r2, #16
 8003646:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003648:	2300      	movs	r3, #0
 800364a:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800364c:	2220      	movs	r2, #32
 800364e:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003652:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003656:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8003658:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800365a:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 800365e:	2001      	movs	r0, #1
 8003660:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8003662:	2000      	movs	r0, #0
}
 8003664:	bd70      	pop	{r4, r5, r6, pc}

08003666 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003666:	b570      	push	{r4, r5, r6, lr}
 8003668:	4604      	mov	r4, r0
 800366a:	460d      	mov	r5, r1
 800366c:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800366e:	6823      	ldr	r3, [r4, #0]
 8003670:	695b      	ldr	r3, [r3, #20]
 8003672:	f013 0f10 	tst.w	r3, #16
 8003676:	d119      	bne.n	80036ac <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003678:	4620      	mov	r0, r4
 800367a:	f7ff fce5 	bl	8003048 <I2C_IsAcknowledgeFailed>
 800367e:	b9b8      	cbnz	r0, 80036b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003680:	f7fd fde4 	bl	800124c <HAL_GetTick>
 8003684:	1b80      	subs	r0, r0, r6
 8003686:	42a8      	cmp	r0, r5
 8003688:	d801      	bhi.n	800368e <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
 800368a:	2d00      	cmp	r5, #0
 800368c:	d1ef      	bne.n	800366e <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 800368e:	2300      	movs	r3, #0
 8003690:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003692:	2220      	movs	r2, #32
 8003694:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003698:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800369c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800369e:	f042 0220 	orr.w	r2, r2, #32
 80036a2:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80036a4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 80036a8:	2001      	movs	r0, #1
 80036aa:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80036ac:	2000      	movs	r0, #0
 80036ae:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80036b0:	2001      	movs	r0, #1
}
 80036b2:	bd70      	pop	{r4, r5, r6, pc}
{
 80036b4:	4770      	bx	lr

080036b6 <HAL_I2C_Init>:
  if (hi2c == NULL)
 80036b6:	2800      	cmp	r0, #0
 80036b8:	f000 80be 	beq.w	8003838 <HAL_I2C_Init+0x182>
{
 80036bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036be:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036c0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d06b      	beq.n	80037a0 <HAL_I2C_Init+0xea>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80036c8:	2324      	movs	r3, #36	; 0x24
 80036ca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80036ce:	6822      	ldr	r2, [r4, #0]
 80036d0:	6813      	ldr	r3, [r2, #0]
 80036d2:	f023 0301 	bic.w	r3, r3, #1
 80036d6:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80036d8:	f005 f868 	bl	80087ac <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80036dc:	6862      	ldr	r2, [r4, #4]
 80036de:	4b58      	ldr	r3, [pc, #352]	; (8003840 <HAL_I2C_Init+0x18a>)
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d862      	bhi.n	80037aa <HAL_I2C_Init+0xf4>
 80036e4:	4b57      	ldr	r3, [pc, #348]	; (8003844 <HAL_I2C_Init+0x18e>)
 80036e6:	4298      	cmp	r0, r3
 80036e8:	bf8c      	ite	hi
 80036ea:	2300      	movhi	r3, #0
 80036ec:	2301      	movls	r3, #1
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	f040 80a4 	bne.w	800383c <HAL_I2C_Init+0x186>
  freqrange = I2C_FREQRANGE(pclk1);
 80036f4:	4b54      	ldr	r3, [pc, #336]	; (8003848 <HAL_I2C_Init+0x192>)
 80036f6:	fba3 2300 	umull	r2, r3, r3, r0
 80036fa:	0c9a      	lsrs	r2, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036fc:	6821      	ldr	r1, [r4, #0]
 80036fe:	684b      	ldr	r3, [r1, #4]
 8003700:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003704:	4313      	orrs	r3, r2
 8003706:	604b      	str	r3, [r1, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003708:	6825      	ldr	r5, [r4, #0]
 800370a:	6a29      	ldr	r1, [r5, #32]
 800370c:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8003710:	6866      	ldr	r6, [r4, #4]
 8003712:	4b4b      	ldr	r3, [pc, #300]	; (8003840 <HAL_I2C_Init+0x18a>)
 8003714:	429e      	cmp	r6, r3
 8003716:	d84e      	bhi.n	80037b6 <HAL_I2C_Init+0x100>
 8003718:	1c53      	adds	r3, r2, #1
 800371a:	430b      	orrs	r3, r1
 800371c:	622b      	str	r3, [r5, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800371e:	6822      	ldr	r2, [r4, #0]
 8003720:	69d1      	ldr	r1, [r2, #28]
 8003722:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8003726:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800372a:	6863      	ldr	r3, [r4, #4]
 800372c:	4d44      	ldr	r5, [pc, #272]	; (8003840 <HAL_I2C_Init+0x18a>)
 800372e:	42ab      	cmp	r3, r5
 8003730:	d84b      	bhi.n	80037ca <HAL_I2C_Init+0x114>
 8003732:	3801      	subs	r0, #1
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	fbb0 f3f3 	udiv	r3, r0, r3
 800373a:	3301      	adds	r3, #1
 800373c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003740:	2b04      	cmp	r3, #4
 8003742:	bf38      	it	cc
 8003744:	2304      	movcc	r3, #4
 8003746:	430b      	orrs	r3, r1
 8003748:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800374a:	6821      	ldr	r1, [r4, #0]
 800374c:	680b      	ldr	r3, [r1, #0]
 800374e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003752:	69e2      	ldr	r2, [r4, #28]
 8003754:	6a20      	ldr	r0, [r4, #32]
 8003756:	4302      	orrs	r2, r0
 8003758:	4313      	orrs	r3, r2
 800375a:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800375c:	6821      	ldr	r1, [r4, #0]
 800375e:	688b      	ldr	r3, [r1, #8]
 8003760:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003764:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003768:	6922      	ldr	r2, [r4, #16]
 800376a:	68e0      	ldr	r0, [r4, #12]
 800376c:	4302      	orrs	r2, r0
 800376e:	4313      	orrs	r3, r2
 8003770:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003772:	6821      	ldr	r1, [r4, #0]
 8003774:	68cb      	ldr	r3, [r1, #12]
 8003776:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800377a:	6962      	ldr	r2, [r4, #20]
 800377c:	69a0      	ldr	r0, [r4, #24]
 800377e:	4302      	orrs	r2, r0
 8003780:	4313      	orrs	r3, r2
 8003782:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8003784:	6822      	ldr	r2, [r4, #0]
 8003786:	6813      	ldr	r3, [r2, #0]
 8003788:	f043 0301 	orr.w	r3, r3, #1
 800378c:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800378e:	2000      	movs	r0, #0
 8003790:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003792:	2320      	movs	r3, #32
 8003794:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003798:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800379a:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 800379e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80037a0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 80037a4:	f009 f9c6 	bl	800cb34 <HAL_I2C_MspInit>
 80037a8:	e78e      	b.n	80036c8 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037aa:	4b28      	ldr	r3, [pc, #160]	; (800384c <HAL_I2C_Init+0x196>)
 80037ac:	4298      	cmp	r0, r3
 80037ae:	bf8c      	ite	hi
 80037b0:	2300      	movhi	r3, #0
 80037b2:	2301      	movls	r3, #1
 80037b4:	e79b      	b.n	80036ee <HAL_I2C_Init+0x38>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80037b6:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80037ba:	fb03 f302 	mul.w	r3, r3, r2
 80037be:	4a24      	ldr	r2, [pc, #144]	; (8003850 <HAL_I2C_Init+0x19a>)
 80037c0:	fba2 2303 	umull	r2, r3, r2, r3
 80037c4:	099b      	lsrs	r3, r3, #6
 80037c6:	3301      	adds	r3, #1
 80037c8:	e7a7      	b.n	800371a <HAL_I2C_Init+0x64>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80037ca:	68a6      	ldr	r6, [r4, #8]
 80037cc:	b9be      	cbnz	r6, 80037fe <HAL_I2C_Init+0x148>
 80037ce:	1e45      	subs	r5, r0, #1
 80037d0:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 80037d4:	fbb5 f5f7 	udiv	r5, r5, r7
 80037d8:	3501      	adds	r5, #1
 80037da:	f3c5 050b 	ubfx	r5, r5, #0, #12
 80037de:	fab5 f585 	clz	r5, r5
 80037e2:	096d      	lsrs	r5, r5, #5
 80037e4:	bb35      	cbnz	r5, 8003834 <HAL_I2C_Init+0x17e>
 80037e6:	b9c6      	cbnz	r6, 800381a <HAL_I2C_Init+0x164>
 80037e8:	3801      	subs	r0, #1
 80037ea:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80037ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80037f2:	3301      	adds	r3, #1
 80037f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037fc:	e7a3      	b.n	8003746 <HAL_I2C_Init+0x90>
 80037fe:	1e45      	subs	r5, r0, #1
 8003800:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 8003804:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8003808:	fbb5 f5f7 	udiv	r5, r5, r7
 800380c:	3501      	adds	r5, #1
 800380e:	f3c5 050b 	ubfx	r5, r5, #0, #12
 8003812:	fab5 f585 	clz	r5, r5
 8003816:	096d      	lsrs	r5, r5, #5
 8003818:	e7e4      	b.n	80037e4 <HAL_I2C_Init+0x12e>
 800381a:	3801      	subs	r0, #1
 800381c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003820:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003824:	fbb0 f3f3 	udiv	r3, r0, r3
 8003828:	3301      	adds	r3, #1
 800382a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800382e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003832:	e788      	b.n	8003746 <HAL_I2C_Init+0x90>
 8003834:	2301      	movs	r3, #1
 8003836:	e786      	b.n	8003746 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8003838:	2001      	movs	r0, #1
 800383a:	4770      	bx	lr
    return HAL_ERROR;
 800383c:	2001      	movs	r0, #1
}
 800383e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003840:	000186a0 	.word	0x000186a0
 8003844:	001e847f 	.word	0x001e847f
 8003848:	431bde83 	.word	0x431bde83
 800384c:	003d08ff 	.word	0x003d08ff
 8003850:	10624dd3 	.word	0x10624dd3
{
 8003854:	4770      	bx	lr

08003856 <HAL_I2C_DeInit>:
  if (hi2c == NULL)
 8003856:	b1a8      	cbz	r0, 8003884 <HAL_I2C_DeInit+0x2e>
{
 8003858:	b510      	push	{r4, lr}
 800385a:	4604      	mov	r4, r0
  hi2c->State = HAL_I2C_STATE_BUSY;
 800385c:	2324      	movs	r3, #36	; 0x24
 800385e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8003862:	6802      	ldr	r2, [r0, #0]
 8003864:	6813      	ldr	r3, [r2, #0]
 8003866:	f023 0301 	bic.w	r3, r3, #1
 800386a:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 800386c:	f009 f99a 	bl	800cba4 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003870:	2000      	movs	r0, #0
 8003872:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003874:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003878:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800387a:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  __HAL_UNLOCK(hi2c);
 800387e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8003882:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003884:	2001      	movs	r0, #1
 8003886:	4770      	bx	lr

08003888 <HAL_I2C_Master_Transmit>:
{
 8003888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800388c:	b084      	sub	sp, #16
 800388e:	4604      	mov	r4, r0
 8003890:	460d      	mov	r5, r1
 8003892:	4690      	mov	r8, r2
 8003894:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 8003896:	f7fd fcd9 	bl	800124c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800389a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	2b20      	cmp	r3, #32
 80038a2:	d004      	beq.n	80038ae <HAL_I2C_Master_Transmit+0x26>
    return HAL_BUSY;
 80038a4:	2502      	movs	r5, #2
}
 80038a6:	4628      	mov	r0, r5
 80038a8:	b004      	add	sp, #16
 80038aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038ae:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038b0:	9000      	str	r0, [sp, #0]
 80038b2:	2319      	movs	r3, #25
 80038b4:	2201      	movs	r2, #1
 80038b6:	494f      	ldr	r1, [pc, #316]	; (80039f4 <HAL_I2C_Master_Transmit+0x16c>)
 80038b8:	4620      	mov	r0, r4
 80038ba:	f7ff fbed 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 80038be:	b108      	cbz	r0, 80038c4 <HAL_I2C_Master_Transmit+0x3c>
      return HAL_BUSY;
 80038c0:	2502      	movs	r5, #2
 80038c2:	e7f0      	b.n	80038a6 <HAL_I2C_Master_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 80038c4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	f000 808e 	beq.w	80039ea <HAL_I2C_Master_Transmit+0x162>
 80038ce:	2301      	movs	r3, #1
 80038d0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038d4:	6823      	ldr	r3, [r4, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	f012 0f01 	tst.w	r2, #1
 80038dc:	d103      	bne.n	80038e6 <HAL_I2C_Master_Transmit+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	f042 0201 	orr.w	r2, r2, #1
 80038e4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038e6:	6822      	ldr	r2, [r4, #0]
 80038e8:	6813      	ldr	r3, [r2, #0]
 80038ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80038ee:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038f0:	2321      	movs	r3, #33	; 0x21
 80038f2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038f6:	2310      	movs	r3, #16
 80038f8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038fc:	2300      	movs	r3, #0
 80038fe:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003900:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003904:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003906:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003908:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800390a:	4b3b      	ldr	r3, [pc, #236]	; (80039f8 <HAL_I2C_Master_Transmit+0x170>)
 800390c:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800390e:	4633      	mov	r3, r6
 8003910:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003912:	4629      	mov	r1, r5
 8003914:	4620      	mov	r0, r4
 8003916:	f7ff fc49 	bl	80031ac <I2C_MasterRequestWrite>
 800391a:	4605      	mov	r5, r0
 800391c:	2800      	cmp	r0, #0
 800391e:	d166      	bne.n	80039ee <HAL_I2C_Master_Transmit+0x166>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003920:	2300      	movs	r3, #0
 8003922:	9303      	str	r3, [sp, #12]
 8003924:	6823      	ldr	r3, [r4, #0]
 8003926:	695a      	ldr	r2, [r3, #20]
 8003928:	9203      	str	r2, [sp, #12]
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	9303      	str	r3, [sp, #12]
 800392e:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8003930:	e012      	b.n	8003958 <HAL_I2C_Master_Transmit+0xd0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003932:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003934:	2b04      	cmp	r3, #4
 8003936:	d001      	beq.n	800393c <HAL_I2C_Master_Transmit+0xb4>
        return HAL_ERROR;
 8003938:	2501      	movs	r5, #1
 800393a:	e7b4      	b.n	80038a6 <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800393c:	6822      	ldr	r2, [r4, #0]
 800393e:	6813      	ldr	r3, [r2, #0]
 8003940:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003944:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8003946:	2501      	movs	r5, #1
 8003948:	e7ad      	b.n	80038a6 <HAL_I2C_Master_Transmit+0x1e>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800394a:	4632      	mov	r2, r6
 800394c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800394e:	4620      	mov	r0, r4
 8003950:	f7ff fe2a 	bl	80035a8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003954:	2800      	cmp	r0, #0
 8003956:	d12e      	bne.n	80039b6 <HAL_I2C_Master_Transmit+0x12e>
    while (hi2c->XferSize > 0U)
 8003958:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800395a:	2b00      	cmp	r3, #0
 800395c:	d037      	beq.n	80039ce <HAL_I2C_Master_Transmit+0x146>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800395e:	4632      	mov	r2, r6
 8003960:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003962:	4620      	mov	r0, r4
 8003964:	f7ff fcf6 	bl	8003354 <I2C_WaitOnTXEFlagUntilTimeout>
 8003968:	2800      	cmp	r0, #0
 800396a:	d1e2      	bne.n	8003932 <HAL_I2C_Master_Transmit+0xaa>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800396c:	6823      	ldr	r3, [r4, #0]
 800396e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003970:	7812      	ldrb	r2, [r2, #0]
 8003972:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003974:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003976:	1c4b      	adds	r3, r1, #1
 8003978:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800397a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800397c:	b29b      	uxth	r3, r3
 800397e:	3b01      	subs	r3, #1
 8003980:	b29b      	uxth	r3, r3
 8003982:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003984:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003986:	3b01      	subs	r3, #1
 8003988:	b29b      	uxth	r3, r3
 800398a:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800398c:	6822      	ldr	r2, [r4, #0]
 800398e:	6950      	ldr	r0, [r2, #20]
 8003990:	f010 0f04 	tst.w	r0, #4
 8003994:	d0d9      	beq.n	800394a <HAL_I2C_Master_Transmit+0xc2>
 8003996:	2b00      	cmp	r3, #0
 8003998:	d0d7      	beq.n	800394a <HAL_I2C_Master_Transmit+0xc2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800399a:	784b      	ldrb	r3, [r1, #1]
 800399c:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 800399e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039a0:	3301      	adds	r3, #1
 80039a2:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80039a4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 80039ae:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80039b0:	3b01      	subs	r3, #1
 80039b2:	8523      	strh	r3, [r4, #40]	; 0x28
 80039b4:	e7c9      	b.n	800394a <HAL_I2C_Master_Transmit+0xc2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80039b8:	2b04      	cmp	r3, #4
 80039ba:	d001      	beq.n	80039c0 <HAL_I2C_Master_Transmit+0x138>
        return HAL_ERROR;
 80039bc:	2501      	movs	r5, #1
 80039be:	e772      	b.n	80038a6 <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c0:	6822      	ldr	r2, [r4, #0]
 80039c2:	6813      	ldr	r3, [r2, #0]
 80039c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039c8:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 80039ca:	2501      	movs	r5, #1
 80039cc:	e76b      	b.n	80038a6 <HAL_I2C_Master_Transmit+0x1e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ce:	6822      	ldr	r2, [r4, #0]
 80039d0:	6813      	ldr	r3, [r2, #0]
 80039d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039d6:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80039d8:	2320      	movs	r3, #32
 80039da:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039de:	2300      	movs	r3, #0
 80039e0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 80039e4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 80039e8:	e75d      	b.n	80038a6 <HAL_I2C_Master_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 80039ea:	2502      	movs	r5, #2
 80039ec:	e75b      	b.n	80038a6 <HAL_I2C_Master_Transmit+0x1e>
      return HAL_ERROR;
 80039ee:	2501      	movs	r5, #1
 80039f0:	e759      	b.n	80038a6 <HAL_I2C_Master_Transmit+0x1e>
 80039f2:	bf00      	nop
 80039f4:	00100002 	.word	0x00100002
 80039f8:	ffff0000 	.word	0xffff0000

080039fc <HAL_I2C_Master_Receive>:
{
 80039fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a00:	b086      	sub	sp, #24
 8003a02:	4604      	mov	r4, r0
 8003a04:	460d      	mov	r5, r1
 8003a06:	4690      	mov	r8, r2
 8003a08:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 8003a0a:	f7fd fc1f 	bl	800124c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a0e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b20      	cmp	r3, #32
 8003a16:	d004      	beq.n	8003a22 <HAL_I2C_Master_Receive+0x26>
    return HAL_BUSY;
 8003a18:	2502      	movs	r5, #2
}
 8003a1a:	4628      	mov	r0, r5
 8003a1c:	b006      	add	sp, #24
 8003a1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a22:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a24:	9000      	str	r0, [sp, #0]
 8003a26:	2319      	movs	r3, #25
 8003a28:	2201      	movs	r2, #1
 8003a2a:	4988      	ldr	r1, [pc, #544]	; (8003c4c <HAL_I2C_Master_Receive+0x250>)
 8003a2c:	4620      	mov	r0, r4
 8003a2e:	f7ff fb33 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8003a32:	b108      	cbz	r0, 8003a38 <HAL_I2C_Master_Receive+0x3c>
      return HAL_BUSY;
 8003a34:	2502      	movs	r5, #2
 8003a36:	e7f0      	b.n	8003a1a <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8003a38:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	f000 813d 	beq.w	8003cbc <HAL_I2C_Master_Receive+0x2c0>
 8003a42:	2301      	movs	r3, #1
 8003a44:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a48:	6823      	ldr	r3, [r4, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	f012 0f01 	tst.w	r2, #1
 8003a50:	d103      	bne.n	8003a5a <HAL_I2C_Master_Receive+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	f042 0201 	orr.w	r2, r2, #1
 8003a58:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a5a:	6822      	ldr	r2, [r4, #0]
 8003a5c:	6813      	ldr	r3, [r2, #0]
 8003a5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a62:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003a64:	2322      	movs	r3, #34	; 0x22
 8003a66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003a6a:	2310      	movs	r3, #16
 8003a6c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003a70:	2300      	movs	r3, #0
 8003a72:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003a74:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003a78:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a7a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003a7c:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a7e:	4b74      	ldr	r3, [pc, #464]	; (8003c50 <HAL_I2C_Master_Receive+0x254>)
 8003a80:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003a82:	4633      	mov	r3, r6
 8003a84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003a86:	4629      	mov	r1, r5
 8003a88:	4620      	mov	r0, r4
 8003a8a:	f7ff fbe3 	bl	8003254 <I2C_MasterRequestRead>
 8003a8e:	4605      	mov	r5, r0
 8003a90:	2800      	cmp	r0, #0
 8003a92:	f040 8115 	bne.w	8003cc0 <HAL_I2C_Master_Receive+0x2c4>
    if (hi2c->XferSize == 0U)
 8003a96:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003a98:	b95b      	cbnz	r3, 8003ab2 <HAL_I2C_Master_Receive+0xb6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a9a:	9302      	str	r3, [sp, #8]
 8003a9c:	6823      	ldr	r3, [r4, #0]
 8003a9e:	695a      	ldr	r2, [r3, #20]
 8003aa0:	9202      	str	r2, [sp, #8]
 8003aa2:	699a      	ldr	r2, [r3, #24]
 8003aa4:	9202      	str	r2, [sp, #8]
 8003aa6:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003aae:	601a      	str	r2, [r3, #0]
 8003ab0:	e07a      	b.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
    else if (hi2c->XferSize == 1U)
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d00f      	beq.n	8003ad6 <HAL_I2C_Master_Receive+0xda>
    else if (hi2c->XferSize == 2U)
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d01f      	beq.n	8003afa <HAL_I2C_Master_Receive+0xfe>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aba:	6822      	ldr	r2, [r4, #0]
 8003abc:	6813      	ldr	r3, [r2, #0]
 8003abe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ac2:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	9305      	str	r3, [sp, #20]
 8003ac8:	6823      	ldr	r3, [r4, #0]
 8003aca:	695a      	ldr	r2, [r3, #20]
 8003acc:	9205      	str	r2, [sp, #20]
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	9305      	str	r3, [sp, #20]
 8003ad2:	9b05      	ldr	r3, [sp, #20]
 8003ad4:	e068      	b.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ad6:	6822      	ldr	r2, [r4, #0]
 8003ad8:	6813      	ldr	r3, [r2, #0]
 8003ada:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ade:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	9303      	str	r3, [sp, #12]
 8003ae4:	6823      	ldr	r3, [r4, #0]
 8003ae6:	695a      	ldr	r2, [r3, #20]
 8003ae8:	9203      	str	r2, [sp, #12]
 8003aea:	699a      	ldr	r2, [r3, #24]
 8003aec:	9203      	str	r2, [sp, #12]
 8003aee:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003af6:	601a      	str	r2, [r3, #0]
 8003af8:	e056      	b.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003afa:	6822      	ldr	r2, [r4, #0]
 8003afc:	6813      	ldr	r3, [r2, #0]
 8003afe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b02:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b04:	6822      	ldr	r2, [r4, #0]
 8003b06:	6813      	ldr	r3, [r2, #0]
 8003b08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003b0c:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b0e:	2300      	movs	r3, #0
 8003b10:	9304      	str	r3, [sp, #16]
 8003b12:	6823      	ldr	r3, [r4, #0]
 8003b14:	695a      	ldr	r2, [r3, #20]
 8003b16:	9204      	str	r2, [sp, #16]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	9304      	str	r3, [sp, #16]
 8003b1c:	9b04      	ldr	r3, [sp, #16]
 8003b1e:	e043      	b.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b20:	4632      	mov	r2, r6
 8003b22:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003b24:	4620      	mov	r0, r4
 8003b26:	f7ff fd69 	bl	80035fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b2a:	2800      	cmp	r0, #0
 8003b2c:	f040 80ca 	bne.w	8003cc4 <HAL_I2C_Master_Receive+0x2c8>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b32:	6822      	ldr	r2, [r4, #0]
 8003b34:	6912      	ldr	r2, [r2, #16]
 8003b36:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003b38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003b3e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003b40:	3b01      	subs	r3, #1
 8003b42:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003b44:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	3b01      	subs	r3, #1
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003b4e:	e02b      	b.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b50:	9600      	str	r6, [sp, #0]
 8003b52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003b54:	2200      	movs	r2, #0
 8003b56:	493f      	ldr	r1, [pc, #252]	; (8003c54 <HAL_I2C_Master_Receive+0x258>)
 8003b58:	4620      	mov	r0, r4
 8003b5a:	f7ff fa9d 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8003b5e:	2800      	cmp	r0, #0
 8003b60:	f040 80b2 	bne.w	8003cc8 <HAL_I2C_Master_Receive+0x2cc>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b64:	6822      	ldr	r2, [r4, #0]
 8003b66:	6813      	ldr	r3, [r2, #0]
 8003b68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b6c:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b70:	6822      	ldr	r2, [r4, #0]
 8003b72:	6912      	ldr	r2, [r2, #16]
 8003b74:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003b76:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003b78:	1c53      	adds	r3, r2, #1
 8003b7a:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003b7c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003b82:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	3b01      	subs	r3, #1
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b8c:	6823      	ldr	r3, [r4, #0]
 8003b8e:	691b      	ldr	r3, [r3, #16]
 8003b90:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8003b92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b94:	3301      	adds	r3, #1
 8003b96:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003b98:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003b9e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ba8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d07d      	beq.n	8003caa <HAL_I2C_Master_Receive+0x2ae>
      if (hi2c->XferSize <= 3U)
 8003bae:	2b03      	cmp	r3, #3
 8003bb0:	d852      	bhi.n	8003c58 <HAL_I2C_Master_Receive+0x25c>
        if (hi2c->XferSize == 1U)
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d0b4      	beq.n	8003b20 <HAL_I2C_Master_Receive+0x124>
        else if (hi2c->XferSize == 2U)
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d0ca      	beq.n	8003b50 <HAL_I2C_Master_Receive+0x154>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bba:	9600      	str	r6, [sp, #0]
 8003bbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	4924      	ldr	r1, [pc, #144]	; (8003c54 <HAL_I2C_Master_Receive+0x258>)
 8003bc2:	4620      	mov	r0, r4
 8003bc4:	f7ff fa68 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8003bc8:	2800      	cmp	r0, #0
 8003bca:	d17f      	bne.n	8003ccc <HAL_I2C_Master_Receive+0x2d0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bcc:	6822      	ldr	r2, [r4, #0]
 8003bce:	6813      	ldr	r3, [r2, #0]
 8003bd0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bd4:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003bd8:	6822      	ldr	r2, [r4, #0]
 8003bda:	6912      	ldr	r2, [r2, #16]
 8003bdc:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003bde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003be0:	3301      	adds	r3, #1
 8003be2:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003be4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003be6:	3b01      	subs	r3, #1
 8003be8:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003bea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bf4:	9600      	str	r6, [sp, #0]
 8003bf6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	4916      	ldr	r1, [pc, #88]	; (8003c54 <HAL_I2C_Master_Receive+0x258>)
 8003bfc:	4620      	mov	r0, r4
 8003bfe:	f7ff fa4b 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8003c02:	2800      	cmp	r0, #0
 8003c04:	d164      	bne.n	8003cd0 <HAL_I2C_Master_Receive+0x2d4>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c06:	6822      	ldr	r2, [r4, #0]
 8003c08:	6813      	ldr	r3, [r2, #0]
 8003c0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c0e:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c12:	6822      	ldr	r2, [r4, #0]
 8003c14:	6912      	ldr	r2, [r2, #16]
 8003c16:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003c18:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003c1a:	1c53      	adds	r3, r2, #1
 8003c1c:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003c1e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003c20:	3b01      	subs	r3, #1
 8003c22:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003c24:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	3b01      	subs	r3, #1
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c2e:	6823      	ldr	r3, [r4, #0]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8003c34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c36:	3301      	adds	r3, #1
 8003c38:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003c3a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003c40:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	3b01      	subs	r3, #1
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003c4a:	e7ad      	b.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
 8003c4c:	00100002 	.word	0x00100002
 8003c50:	ffff0000 	.word	0xffff0000
 8003c54:	00010004 	.word	0x00010004
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c58:	4632      	mov	r2, r6
 8003c5a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003c5c:	4620      	mov	r0, r4
 8003c5e:	f7ff fccd 	bl	80035fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c62:	2800      	cmp	r0, #0
 8003c64:	d136      	bne.n	8003cd4 <HAL_I2C_Master_Receive+0x2d8>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c68:	6822      	ldr	r2, [r4, #0]
 8003c6a:	6912      	ldr	r2, [r2, #16]
 8003c6c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003c6e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003c70:	1c53      	adds	r3, r2, #1
 8003c72:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8003c74:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003c76:	3b01      	subs	r3, #1
 8003c78:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8003c7a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c84:	6823      	ldr	r3, [r4, #0]
 8003c86:	6959      	ldr	r1, [r3, #20]
 8003c88:	f011 0f04 	tst.w	r1, #4
 8003c8c:	d08c      	beq.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8003c92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c94:	3301      	adds	r3, #1
 8003c96:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003c98:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003c9e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003ca8:	e77e      	b.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
    hi2c->State = HAL_I2C_STATE_READY;
 8003caa:	2320      	movs	r3, #32
 8003cac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8003cb6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8003cba:	e6ae      	b.n	8003a1a <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8003cbc:	2502      	movs	r5, #2
 8003cbe:	e6ac      	b.n	8003a1a <HAL_I2C_Master_Receive+0x1e>
      return HAL_ERROR;
 8003cc0:	2501      	movs	r5, #1
 8003cc2:	e6aa      	b.n	8003a1a <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8003cc4:	2501      	movs	r5, #1
 8003cc6:	e6a8      	b.n	8003a1a <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8003cc8:	2501      	movs	r5, #1
 8003cca:	e6a6      	b.n	8003a1a <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8003ccc:	2501      	movs	r5, #1
 8003cce:	e6a4      	b.n	8003a1a <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8003cd0:	2501      	movs	r5, #1
 8003cd2:	e6a2      	b.n	8003a1a <HAL_I2C_Master_Receive+0x1e>
          return HAL_ERROR;
 8003cd4:	2501      	movs	r5, #1
 8003cd6:	e6a0      	b.n	8003a1a <HAL_I2C_Master_Receive+0x1e>

08003cd8 <HAL_I2C_Slave_Transmit>:
{
 8003cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cdc:	b084      	sub	sp, #16
 8003cde:	4604      	mov	r4, r0
 8003ce0:	460f      	mov	r7, r1
 8003ce2:	4690      	mov	r8, r2
 8003ce4:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8003ce6:	f7fd fab1 	bl	800124c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cea:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	d004      	beq.n	8003cfe <HAL_I2C_Slave_Transmit+0x26>
    return HAL_BUSY;
 8003cf4:	2302      	movs	r3, #2
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	b004      	add	sp, #16
 8003cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cfe:	4606      	mov	r6, r0
    if ((pData == NULL) || (Size == 0U))
 8003d00:	2f00      	cmp	r7, #0
 8003d02:	f000 80a6 	beq.w	8003e52 <HAL_I2C_Slave_Transmit+0x17a>
 8003d06:	f1b8 0f00 	cmp.w	r8, #0
 8003d0a:	f000 80a4 	beq.w	8003e56 <HAL_I2C_Slave_Transmit+0x17e>
    __HAL_LOCK(hi2c);
 8003d0e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	f000 80a1 	beq.w	8003e5a <HAL_I2C_Slave_Transmit+0x182>
 8003d18:	2301      	movs	r3, #1
 8003d1a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d1e:	6823      	ldr	r3, [r4, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	f012 0f01 	tst.w	r2, #1
 8003d26:	d103      	bne.n	8003d30 <HAL_I2C_Slave_Transmit+0x58>
      __HAL_I2C_ENABLE(hi2c);
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	f042 0201 	orr.w	r2, r2, #1
 8003d2e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d30:	6822      	ldr	r2, [r4, #0]
 8003d32:	6813      	ldr	r3, [r2, #0]
 8003d34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d38:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003d3a:	2321      	movs	r3, #33	; 0x21
 8003d3c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8003d40:	2320      	movs	r3, #32
 8003d42:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003d46:	2200      	movs	r2, #0
 8003d48:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003d4a:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d4c:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d50:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003d52:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d54:	4b45      	ldr	r3, [pc, #276]	; (8003e6c <HAL_I2C_Slave_Transmit+0x194>)
 8003d56:	62e3      	str	r3, [r4, #44]	; 0x2c
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d58:	6821      	ldr	r1, [r4, #0]
 8003d5a:	680b      	ldr	r3, [r1, #0]
 8003d5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d60:	600b      	str	r3, [r1, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8003d62:	9600      	str	r6, [sp, #0]
 8003d64:	462b      	mov	r3, r5
 8003d66:	4942      	ldr	r1, [pc, #264]	; (8003e70 <HAL_I2C_Slave_Transmit+0x198>)
 8003d68:	4620      	mov	r0, r4
 8003d6a:	f7ff f995 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8003d6e:	2800      	cmp	r0, #0
 8003d70:	d175      	bne.n	8003e5e <HAL_I2C_Slave_Transmit+0x186>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d72:	2300      	movs	r3, #0
 8003d74:	9302      	str	r3, [sp, #8]
 8003d76:	6823      	ldr	r3, [r4, #0]
 8003d78:	695a      	ldr	r2, [r3, #20]
 8003d7a:	9202      	str	r2, [sp, #8]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	9302      	str	r3, [sp, #8]
 8003d80:	9b02      	ldr	r3, [sp, #8]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003d82:	6923      	ldr	r3, [r4, #16]
 8003d84:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003d88:	d02e      	beq.n	8003de8 <HAL_I2C_Slave_Transmit+0x110>
    while (hi2c->XferSize > 0U)
 8003d8a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d044      	beq.n	8003e1a <HAL_I2C_Slave_Transmit+0x142>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d90:	4632      	mov	r2, r6
 8003d92:	4629      	mov	r1, r5
 8003d94:	4620      	mov	r0, r4
 8003d96:	f7ff fadd 	bl	8003354 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d9a:	2800      	cmp	r0, #0
 8003d9c:	d136      	bne.n	8003e0c <HAL_I2C_Slave_Transmit+0x134>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003da2:	7812      	ldrb	r2, [r2, #0]
 8003da4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003da6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003da8:	1c4b      	adds	r3, r1, #1
 8003daa:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003dac:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003db6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003db8:	3b01      	subs	r3, #1
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003dbe:	6822      	ldr	r2, [r4, #0]
 8003dc0:	6950      	ldr	r0, [r2, #20]
 8003dc2:	f010 0f04 	tst.w	r0, #4
 8003dc6:	d0e0      	beq.n	8003d8a <HAL_I2C_Slave_Transmit+0xb2>
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d0de      	beq.n	8003d8a <HAL_I2C_Slave_Transmit+0xb2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dcc:	784b      	ldrb	r3, [r1, #1]
 8003dce:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 8003dd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8003dd6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8003de0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003de2:	3b01      	subs	r3, #1
 8003de4:	8523      	strh	r3, [r4, #40]	; 0x28
 8003de6:	e7d0      	b.n	8003d8a <HAL_I2C_Slave_Transmit+0xb2>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8003de8:	9600      	str	r6, [sp, #0]
 8003dea:	462b      	mov	r3, r5
 8003dec:	2200      	movs	r2, #0
 8003dee:	4920      	ldr	r1, [pc, #128]	; (8003e70 <HAL_I2C_Slave_Transmit+0x198>)
 8003df0:	4620      	mov	r0, r4
 8003df2:	f7ff f951 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8003df6:	2800      	cmp	r0, #0
 8003df8:	d133      	bne.n	8003e62 <HAL_I2C_Slave_Transmit+0x18a>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	9303      	str	r3, [sp, #12]
 8003dfe:	6823      	ldr	r3, [r4, #0]
 8003e00:	695a      	ldr	r2, [r3, #20]
 8003e02:	9203      	str	r2, [sp, #12]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	9303      	str	r3, [sp, #12]
 8003e08:	9b03      	ldr	r3, [sp, #12]
 8003e0a:	e7be      	b.n	8003d8a <HAL_I2C_Slave_Transmit+0xb2>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e0c:	6822      	ldr	r2, [r4, #0]
 8003e0e:	6813      	ldr	r3, [r2, #0]
 8003e10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e14:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e76d      	b.n	8003cf6 <HAL_I2C_Slave_Transmit+0x1e>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_AF, RESET, Timeout, tickstart) != HAL_OK)
 8003e1a:	9600      	str	r6, [sp, #0]
 8003e1c:	462b      	mov	r3, r5
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f44f 3182 	mov.w	r1, #66560	; 0x10400
 8003e24:	4620      	mov	r0, r4
 8003e26:	f7ff f937 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	b9d8      	cbnz	r0, 8003e66 <HAL_I2C_Slave_Transmit+0x18e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e2e:	6822      	ldr	r2, [r4, #0]
 8003e30:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 8003e34:	6151      	str	r1, [r2, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e36:	6821      	ldr	r1, [r4, #0]
 8003e38:	680a      	ldr	r2, [r1, #0]
 8003e3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e3e:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003e40:	2220      	movs	r2, #32
 8003e42:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e46:	2200      	movs	r2, #0
 8003e48:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8003e4c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    return HAL_OK;
 8003e50:	e751      	b.n	8003cf6 <HAL_I2C_Slave_Transmit+0x1e>
      return  HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e74f      	b.n	8003cf6 <HAL_I2C_Slave_Transmit+0x1e>
 8003e56:	2301      	movs	r3, #1
 8003e58:	e74d      	b.n	8003cf6 <HAL_I2C_Slave_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 8003e5a:	2302      	movs	r3, #2
 8003e5c:	e74b      	b.n	8003cf6 <HAL_I2C_Slave_Transmit+0x1e>
      return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e749      	b.n	8003cf6 <HAL_I2C_Slave_Transmit+0x1e>
        return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e747      	b.n	8003cf6 <HAL_I2C_Slave_Transmit+0x1e>
      return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e745      	b.n	8003cf6 <HAL_I2C_Slave_Transmit+0x1e>
 8003e6a:	bf00      	nop
 8003e6c:	ffff0000 	.word	0xffff0000
 8003e70:	00010002 	.word	0x00010002

08003e74 <HAL_I2C_Slave_Receive>:
{
 8003e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e78:	b084      	sub	sp, #16
 8003e7a:	4604      	mov	r4, r0
 8003e7c:	460f      	mov	r7, r1
 8003e7e:	4690      	mov	r8, r2
 8003e80:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8003e82:	f7fd f9e3 	bl	800124c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e86:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	2b20      	cmp	r3, #32
 8003e8e:	d004      	beq.n	8003e9a <HAL_I2C_Slave_Receive+0x26>
    return HAL_BUSY;
 8003e90:	2302      	movs	r3, #2
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	b004      	add	sp, #16
 8003e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e9a:	4606      	mov	r6, r0
    if ((pData == NULL) || (Size == (uint16_t)0))
 8003e9c:	2f00      	cmp	r7, #0
 8003e9e:	f000 8098 	beq.w	8003fd2 <HAL_I2C_Slave_Receive+0x15e>
 8003ea2:	f1b8 0f00 	cmp.w	r8, #0
 8003ea6:	f000 8096 	beq.w	8003fd6 <HAL_I2C_Slave_Receive+0x162>
    __HAL_LOCK(hi2c);
 8003eaa:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	f000 8093 	beq.w	8003fda <HAL_I2C_Slave_Receive+0x166>
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003eba:	6823      	ldr	r3, [r4, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	f012 0f01 	tst.w	r2, #1
 8003ec2:	d103      	bne.n	8003ecc <HAL_I2C_Slave_Receive+0x58>
      __HAL_I2C_ENABLE(hi2c);
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	f042 0201 	orr.w	r2, r2, #1
 8003eca:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ecc:	6822      	ldr	r2, [r4, #0]
 8003ece:	6813      	ldr	r3, [r2, #0]
 8003ed0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ed4:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003ed6:	2322      	movs	r3, #34	; 0x22
 8003ed8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8003edc:	2320      	movs	r3, #32
 8003ede:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003ee6:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ee8:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003eec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003eee:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ef0:	4b3c      	ldr	r3, [pc, #240]	; (8003fe4 <HAL_I2C_Slave_Receive+0x170>)
 8003ef2:	62e3      	str	r3, [r4, #44]	; 0x2c
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ef4:	6821      	ldr	r1, [r4, #0]
 8003ef6:	680b      	ldr	r3, [r1, #0]
 8003ef8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003efc:	600b      	str	r3, [r1, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8003efe:	9600      	str	r6, [sp, #0]
 8003f00:	462b      	mov	r3, r5
 8003f02:	4939      	ldr	r1, [pc, #228]	; (8003fe8 <HAL_I2C_Slave_Receive+0x174>)
 8003f04:	4620      	mov	r0, r4
 8003f06:	f7ff f8c7 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8003f0a:	2800      	cmp	r0, #0
 8003f0c:	d167      	bne.n	8003fde <HAL_I2C_Slave_Receive+0x16a>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f0e:	2300      	movs	r3, #0
 8003f10:	9302      	str	r3, [sp, #8]
 8003f12:	6823      	ldr	r3, [r4, #0]
 8003f14:	695a      	ldr	r2, [r3, #20]
 8003f16:	9202      	str	r2, [sp, #8]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	9302      	str	r3, [sp, #8]
 8003f1c:	9b02      	ldr	r3, [sp, #8]
    while (hi2c->XferSize > 0U)
 8003f1e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d031      	beq.n	8003f88 <HAL_I2C_Slave_Receive+0x114>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f24:	4632      	mov	r2, r6
 8003f26:	4629      	mov	r1, r5
 8003f28:	4620      	mov	r0, r4
 8003f2a:	f7ff fb67 	bl	80035fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f2e:	bb20      	cbnz	r0, 8003f7a <HAL_I2C_Slave_Receive+0x106>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f32:	6822      	ldr	r2, [r4, #0]
 8003f34:	6912      	ldr	r2, [r2, #16]
 8003f36:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003f38:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003f3a:	1c4b      	adds	r3, r1, #1
 8003f3c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003f3e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8003f40:	3a01      	subs	r2, #1
 8003f42:	b292      	uxth	r2, r2
 8003f44:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003f46:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f50:	6823      	ldr	r3, [r4, #0]
 8003f52:	6958      	ldr	r0, [r3, #20]
 8003f54:	f010 0f04 	tst.w	r0, #4
 8003f58:	d0e1      	beq.n	8003f1e <HAL_I2C_Slave_Receive+0xaa>
 8003f5a:	2a00      	cmp	r2, #0
 8003f5c:	d0df      	beq.n	8003f1e <HAL_I2C_Slave_Receive+0xaa>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	704b      	strb	r3, [r1, #1]
        hi2c->pBuffPtr++;
 8003f62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f64:	3301      	adds	r3, #1
 8003f66:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8003f68:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8003f6e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	3b01      	subs	r3, #1
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003f78:	e7d1      	b.n	8003f1e <HAL_I2C_Slave_Receive+0xaa>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f7a:	6822      	ldr	r2, [r4, #0]
 8003f7c:	6813      	ldr	r3, [r2, #0]
 8003f7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f82:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e784      	b.n	8003e92 <HAL_I2C_Slave_Receive+0x1e>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f88:	4632      	mov	r2, r6
 8003f8a:	4629      	mov	r1, r5
 8003f8c:	4620      	mov	r0, r4
 8003f8e:	f7ff fb6a 	bl	8003666 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f92:	4603      	mov	r3, r0
 8003f94:	b9b0      	cbnz	r0, 8003fc4 <HAL_I2C_Slave_Receive+0x150>
    __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003f96:	2200      	movs	r2, #0
 8003f98:	9203      	str	r2, [sp, #12]
 8003f9a:	6821      	ldr	r1, [r4, #0]
 8003f9c:	6948      	ldr	r0, [r1, #20]
 8003f9e:	9003      	str	r0, [sp, #12]
 8003fa0:	6808      	ldr	r0, [r1, #0]
 8003fa2:	f040 0001 	orr.w	r0, r0, #1
 8003fa6:	6008      	str	r0, [r1, #0]
 8003fa8:	9903      	ldr	r1, [sp, #12]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003faa:	6820      	ldr	r0, [r4, #0]
 8003fac:	6801      	ldr	r1, [r0, #0]
 8003fae:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003fb2:	6001      	str	r1, [r0, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003fb4:	2120      	movs	r1, #32
 8003fb6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fba:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8003fbe:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    return HAL_OK;
 8003fc2:	e766      	b.n	8003e92 <HAL_I2C_Slave_Receive+0x1e>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fc4:	6822      	ldr	r2, [r4, #0]
 8003fc6:	6813      	ldr	r3, [r2, #0]
 8003fc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fcc:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e75f      	b.n	8003e92 <HAL_I2C_Slave_Receive+0x1e>
      return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e75d      	b.n	8003e92 <HAL_I2C_Slave_Receive+0x1e>
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e75b      	b.n	8003e92 <HAL_I2C_Slave_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e759      	b.n	8003e92 <HAL_I2C_Slave_Receive+0x1e>
      return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e757      	b.n	8003e92 <HAL_I2C_Slave_Receive+0x1e>
 8003fe2:	bf00      	nop
 8003fe4:	ffff0000 	.word	0xffff0000
 8003fe8:	00010002 	.word	0x00010002

08003fec <HAL_I2C_Master_Transmit_IT>:
{
 8003fec:	b430      	push	{r4, r5}
 8003fee:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8003ff0:	2400      	movs	r4, #0
 8003ff2:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ff4:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8003ff8:	b2e4      	uxtb	r4, r4
 8003ffa:	2c20      	cmp	r4, #32
 8003ffc:	d003      	beq.n	8004006 <HAL_I2C_Master_Transmit_IT+0x1a>
    return HAL_BUSY;
 8003ffe:	2002      	movs	r0, #2
}
 8004000:	b002      	add	sp, #8
 8004002:	bc30      	pop	{r4, r5}
 8004004:	4770      	bx	lr
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004006:	4c2c      	ldr	r4, [pc, #176]	; (80040b8 <HAL_I2C_Master_Transmit_IT+0xcc>)
 8004008:	6824      	ldr	r4, [r4, #0]
 800400a:	08e4      	lsrs	r4, r4, #3
 800400c:	4d2b      	ldr	r5, [pc, #172]	; (80040bc <HAL_I2C_Master_Transmit_IT+0xd0>)
 800400e:	fba5 5404 	umull	r5, r4, r5, r4
 8004012:	0a24      	lsrs	r4, r4, #8
 8004014:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004018:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800401c:	9401      	str	r4, [sp, #4]
      count--;
 800401e:	9c01      	ldr	r4, [sp, #4]
 8004020:	3c01      	subs	r4, #1
 8004022:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 8004024:	9c01      	ldr	r4, [sp, #4]
 8004026:	2c00      	cmp	r4, #0
 8004028:	d035      	beq.n	8004096 <HAL_I2C_Master_Transmit_IT+0xaa>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800402a:	6804      	ldr	r4, [r0, #0]
 800402c:	69a5      	ldr	r5, [r4, #24]
 800402e:	f015 0f02 	tst.w	r5, #2
 8004032:	d1f4      	bne.n	800401e <HAL_I2C_Master_Transmit_IT+0x32>
    __HAL_LOCK(hi2c);
 8004034:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 8004038:	2d01      	cmp	r5, #1
 800403a:	d03b      	beq.n	80040b4 <HAL_I2C_Master_Transmit_IT+0xc8>
 800403c:	2501      	movs	r5, #1
 800403e:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004042:	6825      	ldr	r5, [r4, #0]
 8004044:	f015 0f01 	tst.w	r5, #1
 8004048:	d103      	bne.n	8004052 <HAL_I2C_Master_Transmit_IT+0x66>
      __HAL_I2C_ENABLE(hi2c);
 800404a:	6825      	ldr	r5, [r4, #0]
 800404c:	f045 0501 	orr.w	r5, r5, #1
 8004050:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004052:	6805      	ldr	r5, [r0, #0]
 8004054:	682c      	ldr	r4, [r5, #0]
 8004056:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 800405a:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800405c:	2421      	movs	r4, #33	; 0x21
 800405e:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004062:	2410      	movs	r4, #16
 8004064:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004068:	2400      	movs	r4, #0
 800406a:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 800406c:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 800406e:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004070:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004072:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004074:	4b12      	ldr	r3, [pc, #72]	; (80040c0 <HAL_I2C_Master_Transmit_IT+0xd4>)
 8004076:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004078:	6441      	str	r1, [r0, #68]	; 0x44
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800407a:	6802      	ldr	r2, [r0, #0]
 800407c:	6813      	ldr	r3, [r2, #0]
 800407e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004082:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8004084:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004088:	6802      	ldr	r2, [r0, #0]
 800408a:	6853      	ldr	r3, [r2, #4]
 800408c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004090:	6053      	str	r3, [r2, #4]
    return HAL_OK;
 8004092:	4620      	mov	r0, r4
 8004094:	e7b4      	b.n	8004000 <HAL_I2C_Master_Transmit_IT+0x14>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004096:	2300      	movs	r3, #0
 8004098:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800409a:	2220      	movs	r2, #32
 800409c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040a0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040a4:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80040a6:	f042 0220 	orr.w	r2, r2, #32
 80040aa:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80040ac:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 80040b0:	2001      	movs	r0, #1
 80040b2:	e7a5      	b.n	8004000 <HAL_I2C_Master_Transmit_IT+0x14>
    __HAL_LOCK(hi2c);
 80040b4:	2002      	movs	r0, #2
 80040b6:	e7a3      	b.n	8004000 <HAL_I2C_Master_Transmit_IT+0x14>
 80040b8:	2000007c 	.word	0x2000007c
 80040bc:	14f8b589 	.word	0x14f8b589
 80040c0:	ffff0000 	.word	0xffff0000

080040c4 <HAL_I2C_Master_Receive_IT>:
{
 80040c4:	b430      	push	{r4, r5}
 80040c6:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80040c8:	2400      	movs	r4, #0
 80040ca:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80040cc:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80040d0:	b2e4      	uxtb	r4, r4
 80040d2:	2c20      	cmp	r4, #32
 80040d4:	d003      	beq.n	80040de <HAL_I2C_Master_Receive_IT+0x1a>
    return HAL_BUSY;
 80040d6:	2002      	movs	r0, #2
}
 80040d8:	b002      	add	sp, #8
 80040da:	bc30      	pop	{r4, r5}
 80040dc:	4770      	bx	lr
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80040de:	4c2f      	ldr	r4, [pc, #188]	; (800419c <HAL_I2C_Master_Receive_IT+0xd8>)
 80040e0:	6824      	ldr	r4, [r4, #0]
 80040e2:	08e4      	lsrs	r4, r4, #3
 80040e4:	4d2e      	ldr	r5, [pc, #184]	; (80041a0 <HAL_I2C_Master_Receive_IT+0xdc>)
 80040e6:	fba5 5404 	umull	r5, r4, r5, r4
 80040ea:	0a24      	lsrs	r4, r4, #8
 80040ec:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80040f0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80040f4:	9401      	str	r4, [sp, #4]
      count--;
 80040f6:	9c01      	ldr	r4, [sp, #4]
 80040f8:	3c01      	subs	r4, #1
 80040fa:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 80040fc:	9c01      	ldr	r4, [sp, #4]
 80040fe:	2c00      	cmp	r4, #0
 8004100:	d03a      	beq.n	8004178 <HAL_I2C_Master_Receive_IT+0xb4>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004102:	6804      	ldr	r4, [r0, #0]
 8004104:	69a5      	ldr	r5, [r4, #24]
 8004106:	f015 0f02 	tst.w	r5, #2
 800410a:	d1f4      	bne.n	80040f6 <HAL_I2C_Master_Receive_IT+0x32>
    __HAL_LOCK(hi2c);
 800410c:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 8004110:	2d01      	cmp	r5, #1
 8004112:	d040      	beq.n	8004196 <HAL_I2C_Master_Receive_IT+0xd2>
 8004114:	2501      	movs	r5, #1
 8004116:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800411a:	6825      	ldr	r5, [r4, #0]
 800411c:	f015 0f01 	tst.w	r5, #1
 8004120:	d103      	bne.n	800412a <HAL_I2C_Master_Receive_IT+0x66>
      __HAL_I2C_ENABLE(hi2c);
 8004122:	6825      	ldr	r5, [r4, #0]
 8004124:	f045 0501 	orr.w	r5, r5, #1
 8004128:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800412a:	6805      	ldr	r5, [r0, #0]
 800412c:	682c      	ldr	r4, [r5, #0]
 800412e:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8004132:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004134:	2422      	movs	r4, #34	; 0x22
 8004136:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800413a:	2410      	movs	r4, #16
 800413c:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004140:	2400      	movs	r4, #0
 8004142:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004144:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004146:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004148:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800414a:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800414c:	4b15      	ldr	r3, [pc, #84]	; (80041a4 <HAL_I2C_Master_Receive_IT+0xe0>)
 800414e:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004150:	6441      	str	r1, [r0, #68]	; 0x44
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004152:	6802      	ldr	r2, [r0, #0]
 8004154:	6813      	ldr	r3, [r2, #0]
 8004156:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800415a:	6013      	str	r3, [r2, #0]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800415c:	6802      	ldr	r2, [r0, #0]
 800415e:	6813      	ldr	r3, [r2, #0]
 8004160:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004164:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8004166:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800416a:	6802      	ldr	r2, [r0, #0]
 800416c:	6853      	ldr	r3, [r2, #4]
 800416e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004172:	6053      	str	r3, [r2, #4]
    return HAL_OK;
 8004174:	4620      	mov	r0, r4
 8004176:	e7af      	b.n	80040d8 <HAL_I2C_Master_Receive_IT+0x14>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004178:	2300      	movs	r3, #0
 800417a:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800417c:	2220      	movs	r2, #32
 800417e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004182:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004186:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004188:	f042 0220 	orr.w	r2, r2, #32
 800418c:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800418e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 8004192:	2001      	movs	r0, #1
 8004194:	e7a0      	b.n	80040d8 <HAL_I2C_Master_Receive_IT+0x14>
    __HAL_LOCK(hi2c);
 8004196:	2002      	movs	r0, #2
 8004198:	e79e      	b.n	80040d8 <HAL_I2C_Master_Receive_IT+0x14>
 800419a:	bf00      	nop
 800419c:	2000007c 	.word	0x2000007c
 80041a0:	14f8b589 	.word	0x14f8b589
 80041a4:	ffff0000 	.word	0xffff0000

080041a8 <HAL_I2C_Slave_Transmit_IT>:
  if (hi2c->State == HAL_I2C_STATE_READY)
 80041a8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b20      	cmp	r3, #32
 80041b0:	d001      	beq.n	80041b6 <HAL_I2C_Slave_Transmit_IT+0xe>
    return HAL_BUSY;
 80041b2:	2002      	movs	r0, #2
 80041b4:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 80041b6:	2900      	cmp	r1, #0
 80041b8:	d034      	beq.n	8004224 <HAL_I2C_Slave_Transmit_IT+0x7c>
 80041ba:	2a00      	cmp	r2, #0
 80041bc:	d034      	beq.n	8004228 <HAL_I2C_Slave_Transmit_IT+0x80>
    __HAL_LOCK(hi2c);
 80041be:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d032      	beq.n	800422c <HAL_I2C_Slave_Transmit_IT+0x84>
{
 80041c6:	b410      	push	{r4}
    __HAL_LOCK(hi2c);
 80041c8:	2301      	movs	r3, #1
 80041ca:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041ce:	6803      	ldr	r3, [r0, #0]
 80041d0:	681c      	ldr	r4, [r3, #0]
 80041d2:	f014 0f01 	tst.w	r4, #1
 80041d6:	d103      	bne.n	80041e0 <HAL_I2C_Slave_Transmit_IT+0x38>
      __HAL_I2C_ENABLE(hi2c);
 80041d8:	681c      	ldr	r4, [r3, #0]
 80041da:	f044 0401 	orr.w	r4, r4, #1
 80041de:	601c      	str	r4, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041e0:	6804      	ldr	r4, [r0, #0]
 80041e2:	6823      	ldr	r3, [r4, #0]
 80041e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041e8:	6023      	str	r3, [r4, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80041ea:	2321      	movs	r3, #33	; 0x21
 80041ec:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80041f0:	2320      	movs	r3, #32
 80041f2:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041f6:	2300      	movs	r3, #0
 80041f8:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80041fa:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 80041fc:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041fe:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004200:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004202:	4a0b      	ldr	r2, [pc, #44]	; (8004230 <HAL_I2C_Slave_Transmit_IT+0x88>)
 8004204:	62c2      	str	r2, [r0, #44]	; 0x2c
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004206:	6801      	ldr	r1, [r0, #0]
 8004208:	680a      	ldr	r2, [r1, #0]
 800420a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800420e:	600a      	str	r2, [r1, #0]
    __HAL_UNLOCK(hi2c);
 8004210:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004214:	6801      	ldr	r1, [r0, #0]
 8004216:	684a      	ldr	r2, [r1, #4]
 8004218:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800421c:	604a      	str	r2, [r1, #4]
    return HAL_OK;
 800421e:	4618      	mov	r0, r3
}
 8004220:	bc10      	pop	{r4}
 8004222:	4770      	bx	lr
      return  HAL_ERROR;
 8004224:	2001      	movs	r0, #1
 8004226:	4770      	bx	lr
 8004228:	2001      	movs	r0, #1
 800422a:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800422c:	2002      	movs	r0, #2
 800422e:	4770      	bx	lr
 8004230:	ffff0000 	.word	0xffff0000

08004234 <HAL_I2C_Slave_Receive_IT>:
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004234:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b20      	cmp	r3, #32
 800423c:	d001      	beq.n	8004242 <HAL_I2C_Slave_Receive_IT+0xe>
    return HAL_BUSY;
 800423e:	2002      	movs	r0, #2
 8004240:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 8004242:	2900      	cmp	r1, #0
 8004244:	d034      	beq.n	80042b0 <HAL_I2C_Slave_Receive_IT+0x7c>
 8004246:	2a00      	cmp	r2, #0
 8004248:	d034      	beq.n	80042b4 <HAL_I2C_Slave_Receive_IT+0x80>
    __HAL_LOCK(hi2c);
 800424a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800424e:	2b01      	cmp	r3, #1
 8004250:	d032      	beq.n	80042b8 <HAL_I2C_Slave_Receive_IT+0x84>
{
 8004252:	b410      	push	{r4}
    __HAL_LOCK(hi2c);
 8004254:	2301      	movs	r3, #1
 8004256:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800425a:	6803      	ldr	r3, [r0, #0]
 800425c:	681c      	ldr	r4, [r3, #0]
 800425e:	f014 0f01 	tst.w	r4, #1
 8004262:	d103      	bne.n	800426c <HAL_I2C_Slave_Receive_IT+0x38>
      __HAL_I2C_ENABLE(hi2c);
 8004264:	681c      	ldr	r4, [r3, #0]
 8004266:	f044 0401 	orr.w	r4, r4, #1
 800426a:	601c      	str	r4, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800426c:	6804      	ldr	r4, [r0, #0]
 800426e:	6823      	ldr	r3, [r4, #0]
 8004270:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004274:	6023      	str	r3, [r4, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004276:	2322      	movs	r3, #34	; 0x22
 8004278:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800427c:	2320      	movs	r3, #32
 800427e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004282:	2300      	movs	r3, #0
 8004284:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004286:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004288:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800428a:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800428c:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800428e:	4a0b      	ldr	r2, [pc, #44]	; (80042bc <HAL_I2C_Slave_Receive_IT+0x88>)
 8004290:	62c2      	str	r2, [r0, #44]	; 0x2c
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004292:	6801      	ldr	r1, [r0, #0]
 8004294:	680a      	ldr	r2, [r1, #0]
 8004296:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800429a:	600a      	str	r2, [r1, #0]
    __HAL_UNLOCK(hi2c);
 800429c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042a0:	6801      	ldr	r1, [r0, #0]
 80042a2:	684a      	ldr	r2, [r1, #4]
 80042a4:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80042a8:	604a      	str	r2, [r1, #4]
    return HAL_OK;
 80042aa:	4618      	mov	r0, r3
}
 80042ac:	bc10      	pop	{r4}
 80042ae:	4770      	bx	lr
      return  HAL_ERROR;
 80042b0:	2001      	movs	r0, #1
 80042b2:	4770      	bx	lr
 80042b4:	2001      	movs	r0, #1
 80042b6:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80042b8:	2002      	movs	r0, #2
 80042ba:	4770      	bx	lr
 80042bc:	ffff0000 	.word	0xffff0000

080042c0 <HAL_I2C_Master_Transmit_DMA>:
{
 80042c0:	b530      	push	{r4, r5, lr}
 80042c2:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 80042c4:	2400      	movs	r4, #0
 80042c6:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80042c8:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80042cc:	b2e4      	uxtb	r4, r4
 80042ce:	2c20      	cmp	r4, #32
 80042d0:	d003      	beq.n	80042da <HAL_I2C_Master_Transmit_DMA+0x1a>
    return HAL_BUSY;
 80042d2:	2302      	movs	r3, #2
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	b003      	add	sp, #12
 80042d8:	bd30      	pop	{r4, r5, pc}
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80042da:	4c50      	ldr	r4, [pc, #320]	; (800441c <HAL_I2C_Master_Transmit_DMA+0x15c>)
 80042dc:	6824      	ldr	r4, [r4, #0]
 80042de:	08e4      	lsrs	r4, r4, #3
 80042e0:	4d4f      	ldr	r5, [pc, #316]	; (8004420 <HAL_I2C_Master_Transmit_DMA+0x160>)
 80042e2:	fba5 5404 	umull	r5, r4, r5, r4
 80042e6:	0a24      	lsrs	r4, r4, #8
 80042e8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80042ec:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80042f0:	9401      	str	r4, [sp, #4]
      count--;
 80042f2:	9c01      	ldr	r4, [sp, #4]
 80042f4:	3c01      	subs	r4, #1
 80042f6:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 80042f8:	9c01      	ldr	r4, [sp, #4]
 80042fa:	2c00      	cmp	r4, #0
 80042fc:	d03d      	beq.n	800437a <HAL_I2C_Master_Transmit_DMA+0xba>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80042fe:	6804      	ldr	r4, [r0, #0]
 8004300:	69a5      	ldr	r5, [r4, #24]
 8004302:	f015 0f02 	tst.w	r5, #2
 8004306:	d1f4      	bne.n	80042f2 <HAL_I2C_Master_Transmit_DMA+0x32>
    __HAL_LOCK(hi2c);
 8004308:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 800430c:	2d01      	cmp	r5, #1
 800430e:	f000 8082 	beq.w	8004416 <HAL_I2C_Master_Transmit_DMA+0x156>
 8004312:	2501      	movs	r5, #1
 8004314:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004318:	6825      	ldr	r5, [r4, #0]
 800431a:	f015 0f01 	tst.w	r5, #1
 800431e:	d103      	bne.n	8004328 <HAL_I2C_Master_Transmit_DMA+0x68>
      __HAL_I2C_ENABLE(hi2c);
 8004320:	6825      	ldr	r5, [r4, #0]
 8004322:	f045 0501 	orr.w	r5, r5, #1
 8004326:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004328:	6805      	ldr	r5, [r0, #0]
 800432a:	682c      	ldr	r4, [r5, #0]
 800432c:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8004330:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004332:	2421      	movs	r4, #33	; 0x21
 8004334:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004338:	2410      	movs	r4, #16
 800433a:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800433e:	2400      	movs	r4, #0
 8004340:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004342:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004344:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004346:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004348:	b29b      	uxth	r3, r3
 800434a:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800434c:	4a35      	ldr	r2, [pc, #212]	; (8004424 <HAL_I2C_Master_Transmit_DMA+0x164>)
 800434e:	62c2      	str	r2, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004350:	6441      	str	r1, [r0, #68]	; 0x44
    if (hi2c->XferSize > 0U)
 8004352:	bb0b      	cbnz	r3, 8004398 <HAL_I2C_Master_Transmit_DMA+0xd8>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004354:	6802      	ldr	r2, [r0, #0]
 8004356:	6813      	ldr	r3, [r2, #0]
 8004358:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800435c:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800435e:	6802      	ldr	r2, [r0, #0]
 8004360:	6813      	ldr	r3, [r2, #0]
 8004362:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004366:	6013      	str	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8004368:	2300      	movs	r3, #0
 800436a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800436e:	6801      	ldr	r1, [r0, #0]
 8004370:	684a      	ldr	r2, [r1, #4]
 8004372:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004376:	604a      	str	r2, [r1, #4]
 8004378:	e7ac      	b.n	80042d4 <HAL_I2C_Master_Transmit_DMA+0x14>
        hi2c->PreviousState       = I2C_STATE_NONE;
 800437a:	2300      	movs	r3, #0
 800437c:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800437e:	2220      	movs	r2, #32
 8004380:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004384:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004388:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800438a:	f042 0220 	orr.w	r2, r2, #32
 800438e:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004390:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e79d      	b.n	80042d4 <HAL_I2C_Master_Transmit_DMA+0x14>
 8004398:	4604      	mov	r4, r0
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800439a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800439c:	4a22      	ldr	r2, [pc, #136]	; (8004428 <HAL_I2C_Master_Transmit_DMA+0x168>)
 800439e:	63da      	str	r2, [r3, #60]	; 0x3c
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80043a0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80043a2:	4a22      	ldr	r2, [pc, #136]	; (800442c <HAL_I2C_Master_Transmit_DMA+0x16c>)
 80043a4:	64da      	str	r2, [r3, #76]	; 0x4c
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80043a6:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80043a8:	2300      	movs	r3, #0
 80043aa:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmatx->XferM1CpltCallback = NULL;
 80043ac:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80043ae:	6453      	str	r3, [r2, #68]	; 0x44
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 80043b0:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80043b2:	6493      	str	r3, [r2, #72]	; 0x48
      hi2c->hdmatx->XferAbortCallback = NULL;
 80043b4:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80043b6:	6513      	str	r3, [r2, #80]	; 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80043b8:	6802      	ldr	r2, [r0, #0]
 80043ba:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 80043bc:	3210      	adds	r2, #16
 80043be:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80043c0:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80043c2:	f7fd fa8e 	bl	80018e2 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 80043c6:	4603      	mov	r3, r0
 80043c8:	b9b8      	cbnz	r0, 80043fa <HAL_I2C_Master_Transmit_DMA+0x13a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043ca:	6821      	ldr	r1, [r4, #0]
 80043cc:	680a      	ldr	r2, [r1, #0]
 80043ce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043d2:	600a      	str	r2, [r1, #0]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043d4:	6821      	ldr	r1, [r4, #0]
 80043d6:	680a      	ldr	r2, [r1, #0]
 80043d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043dc:	600a      	str	r2, [r1, #0]
        __HAL_UNLOCK(hi2c);
 80043de:	2200      	movs	r2, #0
 80043e0:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80043e4:	6821      	ldr	r1, [r4, #0]
 80043e6:	684a      	ldr	r2, [r1, #4]
 80043e8:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80043ec:	604a      	str	r2, [r1, #4]
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80043ee:	6821      	ldr	r1, [r4, #0]
 80043f0:	684a      	ldr	r2, [r1, #4]
 80043f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043f6:	604a      	str	r2, [r1, #4]
 80043f8:	e76c      	b.n	80042d4 <HAL_I2C_Master_Transmit_DMA+0x14>
        hi2c->State     = HAL_I2C_STATE_READY;
 80043fa:	2320      	movs	r3, #32
 80043fc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004400:	2200      	movs	r2, #0
 8004402:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004406:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004408:	f043 0310 	orr.w	r3, r3, #16
 800440c:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800440e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e75e      	b.n	80042d4 <HAL_I2C_Master_Transmit_DMA+0x14>
    __HAL_LOCK(hi2c);
 8004416:	2302      	movs	r3, #2
 8004418:	e75c      	b.n	80042d4 <HAL_I2C_Master_Transmit_DMA+0x14>
 800441a:	bf00      	nop
 800441c:	2000007c 	.word	0x2000007c
 8004420:	14f8b589 	.word	0x14f8b589
 8004424:	ffff0000 	.word	0xffff0000
 8004428:	080062e1 	.word	0x080062e1
 800442c:	080062a3 	.word	0x080062a3

08004430 <HAL_I2C_Master_Receive_DMA>:
{
 8004430:	b530      	push	{r4, r5, lr}
 8004432:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 8004434:	2400      	movs	r4, #0
 8004436:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004438:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800443c:	b2e4      	uxtb	r4, r4
 800443e:	2c20      	cmp	r4, #32
 8004440:	d003      	beq.n	800444a <HAL_I2C_Master_Receive_DMA+0x1a>
    return HAL_BUSY;
 8004442:	2302      	movs	r3, #2
}
 8004444:	4618      	mov	r0, r3
 8004446:	b003      	add	sp, #12
 8004448:	bd30      	pop	{r4, r5, pc}
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800444a:	4c50      	ldr	r4, [pc, #320]	; (800458c <HAL_I2C_Master_Receive_DMA+0x15c>)
 800444c:	6824      	ldr	r4, [r4, #0]
 800444e:	08e4      	lsrs	r4, r4, #3
 8004450:	4d4f      	ldr	r5, [pc, #316]	; (8004590 <HAL_I2C_Master_Receive_DMA+0x160>)
 8004452:	fba5 5404 	umull	r5, r4, r5, r4
 8004456:	0a24      	lsrs	r4, r4, #8
 8004458:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800445c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004460:	9401      	str	r4, [sp, #4]
      count--;
 8004462:	9c01      	ldr	r4, [sp, #4]
 8004464:	3c01      	subs	r4, #1
 8004466:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 8004468:	9c01      	ldr	r4, [sp, #4]
 800446a:	2c00      	cmp	r4, #0
 800446c:	d03d      	beq.n	80044ea <HAL_I2C_Master_Receive_DMA+0xba>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800446e:	6804      	ldr	r4, [r0, #0]
 8004470:	69a5      	ldr	r5, [r4, #24]
 8004472:	f015 0f02 	tst.w	r5, #2
 8004476:	d1f4      	bne.n	8004462 <HAL_I2C_Master_Receive_DMA+0x32>
    __HAL_LOCK(hi2c);
 8004478:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 800447c:	2d01      	cmp	r5, #1
 800447e:	f000 8082 	beq.w	8004586 <HAL_I2C_Master_Receive_DMA+0x156>
 8004482:	2501      	movs	r5, #1
 8004484:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004488:	6825      	ldr	r5, [r4, #0]
 800448a:	f015 0f01 	tst.w	r5, #1
 800448e:	d103      	bne.n	8004498 <HAL_I2C_Master_Receive_DMA+0x68>
      __HAL_I2C_ENABLE(hi2c);
 8004490:	6825      	ldr	r5, [r4, #0]
 8004492:	f045 0501 	orr.w	r5, r5, #1
 8004496:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004498:	6805      	ldr	r5, [r0, #0]
 800449a:	682c      	ldr	r4, [r5, #0]
 800449c:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 80044a0:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80044a2:	2422      	movs	r4, #34	; 0x22
 80044a4:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80044a8:	2410      	movs	r4, #16
 80044aa:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044ae:	2400      	movs	r4, #0
 80044b0:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80044b2:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 80044b4:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044b6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044bc:	4a35      	ldr	r2, [pc, #212]	; (8004594 <HAL_I2C_Master_Receive_DMA+0x164>)
 80044be:	62c2      	str	r2, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80044c0:	6441      	str	r1, [r0, #68]	; 0x44
    if (hi2c->XferSize > 0U)
 80044c2:	bb0b      	cbnz	r3, 8004508 <HAL_I2C_Master_Receive_DMA+0xd8>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044c4:	6802      	ldr	r2, [r0, #0]
 80044c6:	6813      	ldr	r3, [r2, #0]
 80044c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044cc:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044ce:	6802      	ldr	r2, [r0, #0]
 80044d0:	6813      	ldr	r3, [r2, #0]
 80044d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044d6:	6013      	str	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 80044d8:	2300      	movs	r3, #0
 80044da:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044de:	6801      	ldr	r1, [r0, #0]
 80044e0:	684a      	ldr	r2, [r1, #4]
 80044e2:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80044e6:	604a      	str	r2, [r1, #4]
 80044e8:	e7ac      	b.n	8004444 <HAL_I2C_Master_Receive_DMA+0x14>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044ea:	2300      	movs	r3, #0
 80044ec:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044ee:	2220      	movs	r2, #32
 80044f0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044f4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044f8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80044fa:	f042 0220 	orr.w	r2, r2, #32
 80044fe:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004500:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e79d      	b.n	8004444 <HAL_I2C_Master_Receive_DMA+0x14>
 8004508:	4604      	mov	r4, r0
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800450a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800450c:	4a22      	ldr	r2, [pc, #136]	; (8004598 <HAL_I2C_Master_Receive_DMA+0x168>)
 800450e:	63da      	str	r2, [r3, #60]	; 0x3c
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004510:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004512:	4a22      	ldr	r2, [pc, #136]	; (800459c <HAL_I2C_Master_Receive_DMA+0x16c>)
 8004514:	64da      	str	r2, [r3, #76]	; 0x4c
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004516:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8004518:	2300      	movs	r3, #0
 800451a:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 800451c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800451e:	6453      	str	r3, [r2, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8004520:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8004522:	6493      	str	r3, [r2, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 8004524:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8004526:	6513      	str	r3, [r2, #80]	; 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004528:	6801      	ldr	r1, [r0, #0]
 800452a:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 800452c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800452e:	3110      	adds	r1, #16
 8004530:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8004532:	f7fd f9d6 	bl	80018e2 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8004536:	4603      	mov	r3, r0
 8004538:	b9b8      	cbnz	r0, 800456a <HAL_I2C_Master_Receive_DMA+0x13a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800453a:	6821      	ldr	r1, [r4, #0]
 800453c:	680a      	ldr	r2, [r1, #0]
 800453e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004542:	600a      	str	r2, [r1, #0]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004544:	6821      	ldr	r1, [r4, #0]
 8004546:	680a      	ldr	r2, [r1, #0]
 8004548:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800454c:	600a      	str	r2, [r1, #0]
        __HAL_UNLOCK(hi2c);
 800454e:	2200      	movs	r2, #0
 8004550:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004554:	6821      	ldr	r1, [r4, #0]
 8004556:	684a      	ldr	r2, [r1, #4]
 8004558:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800455c:	604a      	str	r2, [r1, #4]
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800455e:	6821      	ldr	r1, [r4, #0]
 8004560:	684a      	ldr	r2, [r1, #4]
 8004562:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004566:	604a      	str	r2, [r1, #4]
 8004568:	e76c      	b.n	8004444 <HAL_I2C_Master_Receive_DMA+0x14>
        hi2c->State     = HAL_I2C_STATE_READY;
 800456a:	2320      	movs	r3, #32
 800456c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004570:	2200      	movs	r2, #0
 8004572:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004576:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004578:	f043 0310 	orr.w	r3, r3, #16
 800457c:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800457e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e75e      	b.n	8004444 <HAL_I2C_Master_Receive_DMA+0x14>
    __HAL_LOCK(hi2c);
 8004586:	2302      	movs	r3, #2
 8004588:	e75c      	b.n	8004444 <HAL_I2C_Master_Receive_DMA+0x14>
 800458a:	bf00      	nop
 800458c:	2000007c 	.word	0x2000007c
 8004590:	14f8b589 	.word	0x14f8b589
 8004594:	ffff0000 	.word	0xffff0000
 8004598:	080062e1 	.word	0x080062e1
 800459c:	080062a3 	.word	0x080062a3

080045a0 <HAL_I2C_Slave_Transmit_DMA>:
  if (hi2c->State == HAL_I2C_STATE_READY)
 80045a0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	2b20      	cmp	r3, #32
 80045a8:	d002      	beq.n	80045b0 <HAL_I2C_Slave_Transmit_DMA+0x10>
    return HAL_BUSY;
 80045aa:	2302      	movs	r3, #2
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 80045b0:	2900      	cmp	r1, #0
 80045b2:	d05f      	beq.n	8004674 <HAL_I2C_Slave_Transmit_DMA+0xd4>
 80045b4:	2a00      	cmp	r2, #0
 80045b6:	d05f      	beq.n	8004678 <HAL_I2C_Slave_Transmit_DMA+0xd8>
    __HAL_LOCK(hi2c);
 80045b8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d05d      	beq.n	800467c <HAL_I2C_Slave_Transmit_DMA+0xdc>
{
 80045c0:	b510      	push	{r4, lr}
    __HAL_LOCK(hi2c);
 80045c2:	2301      	movs	r3, #1
 80045c4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045c8:	6803      	ldr	r3, [r0, #0]
 80045ca:	681c      	ldr	r4, [r3, #0]
 80045cc:	f014 0f01 	tst.w	r4, #1
 80045d0:	d103      	bne.n	80045da <HAL_I2C_Slave_Transmit_DMA+0x3a>
      __HAL_I2C_ENABLE(hi2c);
 80045d2:	681c      	ldr	r4, [r3, #0]
 80045d4:	f044 0401 	orr.w	r4, r4, #1
 80045d8:	601c      	str	r4, [r3, #0]
 80045da:	4604      	mov	r4, r0
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045dc:	6800      	ldr	r0, [r0, #0]
 80045de:	6803      	ldr	r3, [r0, #0]
 80045e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045e4:	6003      	str	r3, [r0, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80045e6:	2321      	movs	r3, #33	; 0x21
 80045e8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80045ec:	2320      	movs	r3, #32
 80045ee:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045f2:	2300      	movs	r3, #0
 80045f4:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80045f6:	6261      	str	r1, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80045f8:	8562      	strh	r2, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80045fa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80045fc:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045fe:	4a20      	ldr	r2, [pc, #128]	; (8004680 <HAL_I2C_Slave_Transmit_DMA+0xe0>)
 8004600:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8004602:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004604:	491f      	ldr	r1, [pc, #124]	; (8004684 <HAL_I2C_Slave_Transmit_DMA+0xe4>)
 8004606:	63d1      	str	r1, [r2, #60]	; 0x3c
    hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8004608:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800460a:	491f      	ldr	r1, [pc, #124]	; (8004688 <HAL_I2C_Slave_Transmit_DMA+0xe8>)
 800460c:	64d1      	str	r1, [r2, #76]	; 0x4c
    hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800460e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004610:	6413      	str	r3, [r2, #64]	; 0x40
    hi2c->hdmatx->XferM1CpltCallback = NULL;
 8004612:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004614:	6453      	str	r3, [r2, #68]	; 0x44
    hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8004616:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004618:	6493      	str	r3, [r2, #72]	; 0x48
    hi2c->hdmatx->XferAbortCallback = NULL;
 800461a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800461c:	6513      	str	r3, [r2, #80]	; 0x50
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800461e:	6822      	ldr	r2, [r4, #0]
 8004620:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004622:	3210      	adds	r2, #16
 8004624:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004626:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004628:	f7fd f95b 	bl	80018e2 <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 800462c:	4603      	mov	r3, r0
 800462e:	b170      	cbz	r0, 800464e <HAL_I2C_Slave_Transmit_DMA+0xae>
      hi2c->State     = HAL_I2C_STATE_READY;
 8004630:	2320      	movs	r3, #32
 8004632:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004636:	2200      	movs	r2, #0
 8004638:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800463c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800463e:	f043 0310 	orr.w	r3, r3, #16
 8004642:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8004644:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
}
 800464a:	4618      	mov	r0, r3
 800464c:	bd10      	pop	{r4, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800464e:	6821      	ldr	r1, [r4, #0]
 8004650:	680a      	ldr	r2, [r1, #0]
 8004652:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004656:	600a      	str	r2, [r1, #0]
      __HAL_UNLOCK(hi2c);
 8004658:	2200      	movs	r2, #0
 800465a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800465e:	6821      	ldr	r1, [r4, #0]
 8004660:	684a      	ldr	r2, [r1, #4]
 8004662:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004666:	604a      	str	r2, [r1, #4]
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8004668:	6821      	ldr	r1, [r4, #0]
 800466a:	684a      	ldr	r2, [r1, #4]
 800466c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004670:	604a      	str	r2, [r1, #4]
      return HAL_OK;
 8004672:	e7ea      	b.n	800464a <HAL_I2C_Slave_Transmit_DMA+0xaa>
      return  HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e799      	b.n	80045ac <HAL_I2C_Slave_Transmit_DMA+0xc>
 8004678:	2301      	movs	r3, #1
 800467a:	e797      	b.n	80045ac <HAL_I2C_Slave_Transmit_DMA+0xc>
    __HAL_LOCK(hi2c);
 800467c:	2302      	movs	r3, #2
 800467e:	e795      	b.n	80045ac <HAL_I2C_Slave_Transmit_DMA+0xc>
 8004680:	ffff0000 	.word	0xffff0000
 8004684:	080062e1 	.word	0x080062e1
 8004688:	080062a3 	.word	0x080062a3

0800468c <HAL_I2C_Slave_Receive_DMA>:
  if (hi2c->State == HAL_I2C_STATE_READY)
 800468c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b20      	cmp	r3, #32
 8004694:	d002      	beq.n	800469c <HAL_I2C_Slave_Receive_DMA+0x10>
    return HAL_BUSY;
 8004696:	2302      	movs	r3, #2
}
 8004698:	4618      	mov	r0, r3
 800469a:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 800469c:	2900      	cmp	r1, #0
 800469e:	d05f      	beq.n	8004760 <HAL_I2C_Slave_Receive_DMA+0xd4>
 80046a0:	2a00      	cmp	r2, #0
 80046a2:	d05f      	beq.n	8004764 <HAL_I2C_Slave_Receive_DMA+0xd8>
    __HAL_LOCK(hi2c);
 80046a4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d05d      	beq.n	8004768 <HAL_I2C_Slave_Receive_DMA+0xdc>
{
 80046ac:	b510      	push	{r4, lr}
    __HAL_LOCK(hi2c);
 80046ae:	2301      	movs	r3, #1
 80046b0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046b4:	6803      	ldr	r3, [r0, #0]
 80046b6:	681c      	ldr	r4, [r3, #0]
 80046b8:	f014 0f01 	tst.w	r4, #1
 80046bc:	d103      	bne.n	80046c6 <HAL_I2C_Slave_Receive_DMA+0x3a>
      __HAL_I2C_ENABLE(hi2c);
 80046be:	681c      	ldr	r4, [r3, #0]
 80046c0:	f044 0401 	orr.w	r4, r4, #1
 80046c4:	601c      	str	r4, [r3, #0]
 80046c6:	4604      	mov	r4, r0
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046c8:	6800      	ldr	r0, [r0, #0]
 80046ca:	6803      	ldr	r3, [r0, #0]
 80046cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046d0:	6003      	str	r3, [r0, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80046d2:	2322      	movs	r3, #34	; 0x22
 80046d4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80046d8:	2320      	movs	r3, #32
 80046da:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046de:	2300      	movs	r3, #0
 80046e0:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80046e2:	6261      	str	r1, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80046e4:	8562      	strh	r2, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046e6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80046e8:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046ea:	4a20      	ldr	r2, [pc, #128]	; (800476c <HAL_I2C_Slave_Receive_DMA+0xe0>)
 80046ec:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80046ee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80046f0:	491f      	ldr	r1, [pc, #124]	; (8004770 <HAL_I2C_Slave_Receive_DMA+0xe4>)
 80046f2:	63d1      	str	r1, [r2, #60]	; 0x3c
    hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80046f4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80046f6:	491f      	ldr	r1, [pc, #124]	; (8004774 <HAL_I2C_Slave_Receive_DMA+0xe8>)
 80046f8:	64d1      	str	r1, [r2, #76]	; 0x4c
    hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80046fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80046fc:	6413      	str	r3, [r2, #64]	; 0x40
    hi2c->hdmarx->XferM1CpltCallback = NULL;
 80046fe:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004700:	6453      	str	r3, [r2, #68]	; 0x44
    hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8004702:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004704:	6493      	str	r3, [r2, #72]	; 0x48
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004706:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004708:	6513      	str	r3, [r2, #80]	; 0x50
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800470a:	6821      	ldr	r1, [r4, #0]
 800470c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800470e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004710:	3110      	adds	r1, #16
 8004712:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004714:	f7fd f8e5 	bl	80018e2 <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 8004718:	4603      	mov	r3, r0
 800471a:	b170      	cbz	r0, 800473a <HAL_I2C_Slave_Receive_DMA+0xae>
      hi2c->State     = HAL_I2C_STATE_READY;
 800471c:	2320      	movs	r3, #32
 800471e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004722:	2200      	movs	r2, #0
 8004724:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004728:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800472a:	f043 0310 	orr.w	r3, r3, #16
 800472e:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8004730:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
}
 8004736:	4618      	mov	r0, r3
 8004738:	bd10      	pop	{r4, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800473a:	6821      	ldr	r1, [r4, #0]
 800473c:	680a      	ldr	r2, [r1, #0]
 800473e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004742:	600a      	str	r2, [r1, #0]
      __HAL_UNLOCK(hi2c);
 8004744:	2200      	movs	r2, #0
 8004746:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800474a:	6821      	ldr	r1, [r4, #0]
 800474c:	684a      	ldr	r2, [r1, #4]
 800474e:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004752:	604a      	str	r2, [r1, #4]
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004754:	6821      	ldr	r1, [r4, #0]
 8004756:	684a      	ldr	r2, [r1, #4]
 8004758:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800475c:	604a      	str	r2, [r1, #4]
      return HAL_OK;
 800475e:	e7ea      	b.n	8004736 <HAL_I2C_Slave_Receive_DMA+0xaa>
      return  HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e799      	b.n	8004698 <HAL_I2C_Slave_Receive_DMA+0xc>
 8004764:	2301      	movs	r3, #1
 8004766:	e797      	b.n	8004698 <HAL_I2C_Slave_Receive_DMA+0xc>
    __HAL_LOCK(hi2c);
 8004768:	2302      	movs	r3, #2
 800476a:	e795      	b.n	8004698 <HAL_I2C_Slave_Receive_DMA+0xc>
 800476c:	ffff0000 	.word	0xffff0000
 8004770:	080062e1 	.word	0x080062e1
 8004774:	080062a3 	.word	0x080062a3

08004778 <HAL_I2C_Mem_Write>:
{
 8004778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800477c:	b082      	sub	sp, #8
 800477e:	4604      	mov	r4, r0
 8004780:	460e      	mov	r6, r1
 8004782:	4617      	mov	r7, r2
 8004784:	4698      	mov	r8, r3
  uint32_t tickstart = HAL_GetTick();
 8004786:	f7fc fd61 	bl	800124c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800478a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800478e:	b2db      	uxtb	r3, r3
 8004790:	2b20      	cmp	r3, #32
 8004792:	d004      	beq.n	800479e <HAL_I2C_Mem_Write+0x26>
    return HAL_BUSY;
 8004794:	2302      	movs	r3, #2
}
 8004796:	4618      	mov	r0, r3
 8004798:	b002      	add	sp, #8
 800479a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800479e:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80047a0:	9000      	str	r0, [sp, #0]
 80047a2:	2319      	movs	r3, #25
 80047a4:	2201      	movs	r2, #1
 80047a6:	494c      	ldr	r1, [pc, #304]	; (80048d8 <HAL_I2C_Mem_Write+0x160>)
 80047a8:	4620      	mov	r0, r4
 80047aa:	f7fe fc75 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 80047ae:	b108      	cbz	r0, 80047b4 <HAL_I2C_Mem_Write+0x3c>
      return HAL_BUSY;
 80047b0:	2302      	movs	r3, #2
 80047b2:	e7f0      	b.n	8004796 <HAL_I2C_Mem_Write+0x1e>
    __HAL_LOCK(hi2c);
 80047b4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	f000 8088 	beq.w	80048ce <HAL_I2C_Mem_Write+0x156>
 80047be:	2301      	movs	r3, #1
 80047c0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047c4:	6823      	ldr	r3, [r4, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	f012 0f01 	tst.w	r2, #1
 80047cc:	d103      	bne.n	80047d6 <HAL_I2C_Mem_Write+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	f042 0201 	orr.w	r2, r2, #1
 80047d4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047d6:	6822      	ldr	r2, [r4, #0]
 80047d8:	6813      	ldr	r3, [r2, #0]
 80047da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80047de:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80047e0:	2321      	movs	r3, #33	; 0x21
 80047e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047e6:	2340      	movs	r3, #64	; 0x40
 80047e8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047ec:	2300      	movs	r3, #0
 80047ee:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80047f0:	9b08      	ldr	r3, [sp, #32]
 80047f2:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047f4:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 80047f8:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047fa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80047fc:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047fe:	4b37      	ldr	r3, [pc, #220]	; (80048dc <HAL_I2C_Mem_Write+0x164>)
 8004800:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004802:	9501      	str	r5, [sp, #4]
 8004804:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004806:	9300      	str	r3, [sp, #0]
 8004808:	4643      	mov	r3, r8
 800480a:	463a      	mov	r2, r7
 800480c:	4631      	mov	r1, r6
 800480e:	4620      	mov	r0, r4
 8004810:	f7fe fdca 	bl	80033a8 <I2C_RequestMemoryWrite>
 8004814:	2800      	cmp	r0, #0
 8004816:	d15c      	bne.n	80048d2 <HAL_I2C_Mem_Write+0x15a>
    while (hi2c->XferSize > 0U)
 8004818:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800481a:	2b00      	cmp	r3, #0
 800481c:	d036      	beq.n	800488c <HAL_I2C_Mem_Write+0x114>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800481e:	462a      	mov	r2, r5
 8004820:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004822:	4620      	mov	r0, r4
 8004824:	f7fe fd96 	bl	8003354 <I2C_WaitOnTXEFlagUntilTimeout>
 8004828:	bb20      	cbnz	r0, 8004874 <HAL_I2C_Mem_Write+0xfc>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800482a:	6823      	ldr	r3, [r4, #0]
 800482c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800482e:	7812      	ldrb	r2, [r2, #0]
 8004830:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004832:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004834:	1c4b      	adds	r3, r1, #1
 8004836:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8004838:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800483a:	3a01      	subs	r2, #1
 800483c:	b292      	uxth	r2, r2
 800483e:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8004840:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004842:	b29b      	uxth	r3, r3
 8004844:	3b01      	subs	r3, #1
 8004846:	b29b      	uxth	r3, r3
 8004848:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800484a:	6823      	ldr	r3, [r4, #0]
 800484c:	6958      	ldr	r0, [r3, #20]
 800484e:	f010 0f04 	tst.w	r0, #4
 8004852:	d0e1      	beq.n	8004818 <HAL_I2C_Mem_Write+0xa0>
 8004854:	2a00      	cmp	r2, #0
 8004856:	d0df      	beq.n	8004818 <HAL_I2C_Mem_Write+0xa0>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004858:	784a      	ldrb	r2, [r1, #1]
 800485a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800485c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800485e:	3301      	adds	r3, #1
 8004860:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8004862:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004864:	3b01      	subs	r3, #1
 8004866:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8004868:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800486a:	b29b      	uxth	r3, r3
 800486c:	3b01      	subs	r3, #1
 800486e:	b29b      	uxth	r3, r3
 8004870:	8563      	strh	r3, [r4, #42]	; 0x2a
 8004872:	e7d1      	b.n	8004818 <HAL_I2C_Mem_Write+0xa0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004874:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004876:	2b04      	cmp	r3, #4
 8004878:	d001      	beq.n	800487e <HAL_I2C_Mem_Write+0x106>
        return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e78b      	b.n	8004796 <HAL_I2C_Mem_Write+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800487e:	6822      	ldr	r2, [r4, #0]
 8004880:	6813      	ldr	r3, [r2, #0]
 8004882:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004886:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e784      	b.n	8004796 <HAL_I2C_Mem_Write+0x1e>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800488c:	462a      	mov	r2, r5
 800488e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004890:	4620      	mov	r0, r4
 8004892:	f7fe fe89 	bl	80035a8 <I2C_WaitOnBTFFlagUntilTimeout>
 8004896:	4603      	mov	r3, r0
 8004898:	b158      	cbz	r0, 80048b2 <HAL_I2C_Mem_Write+0x13a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800489a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800489c:	2b04      	cmp	r3, #4
 800489e:	d001      	beq.n	80048a4 <HAL_I2C_Mem_Write+0x12c>
      return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e778      	b.n	8004796 <HAL_I2C_Mem_Write+0x1e>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048a4:	6822      	ldr	r2, [r4, #0]
 80048a6:	6813      	ldr	r3, [r2, #0]
 80048a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048ac:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e771      	b.n	8004796 <HAL_I2C_Mem_Write+0x1e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b2:	6821      	ldr	r1, [r4, #0]
 80048b4:	680a      	ldr	r2, [r1, #0]
 80048b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048ba:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80048bc:	2220      	movs	r2, #32
 80048be:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c2:	2200      	movs	r2, #0
 80048c4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 80048c8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    return HAL_OK;
 80048cc:	e763      	b.n	8004796 <HAL_I2C_Mem_Write+0x1e>
    __HAL_LOCK(hi2c);
 80048ce:	2302      	movs	r3, #2
 80048d0:	e761      	b.n	8004796 <HAL_I2C_Mem_Write+0x1e>
      return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e75f      	b.n	8004796 <HAL_I2C_Mem_Write+0x1e>
 80048d6:	bf00      	nop
 80048d8:	00100002 	.word	0x00100002
 80048dc:	ffff0000 	.word	0xffff0000

080048e0 <HAL_I2C_Mem_Read>:
{
 80048e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048e4:	b086      	sub	sp, #24
 80048e6:	4604      	mov	r4, r0
 80048e8:	460d      	mov	r5, r1
 80048ea:	4617      	mov	r7, r2
 80048ec:	4698      	mov	r8, r3
  uint32_t tickstart = HAL_GetTick();
 80048ee:	f7fc fcad 	bl	800124c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80048f2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	2b20      	cmp	r3, #32
 80048fa:	d004      	beq.n	8004906 <HAL_I2C_Mem_Read+0x26>
    return HAL_BUSY;
 80048fc:	2502      	movs	r5, #2
}
 80048fe:	4628      	mov	r0, r5
 8004900:	b006      	add	sp, #24
 8004902:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004906:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004908:	9000      	str	r0, [sp, #0]
 800490a:	2319      	movs	r3, #25
 800490c:	2201      	movs	r2, #1
 800490e:	4988      	ldr	r1, [pc, #544]	; (8004b30 <HAL_I2C_Mem_Read+0x250>)
 8004910:	4620      	mov	r0, r4
 8004912:	f7fe fbc1 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8004916:	b108      	cbz	r0, 800491c <HAL_I2C_Mem_Read+0x3c>
      return HAL_BUSY;
 8004918:	2502      	movs	r5, #2
 800491a:	e7f0      	b.n	80048fe <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 800491c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8004920:	2b01      	cmp	r3, #1
 8004922:	f000 813d 	beq.w	8004ba0 <HAL_I2C_Mem_Read+0x2c0>
 8004926:	2301      	movs	r3, #1
 8004928:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800492c:	6823      	ldr	r3, [r4, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	f012 0f01 	tst.w	r2, #1
 8004934:	d103      	bne.n	800493e <HAL_I2C_Mem_Read+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	f042 0201 	orr.w	r2, r2, #1
 800493c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800493e:	6822      	ldr	r2, [r4, #0]
 8004940:	6813      	ldr	r3, [r2, #0]
 8004942:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004946:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004948:	2322      	movs	r3, #34	; 0x22
 800494a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800494e:	2340      	movs	r3, #64	; 0x40
 8004950:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004954:	2300      	movs	r3, #0
 8004956:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004958:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800495a:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 800495c:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8004960:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004962:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004964:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004966:	4b73      	ldr	r3, [pc, #460]	; (8004b34 <HAL_I2C_Mem_Read+0x254>)
 8004968:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800496a:	9601      	str	r6, [sp, #4]
 800496c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800496e:	9300      	str	r3, [sp, #0]
 8004970:	4643      	mov	r3, r8
 8004972:	463a      	mov	r2, r7
 8004974:	4629      	mov	r1, r5
 8004976:	4620      	mov	r0, r4
 8004978:	f7fe fd7c 	bl	8003474 <I2C_RequestMemoryRead>
 800497c:	4605      	mov	r5, r0
 800497e:	2800      	cmp	r0, #0
 8004980:	f040 8110 	bne.w	8004ba4 <HAL_I2C_Mem_Read+0x2c4>
    if (hi2c->XferSize == 0U)
 8004984:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004986:	b95b      	cbnz	r3, 80049a0 <HAL_I2C_Mem_Read+0xc0>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004988:	9302      	str	r3, [sp, #8]
 800498a:	6823      	ldr	r3, [r4, #0]
 800498c:	695a      	ldr	r2, [r3, #20]
 800498e:	9202      	str	r2, [sp, #8]
 8004990:	699a      	ldr	r2, [r3, #24]
 8004992:	9202      	str	r2, [sp, #8]
 8004994:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800499c:	601a      	str	r2, [r3, #0]
 800499e:	e075      	b.n	8004a8c <HAL_I2C_Mem_Read+0x1ac>
    else if (hi2c->XferSize == 1U)
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d00a      	beq.n	80049ba <HAL_I2C_Mem_Read+0xda>
    else if (hi2c->XferSize == 2U)
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d01a      	beq.n	80049de <HAL_I2C_Mem_Read+0xfe>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049a8:	2300      	movs	r3, #0
 80049aa:	9305      	str	r3, [sp, #20]
 80049ac:	6823      	ldr	r3, [r4, #0]
 80049ae:	695a      	ldr	r2, [r3, #20]
 80049b0:	9205      	str	r2, [sp, #20]
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	9305      	str	r3, [sp, #20]
 80049b6:	9b05      	ldr	r3, [sp, #20]
 80049b8:	e068      	b.n	8004a8c <HAL_I2C_Mem_Read+0x1ac>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ba:	6822      	ldr	r2, [r4, #0]
 80049bc:	6813      	ldr	r3, [r2, #0]
 80049be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049c2:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049c4:	2300      	movs	r3, #0
 80049c6:	9303      	str	r3, [sp, #12]
 80049c8:	6823      	ldr	r3, [r4, #0]
 80049ca:	695a      	ldr	r2, [r3, #20]
 80049cc:	9203      	str	r2, [sp, #12]
 80049ce:	699a      	ldr	r2, [r3, #24]
 80049d0:	9203      	str	r2, [sp, #12]
 80049d2:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049da:	601a      	str	r2, [r3, #0]
 80049dc:	e056      	b.n	8004a8c <HAL_I2C_Mem_Read+0x1ac>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049de:	6822      	ldr	r2, [r4, #0]
 80049e0:	6813      	ldr	r3, [r2, #0]
 80049e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049e6:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049e8:	6822      	ldr	r2, [r4, #0]
 80049ea:	6813      	ldr	r3, [r2, #0]
 80049ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80049f0:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049f2:	2300      	movs	r3, #0
 80049f4:	9304      	str	r3, [sp, #16]
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	695a      	ldr	r2, [r3, #20]
 80049fa:	9204      	str	r2, [sp, #16]
 80049fc:	699b      	ldr	r3, [r3, #24]
 80049fe:	9304      	str	r3, [sp, #16]
 8004a00:	9b04      	ldr	r3, [sp, #16]
 8004a02:	e043      	b.n	8004a8c <HAL_I2C_Mem_Read+0x1ac>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a04:	4632      	mov	r2, r6
 8004a06:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004a08:	4620      	mov	r0, r4
 8004a0a:	f7fe fdf7 	bl	80035fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a0e:	2800      	cmp	r0, #0
 8004a10:	f040 80ca 	bne.w	8004ba8 <HAL_I2C_Mem_Read+0x2c8>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a16:	6822      	ldr	r2, [r4, #0]
 8004a18:	6912      	ldr	r2, [r2, #16]
 8004a1a:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8004a1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a1e:	3301      	adds	r3, #1
 8004a20:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004a22:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004a24:	3b01      	subs	r3, #1
 8004a26:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004a28:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	b29b      	uxth	r3, r3
 8004a30:	8563      	strh	r3, [r4, #42]	; 0x2a
 8004a32:	e02b      	b.n	8004a8c <HAL_I2C_Mem_Read+0x1ac>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a34:	9600      	str	r6, [sp, #0]
 8004a36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a38:	2200      	movs	r2, #0
 8004a3a:	493f      	ldr	r1, [pc, #252]	; (8004b38 <HAL_I2C_Mem_Read+0x258>)
 8004a3c:	4620      	mov	r0, r4
 8004a3e:	f7fe fb2b 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8004a42:	2800      	cmp	r0, #0
 8004a44:	f040 80b2 	bne.w	8004bac <HAL_I2C_Mem_Read+0x2cc>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a48:	6822      	ldr	r2, [r4, #0]
 8004a4a:	6813      	ldr	r3, [r2, #0]
 8004a4c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a50:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a54:	6822      	ldr	r2, [r4, #0]
 8004a56:	6912      	ldr	r2, [r2, #16]
 8004a58:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8004a5a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004a5c:	1c53      	adds	r3, r2, #1
 8004a5e:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004a60:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004a62:	3b01      	subs	r3, #1
 8004a64:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004a66:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a70:	6823      	ldr	r3, [r4, #0]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8004a76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a78:	3301      	adds	r3, #1
 8004a7a:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004a7c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004a82:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	3b01      	subs	r3, #1
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a8c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d07d      	beq.n	8004b8e <HAL_I2C_Mem_Read+0x2ae>
      if (hi2c->XferSize <= 3U)
 8004a92:	2b03      	cmp	r3, #3
 8004a94:	d852      	bhi.n	8004b3c <HAL_I2C_Mem_Read+0x25c>
        if (hi2c->XferSize == 1U)
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d0b4      	beq.n	8004a04 <HAL_I2C_Mem_Read+0x124>
        else if (hi2c->XferSize == 2U)
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d0ca      	beq.n	8004a34 <HAL_I2C_Mem_Read+0x154>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a9e:	9600      	str	r6, [sp, #0]
 8004aa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	4924      	ldr	r1, [pc, #144]	; (8004b38 <HAL_I2C_Mem_Read+0x258>)
 8004aa6:	4620      	mov	r0, r4
 8004aa8:	f7fe faf6 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8004aac:	2800      	cmp	r0, #0
 8004aae:	d17f      	bne.n	8004bb0 <HAL_I2C_Mem_Read+0x2d0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ab0:	6822      	ldr	r2, [r4, #0]
 8004ab2:	6813      	ldr	r3, [r2, #0]
 8004ab4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ab8:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004abc:	6822      	ldr	r2, [r4, #0]
 8004abe:	6912      	ldr	r2, [r2, #16]
 8004ac0:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8004ac2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004ac8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004aca:	3b01      	subs	r3, #1
 8004acc:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004ace:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ad8:	9600      	str	r6, [sp, #0]
 8004ada:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004adc:	2200      	movs	r2, #0
 8004ade:	4916      	ldr	r1, [pc, #88]	; (8004b38 <HAL_I2C_Mem_Read+0x258>)
 8004ae0:	4620      	mov	r0, r4
 8004ae2:	f7fe fad9 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8004ae6:	2800      	cmp	r0, #0
 8004ae8:	d164      	bne.n	8004bb4 <HAL_I2C_Mem_Read+0x2d4>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aea:	6822      	ldr	r2, [r4, #0]
 8004aec:	6813      	ldr	r3, [r2, #0]
 8004aee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004af2:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004af4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004af6:	6822      	ldr	r2, [r4, #0]
 8004af8:	6912      	ldr	r2, [r2, #16]
 8004afa:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8004afc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004afe:	1c53      	adds	r3, r2, #1
 8004b00:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004b02:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004b04:	3b01      	subs	r3, #1
 8004b06:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004b08:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b12:	6823      	ldr	r3, [r4, #0]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8004b18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004b1e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004b20:	3b01      	subs	r3, #1
 8004b22:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004b24:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	8563      	strh	r3, [r4, #42]	; 0x2a
 8004b2e:	e7ad      	b.n	8004a8c <HAL_I2C_Mem_Read+0x1ac>
 8004b30:	00100002 	.word	0x00100002
 8004b34:	ffff0000 	.word	0xffff0000
 8004b38:	00010004 	.word	0x00010004
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b3c:	4632      	mov	r2, r6
 8004b3e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004b40:	4620      	mov	r0, r4
 8004b42:	f7fe fd5b 	bl	80035fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b46:	2800      	cmp	r0, #0
 8004b48:	d136      	bne.n	8004bb8 <HAL_I2C_Mem_Read+0x2d8>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b4c:	6822      	ldr	r2, [r4, #0]
 8004b4e:	6912      	ldr	r2, [r2, #16]
 8004b50:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004b52:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004b54:	1c53      	adds	r3, r2, #1
 8004b56:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8004b58:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8004b5e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	3b01      	subs	r3, #1
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b68:	6823      	ldr	r3, [r4, #0]
 8004b6a:	6959      	ldr	r1, [r3, #20]
 8004b6c:	f011 0f04 	tst.w	r1, #4
 8004b70:	d08c      	beq.n	8004a8c <HAL_I2C_Mem_Read+0x1ac>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8004b76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b78:	3301      	adds	r3, #1
 8004b7a:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004b7c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004b7e:	3b01      	subs	r3, #1
 8004b80:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004b82:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	3b01      	subs	r3, #1
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	8563      	strh	r3, [r4, #42]	; 0x2a
 8004b8c:	e77e      	b.n	8004a8c <HAL_I2C_Mem_Read+0x1ac>
    hi2c->State = HAL_I2C_STATE_READY;
 8004b8e:	2320      	movs	r3, #32
 8004b90:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b94:	2300      	movs	r3, #0
 8004b96:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8004b9a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8004b9e:	e6ae      	b.n	80048fe <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 8004ba0:	2502      	movs	r5, #2
 8004ba2:	e6ac      	b.n	80048fe <HAL_I2C_Mem_Read+0x1e>
      return HAL_ERROR;
 8004ba4:	2501      	movs	r5, #1
 8004ba6:	e6aa      	b.n	80048fe <HAL_I2C_Mem_Read+0x1e>
            return HAL_ERROR;
 8004ba8:	2501      	movs	r5, #1
 8004baa:	e6a8      	b.n	80048fe <HAL_I2C_Mem_Read+0x1e>
            return HAL_ERROR;
 8004bac:	2501      	movs	r5, #1
 8004bae:	e6a6      	b.n	80048fe <HAL_I2C_Mem_Read+0x1e>
            return HAL_ERROR;
 8004bb0:	2501      	movs	r5, #1
 8004bb2:	e6a4      	b.n	80048fe <HAL_I2C_Mem_Read+0x1e>
            return HAL_ERROR;
 8004bb4:	2501      	movs	r5, #1
 8004bb6:	e6a2      	b.n	80048fe <HAL_I2C_Mem_Read+0x1e>
          return HAL_ERROR;
 8004bb8:	2501      	movs	r5, #1
 8004bba:	e6a0      	b.n	80048fe <HAL_I2C_Mem_Read+0x1e>

08004bbc <HAL_I2C_Mem_Write_IT>:
{
 8004bbc:	b430      	push	{r4, r5}
 8004bbe:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8004bc0:	2400      	movs	r4, #0
 8004bc2:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bc4:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8004bc8:	b2e4      	uxtb	r4, r4
 8004bca:	2c20      	cmp	r4, #32
 8004bcc:	d003      	beq.n	8004bd6 <HAL_I2C_Mem_Write_IT+0x1a>
    return HAL_BUSY;
 8004bce:	2002      	movs	r0, #2
}
 8004bd0:	b002      	add	sp, #8
 8004bd2:	bc30      	pop	{r4, r5}
 8004bd4:	4770      	bx	lr
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004bd6:	4c2f      	ldr	r4, [pc, #188]	; (8004c94 <HAL_I2C_Mem_Write_IT+0xd8>)
 8004bd8:	6824      	ldr	r4, [r4, #0]
 8004bda:	08e4      	lsrs	r4, r4, #3
 8004bdc:	4d2e      	ldr	r5, [pc, #184]	; (8004c98 <HAL_I2C_Mem_Write_IT+0xdc>)
 8004bde:	fba5 5404 	umull	r5, r4, r5, r4
 8004be2:	0a24      	lsrs	r4, r4, #8
 8004be4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004be8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004bec:	9401      	str	r4, [sp, #4]
      count--;
 8004bee:	9c01      	ldr	r4, [sp, #4]
 8004bf0:	3c01      	subs	r4, #1
 8004bf2:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 8004bf4:	9c01      	ldr	r4, [sp, #4]
 8004bf6:	2c00      	cmp	r4, #0
 8004bf8:	d03b      	beq.n	8004c72 <HAL_I2C_Mem_Write_IT+0xb6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004bfa:	6804      	ldr	r4, [r0, #0]
 8004bfc:	69a5      	ldr	r5, [r4, #24]
 8004bfe:	f015 0f02 	tst.w	r5, #2
 8004c02:	d1f4      	bne.n	8004bee <HAL_I2C_Mem_Write_IT+0x32>
    __HAL_LOCK(hi2c);
 8004c04:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 8004c08:	2d01      	cmp	r5, #1
 8004c0a:	d041      	beq.n	8004c90 <HAL_I2C_Mem_Write_IT+0xd4>
 8004c0c:	2501      	movs	r5, #1
 8004c0e:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c12:	6825      	ldr	r5, [r4, #0]
 8004c14:	f015 0f01 	tst.w	r5, #1
 8004c18:	d103      	bne.n	8004c22 <HAL_I2C_Mem_Write_IT+0x66>
      __HAL_I2C_ENABLE(hi2c);
 8004c1a:	6825      	ldr	r5, [r4, #0]
 8004c1c:	f045 0501 	orr.w	r5, r5, #1
 8004c20:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c22:	6805      	ldr	r5, [r0, #0]
 8004c24:	682c      	ldr	r4, [r5, #0]
 8004c26:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8004c2a:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c2c:	2421      	movs	r4, #33	; 0x21
 8004c2e:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c32:	2440      	movs	r4, #64	; 0x40
 8004c34:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c38:	2400      	movs	r4, #0
 8004c3a:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004c3c:	9d04      	ldr	r5, [sp, #16]
 8004c3e:	6245      	str	r5, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c40:	f8bd 5014 	ldrh.w	r5, [sp, #20]
 8004c44:	8545      	strh	r5, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c46:	8d45      	ldrh	r5, [r0, #42]	; 0x2a
 8004c48:	8505      	strh	r5, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c4a:	4d14      	ldr	r5, [pc, #80]	; (8004c9c <HAL_I2C_Mem_Write_IT+0xe0>)
 8004c4c:	62c5      	str	r5, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004c4e:	6441      	str	r1, [r0, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8004c50:	6482      	str	r2, [r0, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004c52:	64c3      	str	r3, [r0, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8004c54:	6504      	str	r4, [r0, #80]	; 0x50
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c56:	6802      	ldr	r2, [r0, #0]
 8004c58:	6813      	ldr	r3, [r2, #0]
 8004c5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c5e:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8004c60:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c64:	6802      	ldr	r2, [r0, #0]
 8004c66:	6853      	ldr	r3, [r2, #4]
 8004c68:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004c6c:	6053      	str	r3, [r2, #4]
    return HAL_OK;
 8004c6e:	4620      	mov	r0, r4
 8004c70:	e7ae      	b.n	8004bd0 <HAL_I2C_Mem_Write_IT+0x14>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c72:	2300      	movs	r3, #0
 8004c74:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c76:	2220      	movs	r2, #32
 8004c78:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c7c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c80:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004c82:	f042 0220 	orr.w	r2, r2, #32
 8004c86:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004c88:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 8004c8c:	2001      	movs	r0, #1
 8004c8e:	e79f      	b.n	8004bd0 <HAL_I2C_Mem_Write_IT+0x14>
    __HAL_LOCK(hi2c);
 8004c90:	2002      	movs	r0, #2
 8004c92:	e79d      	b.n	8004bd0 <HAL_I2C_Mem_Write_IT+0x14>
 8004c94:	2000007c 	.word	0x2000007c
 8004c98:	14f8b589 	.word	0x14f8b589
 8004c9c:	ffff0000 	.word	0xffff0000

08004ca0 <HAL_I2C_Mem_Read_IT>:
{
 8004ca0:	b430      	push	{r4, r5}
 8004ca2:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8004ca4:	2400      	movs	r4, #0
 8004ca6:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ca8:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8004cac:	b2e4      	uxtb	r4, r4
 8004cae:	2c20      	cmp	r4, #32
 8004cb0:	d003      	beq.n	8004cba <HAL_I2C_Mem_Read_IT+0x1a>
    return HAL_BUSY;
 8004cb2:	2002      	movs	r0, #2
}
 8004cb4:	b002      	add	sp, #8
 8004cb6:	bc30      	pop	{r4, r5}
 8004cb8:	4770      	bx	lr
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004cba:	4c34      	ldr	r4, [pc, #208]	; (8004d8c <HAL_I2C_Mem_Read_IT+0xec>)
 8004cbc:	6824      	ldr	r4, [r4, #0]
 8004cbe:	08e4      	lsrs	r4, r4, #3
 8004cc0:	4d33      	ldr	r5, [pc, #204]	; (8004d90 <HAL_I2C_Mem_Read_IT+0xf0>)
 8004cc2:	fba5 5404 	umull	r5, r4, r5, r4
 8004cc6:	0a24      	lsrs	r4, r4, #8
 8004cc8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004ccc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004cd0:	9401      	str	r4, [sp, #4]
      count--;
 8004cd2:	9c01      	ldr	r4, [sp, #4]
 8004cd4:	3c01      	subs	r4, #1
 8004cd6:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 8004cd8:	9c01      	ldr	r4, [sp, #4]
 8004cda:	2c00      	cmp	r4, #0
 8004cdc:	d042      	beq.n	8004d64 <HAL_I2C_Mem_Read_IT+0xc4>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004cde:	6804      	ldr	r4, [r0, #0]
 8004ce0:	69a5      	ldr	r5, [r4, #24]
 8004ce2:	f015 0f02 	tst.w	r5, #2
 8004ce6:	d1f4      	bne.n	8004cd2 <HAL_I2C_Mem_Read_IT+0x32>
    __HAL_LOCK(hi2c);
 8004ce8:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 8004cec:	2d01      	cmp	r5, #1
 8004cee:	d048      	beq.n	8004d82 <HAL_I2C_Mem_Read_IT+0xe2>
 8004cf0:	2501      	movs	r5, #1
 8004cf2:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cf6:	6825      	ldr	r5, [r4, #0]
 8004cf8:	f015 0f01 	tst.w	r5, #1
 8004cfc:	d103      	bne.n	8004d06 <HAL_I2C_Mem_Read_IT+0x66>
      __HAL_I2C_ENABLE(hi2c);
 8004cfe:	6825      	ldr	r5, [r4, #0]
 8004d00:	f045 0501 	orr.w	r5, r5, #1
 8004d04:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d06:	6805      	ldr	r5, [r0, #0]
 8004d08:	682c      	ldr	r4, [r5, #0]
 8004d0a:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8004d0e:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d10:	2422      	movs	r4, #34	; 0x22
 8004d12:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d16:	2440      	movs	r4, #64	; 0x40
 8004d18:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d1c:	2400      	movs	r4, #0
 8004d1e:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004d20:	9d04      	ldr	r5, [sp, #16]
 8004d22:	6245      	str	r5, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004d24:	f8bd 5014 	ldrh.w	r5, [sp, #20]
 8004d28:	8545      	strh	r5, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d2a:	8d45      	ldrh	r5, [r0, #42]	; 0x2a
 8004d2c:	8505      	strh	r5, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d2e:	4d19      	ldr	r5, [pc, #100]	; (8004d94 <HAL_I2C_Mem_Read_IT+0xf4>)
 8004d30:	62c5      	str	r5, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004d32:	6441      	str	r1, [r0, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8004d34:	6482      	str	r2, [r0, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004d36:	64c3      	str	r3, [r0, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8004d38:	6504      	str	r4, [r0, #80]	; 0x50
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d3a:	6802      	ldr	r2, [r0, #0]
 8004d3c:	6813      	ldr	r3, [r2, #0]
 8004d3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d42:	6013      	str	r3, [r2, #0]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d44:	6802      	ldr	r2, [r0, #0]
 8004d46:	6813      	ldr	r3, [r2, #0]
 8004d48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d4c:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8004d4e:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if (hi2c->XferSize > 0U)
 8004d52:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8004d54:	b1bb      	cbz	r3, 8004d86 <HAL_I2C_Mem_Read_IT+0xe6>
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d56:	6802      	ldr	r2, [r0, #0]
 8004d58:	6853      	ldr	r3, [r2, #4]
 8004d5a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d5e:	6053      	str	r3, [r2, #4]
    return HAL_OK;
 8004d60:	4620      	mov	r0, r4
 8004d62:	e7a7      	b.n	8004cb4 <HAL_I2C_Mem_Read_IT+0x14>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d64:	2300      	movs	r3, #0
 8004d66:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d68:	2220      	movs	r2, #32
 8004d6a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d6e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d72:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004d74:	f042 0220 	orr.w	r2, r2, #32
 8004d78:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004d7a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 8004d7e:	2001      	movs	r0, #1
 8004d80:	e798      	b.n	8004cb4 <HAL_I2C_Mem_Read_IT+0x14>
    __HAL_LOCK(hi2c);
 8004d82:	2002      	movs	r0, #2
 8004d84:	e796      	b.n	8004cb4 <HAL_I2C_Mem_Read_IT+0x14>
    return HAL_OK;
 8004d86:	2000      	movs	r0, #0
 8004d88:	e794      	b.n	8004cb4 <HAL_I2C_Mem_Read_IT+0x14>
 8004d8a:	bf00      	nop
 8004d8c:	2000007c 	.word	0x2000007c
 8004d90:	14f8b589 	.word	0x14f8b589
 8004d94:	ffff0000 	.word	0xffff0000

08004d98 <HAL_I2C_Mem_Write_DMA>:
{
 8004d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d9c:	b084      	sub	sp, #16
 8004d9e:	4604      	mov	r4, r0
 8004da0:	460d      	mov	r5, r1
 8004da2:	4616      	mov	r6, r2
 8004da4:	461f      	mov	r7, r3
  __IO uint32_t count = 0U;
 8004da6:	2300      	movs	r3, #0
 8004da8:	9303      	str	r3, [sp, #12]
  uint32_t tickstart = HAL_GetTick();
 8004daa:	f7fc fa4f 	bl	800124c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dae:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	2b20      	cmp	r3, #32
 8004db6:	d004      	beq.n	8004dc2 <HAL_I2C_Mem_Write_DMA+0x2a>
    return HAL_BUSY;
 8004db8:	2302      	movs	r3, #2
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	b004      	add	sp, #16
 8004dbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dc2:	4680      	mov	r8, r0
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004dc4:	4b51      	ldr	r3, [pc, #324]	; (8004f0c <HAL_I2C_Mem_Write_DMA+0x174>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	08db      	lsrs	r3, r3, #3
 8004dca:	4a51      	ldr	r2, [pc, #324]	; (8004f10 <HAL_I2C_Mem_Write_DMA+0x178>)
 8004dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd0:	0a1b      	lsrs	r3, r3, #8
 8004dd2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004dd6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004dda:	9303      	str	r3, [sp, #12]
      count--;
 8004ddc:	9b03      	ldr	r3, [sp, #12]
 8004dde:	3b01      	subs	r3, #1
 8004de0:	9303      	str	r3, [sp, #12]
      if (count == 0U)
 8004de2:	9b03      	ldr	r3, [sp, #12]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d03a      	beq.n	8004e5e <HAL_I2C_Mem_Write_DMA+0xc6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004de8:	6823      	ldr	r3, [r4, #0]
 8004dea:	699a      	ldr	r2, [r3, #24]
 8004dec:	f012 0f02 	tst.w	r2, #2
 8004df0:	d1f4      	bne.n	8004ddc <HAL_I2C_Mem_Write_DMA+0x44>
    __HAL_LOCK(hi2c);
 8004df2:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8004df6:	2a01      	cmp	r2, #1
 8004df8:	f000 8084 	beq.w	8004f04 <HAL_I2C_Mem_Write_DMA+0x16c>
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	f012 0f01 	tst.w	r2, #1
 8004e08:	d103      	bne.n	8004e12 <HAL_I2C_Mem_Write_DMA+0x7a>
      __HAL_I2C_ENABLE(hi2c);
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	f042 0201 	orr.w	r2, r2, #1
 8004e10:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e12:	6822      	ldr	r2, [r4, #0]
 8004e14:	6813      	ldr	r3, [r2, #0]
 8004e16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e1a:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e1c:	2321      	movs	r3, #33	; 0x21
 8004e1e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e22:	2340      	movs	r3, #64	; 0x40
 8004e24:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004e2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e2e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e30:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 8004e34:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e36:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e3c:	4a35      	ldr	r2, [pc, #212]	; (8004f14 <HAL_I2C_Mem_Write_DMA+0x17c>)
 8004e3e:	62e2      	str	r2, [r4, #44]	; 0x2c
    if (hi2c->XferSize > 0U)
 8004e40:	b9db      	cbnz	r3, 8004e7a <HAL_I2C_Mem_Write_DMA+0xe2>
      hi2c->State     = HAL_I2C_STATE_READY;
 8004e42:	2320      	movs	r3, #32
 8004e44:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8004e4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e54:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8004e56:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e7ad      	b.n	8004dba <HAL_I2C_Mem_Write_DMA+0x22>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e5e:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e60:	2220      	movs	r2, #32
 8004e62:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e66:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e6a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004e6c:	f042 0220 	orr.w	r2, r2, #32
 8004e70:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004e72:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e79f      	b.n	8004dba <HAL_I2C_Mem_Write_DMA+0x22>
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8004e7a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004e7c:	4a26      	ldr	r2, [pc, #152]	; (8004f18 <HAL_I2C_Mem_Write_DMA+0x180>)
 8004e7e:	63da      	str	r2, [r3, #60]	; 0x3c
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8004e80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004e82:	4a26      	ldr	r2, [pc, #152]	; (8004f1c <HAL_I2C_Mem_Write_DMA+0x184>)
 8004e84:	64da      	str	r2, [r3, #76]	; 0x4c
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8004e86:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004e88:	2300      	movs	r3, #0
 8004e8a:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmatx->XferM1CpltCallback = NULL;
 8004e8c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004e8e:	6453      	str	r3, [r2, #68]	; 0x44
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8004e90:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004e92:	6493      	str	r3, [r2, #72]	; 0x48
      hi2c->hdmatx->XferAbortCallback = NULL;
 8004e94:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004e96:	6513      	str	r3, [r2, #80]	; 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8004e98:	6822      	ldr	r2, [r4, #0]
 8004e9a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004e9c:	3210      	adds	r2, #16
 8004e9e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004ea0:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004ea2:	f7fc fd1e 	bl	80018e2 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8004ea6:	b168      	cbz	r0, 8004ec4 <HAL_I2C_Mem_Write_DMA+0x12c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004ea8:	2320      	movs	r3, #32
 8004eaa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004eb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004eb6:	f043 0310 	orr.w	r3, r3, #16
 8004eba:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004ebc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e77a      	b.n	8004dba <HAL_I2C_Mem_Write_DMA+0x22>
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004ec4:	f8cd 8004 	str.w	r8, [sp, #4]
 8004ec8:	2323      	movs	r3, #35	; 0x23
 8004eca:	9300      	str	r3, [sp, #0]
 8004ecc:	463b      	mov	r3, r7
 8004ece:	4632      	mov	r2, r6
 8004ed0:	4629      	mov	r1, r5
 8004ed2:	4620      	mov	r0, r4
 8004ed4:	f7fe fa68 	bl	80033a8 <I2C_RequestMemoryWrite>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	b9a8      	cbnz	r0, 8004f08 <HAL_I2C_Mem_Write_DMA+0x170>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004edc:	2100      	movs	r1, #0
 8004ede:	9102      	str	r1, [sp, #8]
 8004ee0:	6822      	ldr	r2, [r4, #0]
 8004ee2:	6950      	ldr	r0, [r2, #20]
 8004ee4:	9002      	str	r0, [sp, #8]
 8004ee6:	6990      	ldr	r0, [r2, #24]
 8004ee8:	9002      	str	r0, [sp, #8]
 8004eea:	9802      	ldr	r0, [sp, #8]
        __HAL_UNLOCK(hi2c);
 8004eec:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8004ef0:	6851      	ldr	r1, [r2, #4]
 8004ef2:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004ef6:	6051      	str	r1, [r2, #4]
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004ef8:	6821      	ldr	r1, [r4, #0]
 8004efa:	684a      	ldr	r2, [r1, #4]
 8004efc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f00:	604a      	str	r2, [r1, #4]
        return HAL_OK;
 8004f02:	e75a      	b.n	8004dba <HAL_I2C_Mem_Write_DMA+0x22>
    __HAL_LOCK(hi2c);
 8004f04:	2302      	movs	r3, #2
 8004f06:	e758      	b.n	8004dba <HAL_I2C_Mem_Write_DMA+0x22>
          return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e756      	b.n	8004dba <HAL_I2C_Mem_Write_DMA+0x22>
 8004f0c:	2000007c 	.word	0x2000007c
 8004f10:	14f8b589 	.word	0x14f8b589
 8004f14:	ffff0000 	.word	0xffff0000
 8004f18:	080062e1 	.word	0x080062e1
 8004f1c:	080062a3 	.word	0x080062a3

08004f20 <HAL_I2C_Mem_Read_DMA>:
{
 8004f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f24:	b086      	sub	sp, #24
 8004f26:	4604      	mov	r4, r0
 8004f28:	460d      	mov	r5, r1
 8004f2a:	4616      	mov	r6, r2
 8004f2c:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 8004f2e:	f7fc f98d 	bl	800124c <HAL_GetTick>
  __IO uint32_t count = 0U;
 8004f32:	2300      	movs	r3, #0
 8004f34:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f36:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b20      	cmp	r3, #32
 8004f3e:	d004      	beq.n	8004f4a <HAL_I2C_Mem_Read_DMA+0x2a>
    return HAL_BUSY;
 8004f40:	2302      	movs	r3, #2
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	b006      	add	sp, #24
 8004f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f4a:	4680      	mov	r8, r0
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004f4c:	4b62      	ldr	r3, [pc, #392]	; (80050d8 <HAL_I2C_Mem_Read_DMA+0x1b8>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	08db      	lsrs	r3, r3, #3
 8004f52:	4a62      	ldr	r2, [pc, #392]	; (80050dc <HAL_I2C_Mem_Read_DMA+0x1bc>)
 8004f54:	fba2 2303 	umull	r2, r3, r2, r3
 8004f58:	0a1b      	lsrs	r3, r3, #8
 8004f5a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004f5e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004f62:	9305      	str	r3, [sp, #20]
      count--;
 8004f64:	9b05      	ldr	r3, [sp, #20]
 8004f66:	3b01      	subs	r3, #1
 8004f68:	9305      	str	r3, [sp, #20]
      if (count == 0U)
 8004f6a:	9b05      	ldr	r3, [sp, #20]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d052      	beq.n	8005016 <HAL_I2C_Mem_Read_DMA+0xf6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004f70:	6823      	ldr	r3, [r4, #0]
 8004f72:	699a      	ldr	r2, [r3, #24]
 8004f74:	f012 0f02 	tst.w	r2, #2
 8004f78:	d1f4      	bne.n	8004f64 <HAL_I2C_Mem_Read_DMA+0x44>
    __HAL_LOCK(hi2c);
 8004f7a:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8004f7e:	2a01      	cmp	r2, #1
 8004f80:	f000 80a3 	beq.w	80050ca <HAL_I2C_Mem_Read_DMA+0x1aa>
 8004f84:	2201      	movs	r2, #1
 8004f86:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	f012 0f01 	tst.w	r2, #1
 8004f90:	d103      	bne.n	8004f9a <HAL_I2C_Mem_Read_DMA+0x7a>
      __HAL_I2C_ENABLE(hi2c);
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	f042 0201 	orr.w	r2, r2, #1
 8004f98:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f9a:	6822      	ldr	r2, [r4, #0]
 8004f9c:	6813      	ldr	r3, [r2, #0]
 8004f9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fa2:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004fa4:	2322      	movs	r3, #34	; 0x22
 8004fa6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004faa:	2340      	movs	r3, #64	; 0x40
 8004fac:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004fb4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004fb6:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004fb8:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8004fbc:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fbe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fc4:	4a46      	ldr	r2, [pc, #280]	; (80050e0 <HAL_I2C_Mem_Read_DMA+0x1c0>)
 8004fc6:	62e2      	str	r2, [r4, #44]	; 0x2c
    if (hi2c->XferSize > 0U)
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d061      	beq.n	8005090 <HAL_I2C_Mem_Read_DMA+0x170>
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004fcc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004fce:	4a45      	ldr	r2, [pc, #276]	; (80050e4 <HAL_I2C_Mem_Read_DMA+0x1c4>)
 8004fd0:	63da      	str	r2, [r3, #60]	; 0x3c
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004fd2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004fd4:	4a44      	ldr	r2, [pc, #272]	; (80050e8 <HAL_I2C_Mem_Read_DMA+0x1c8>)
 8004fd6:	64da      	str	r2, [r3, #76]	; 0x4c
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004fd8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004fda:	2300      	movs	r3, #0
 8004fdc:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 8004fde:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004fe0:	6453      	str	r3, [r2, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8004fe2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004fe4:	6493      	str	r3, [r2, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 8004fe6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004fe8:	6513      	str	r3, [r2, #80]	; 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004fea:	6821      	ldr	r1, [r4, #0]
 8004fec:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004fee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004ff0:	3110      	adds	r1, #16
 8004ff2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004ff4:	f7fc fc75 	bl	80018e2 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8004ff8:	b1d8      	cbz	r0, 8005032 <HAL_I2C_Mem_Read_DMA+0x112>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004ffa:	2320      	movs	r3, #32
 8004ffc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005000:	2200      	movs	r2, #0
 8005002:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005006:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005008:	f043 0310 	orr.w	r3, r3, #16
 800500c:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800500e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e795      	b.n	8004f42 <HAL_I2C_Mem_Read_DMA+0x22>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005016:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005018:	2220      	movs	r2, #32
 800501a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800501e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005022:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005024:	f042 0220 	orr.w	r2, r2, #32
 8005028:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800502a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e787      	b.n	8004f42 <HAL_I2C_Mem_Read_DMA+0x22>
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005032:	f8cd 8004 	str.w	r8, [sp, #4]
 8005036:	2323      	movs	r3, #35	; 0x23
 8005038:	9300      	str	r3, [sp, #0]
 800503a:	463b      	mov	r3, r7
 800503c:	4632      	mov	r2, r6
 800503e:	4629      	mov	r1, r5
 8005040:	4620      	mov	r0, r4
 8005042:	f7fe fa17 	bl	8003474 <I2C_RequestMemoryRead>
 8005046:	4603      	mov	r3, r0
 8005048:	2800      	cmp	r0, #0
 800504a:	d140      	bne.n	80050ce <HAL_I2C_Mem_Read_DMA+0x1ae>
        if (hi2c->XferSize == 1U)
 800504c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800504e:	2a01      	cmp	r2, #1
 8005050:	d018      	beq.n	8005084 <HAL_I2C_Mem_Read_DMA+0x164>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005052:	6821      	ldr	r1, [r4, #0]
 8005054:	684a      	ldr	r2, [r1, #4]
 8005056:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800505a:	604a      	str	r2, [r1, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800505c:	2100      	movs	r1, #0
 800505e:	9103      	str	r1, [sp, #12]
 8005060:	6822      	ldr	r2, [r4, #0]
 8005062:	6950      	ldr	r0, [r2, #20]
 8005064:	9003      	str	r0, [sp, #12]
 8005066:	6990      	ldr	r0, [r2, #24]
 8005068:	9003      	str	r0, [sp, #12]
 800506a:	9803      	ldr	r0, [sp, #12]
        __HAL_UNLOCK(hi2c);
 800506c:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005070:	6851      	ldr	r1, [r2, #4]
 8005072:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8005076:	6051      	str	r1, [r2, #4]
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8005078:	6821      	ldr	r1, [r4, #0]
 800507a:	684a      	ldr	r2, [r1, #4]
 800507c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005080:	604a      	str	r2, [r1, #4]
 8005082:	e75e      	b.n	8004f42 <HAL_I2C_Mem_Read_DMA+0x22>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005084:	6821      	ldr	r1, [r4, #0]
 8005086:	680a      	ldr	r2, [r1, #0]
 8005088:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800508c:	600a      	str	r2, [r1, #0]
 800508e:	e7e5      	b.n	800505c <HAL_I2C_Mem_Read_DMA+0x13c>
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005090:	f8cd 8004 	str.w	r8, [sp, #4]
 8005094:	2323      	movs	r3, #35	; 0x23
 8005096:	9300      	str	r3, [sp, #0]
 8005098:	463b      	mov	r3, r7
 800509a:	4632      	mov	r2, r6
 800509c:	4629      	mov	r1, r5
 800509e:	4620      	mov	r0, r4
 80050a0:	f7fe f9e8 	bl	8003474 <I2C_RequestMemoryRead>
 80050a4:	4603      	mov	r3, r0
 80050a6:	b9a0      	cbnz	r0, 80050d2 <HAL_I2C_Mem_Read_DMA+0x1b2>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050a8:	9004      	str	r0, [sp, #16]
 80050aa:	6822      	ldr	r2, [r4, #0]
 80050ac:	6951      	ldr	r1, [r2, #20]
 80050ae:	9104      	str	r1, [sp, #16]
 80050b0:	6991      	ldr	r1, [r2, #24]
 80050b2:	9104      	str	r1, [sp, #16]
 80050b4:	9904      	ldr	r1, [sp, #16]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050b6:	6811      	ldr	r1, [r2, #0]
 80050b8:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80050bc:	6011      	str	r1, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 80050be:	2220      	movs	r2, #32
 80050c0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 80050c4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80050c8:	e73b      	b.n	8004f42 <HAL_I2C_Mem_Read_DMA+0x22>
    __HAL_LOCK(hi2c);
 80050ca:	2302      	movs	r3, #2
 80050cc:	e739      	b.n	8004f42 <HAL_I2C_Mem_Read_DMA+0x22>
          return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e737      	b.n	8004f42 <HAL_I2C_Mem_Read_DMA+0x22>
        return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e735      	b.n	8004f42 <HAL_I2C_Mem_Read_DMA+0x22>
 80050d6:	bf00      	nop
 80050d8:	2000007c 	.word	0x2000007c
 80050dc:	14f8b589 	.word	0x14f8b589
 80050e0:	ffff0000 	.word	0xffff0000
 80050e4:	080062e1 	.word	0x080062e1
 80050e8:	080062a3 	.word	0x080062a3

080050ec <HAL_I2C_IsDeviceReady>:
{
 80050ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80050f0:	b085      	sub	sp, #20
 80050f2:	4604      	mov	r4, r0
 80050f4:	460f      	mov	r7, r1
 80050f6:	4690      	mov	r8, r2
 80050f8:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 80050fa:	f7fc f8a7 	bl	800124c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80050fe:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005102:	b2db      	uxtb	r3, r3
 8005104:	2b20      	cmp	r3, #32
 8005106:	d004      	beq.n	8005112 <HAL_I2C_IsDeviceReady+0x26>
    return HAL_BUSY;
 8005108:	2302      	movs	r3, #2
}
 800510a:	4618      	mov	r0, r3
 800510c:	b005      	add	sp, #20
 800510e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005112:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005114:	9000      	str	r0, [sp, #0]
 8005116:	2319      	movs	r3, #25
 8005118:	2201      	movs	r2, #1
 800511a:	4954      	ldr	r1, [pc, #336]	; (800526c <HAL_I2C_IsDeviceReady+0x180>)
 800511c:	4620      	mov	r0, r4
 800511e:	f7fd ffbb 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8005122:	b108      	cbz	r0, 8005128 <HAL_I2C_IsDeviceReady+0x3c>
      return HAL_BUSY;
 8005124:	2302      	movs	r3, #2
 8005126:	e7f0      	b.n	800510a <HAL_I2C_IsDeviceReady+0x1e>
    __HAL_LOCK(hi2c);
 8005128:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800512c:	2b01      	cmp	r3, #1
 800512e:	f000 8094 	beq.w	800525a <HAL_I2C_IsDeviceReady+0x16e>
 8005132:	2301      	movs	r3, #1
 8005134:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005138:	6823      	ldr	r3, [r4, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	f012 0f01 	tst.w	r2, #1
 8005140:	d103      	bne.n	800514a <HAL_I2C_IsDeviceReady+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	f042 0201 	orr.w	r2, r2, #1
 8005148:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800514a:	6822      	ldr	r2, [r4, #0]
 800514c:	6813      	ldr	r3, [r2, #0]
 800514e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005152:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005154:	2324      	movs	r3, #36	; 0x24
 8005156:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800515a:	2300      	movs	r3, #0
 800515c:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800515e:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8005162:	62e3      	str	r3, [r4, #44]	; 0x2c
  uint32_t I2C_Trials = 1U;
 8005164:	f04f 0901 	mov.w	r9, #1
 8005168:	e035      	b.n	80051d6 <HAL_I2C_IsDeviceReady+0xea>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800516a:	23a0      	movs	r3, #160	; 0xa0
 800516c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005170:	6823      	ldr	r3, [r4, #0]
 8005172:	695a      	ldr	r2, [r3, #20]
 8005174:	f3c2 0240 	ubfx	r2, r2, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005178:	6959      	ldr	r1, [r3, #20]
 800517a:	f3c1 2180 	ubfx	r1, r1, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800517e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005182:	b2db      	uxtb	r3, r3
 8005184:	2ba0      	cmp	r3, #160	; 0xa0
 8005186:	d009      	beq.n	800519c <HAL_I2C_IsDeviceReady+0xb0>
 8005188:	b942      	cbnz	r2, 800519c <HAL_I2C_IsDeviceReady+0xb0>
 800518a:	b939      	cbnz	r1, 800519c <HAL_I2C_IsDeviceReady+0xb0>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800518c:	f7fc f85e 	bl	800124c <HAL_GetTick>
 8005190:	1b80      	subs	r0, r0, r6
 8005192:	4285      	cmp	r5, r0
 8005194:	d3e9      	bcc.n	800516a <HAL_I2C_IsDeviceReady+0x7e>
 8005196:	2d00      	cmp	r5, #0
 8005198:	d1ea      	bne.n	8005170 <HAL_I2C_IsDeviceReady+0x84>
 800519a:	e7e6      	b.n	800516a <HAL_I2C_IsDeviceReady+0x7e>
      hi2c->State = HAL_I2C_STATE_READY;
 800519c:	2320      	movs	r3, #32
 800519e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80051a2:	6823      	ldr	r3, [r4, #0]
 80051a4:	695a      	ldr	r2, [r3, #20]
 80051a6:	f012 0f02 	tst.w	r2, #2
 80051aa:	d132      	bne.n	8005212 <HAL_I2C_IsDeviceReady+0x126>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051b2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051b4:	6823      	ldr	r3, [r4, #0]
 80051b6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051ba:	615a      	str	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051bc:	9600      	str	r6, [sp, #0]
 80051be:	2319      	movs	r3, #25
 80051c0:	2201      	movs	r2, #1
 80051c2:	492a      	ldr	r1, [pc, #168]	; (800526c <HAL_I2C_IsDeviceReady+0x180>)
 80051c4:	4620      	mov	r0, r4
 80051c6:	f7fd ff67 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 80051ca:	2800      	cmp	r0, #0
 80051cc:	d14b      	bne.n	8005266 <HAL_I2C_IsDeviceReady+0x17a>
      I2C_Trials++;
 80051ce:	f109 0901 	add.w	r9, r9, #1
    while (I2C_Trials < Trials);
 80051d2:	45c1      	cmp	r9, r8
 80051d4:	d239      	bcs.n	800524a <HAL_I2C_IsDeviceReady+0x15e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051d6:	6822      	ldr	r2, [r4, #0]
 80051d8:	6813      	ldr	r3, [r2, #0]
 80051da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051de:	6013      	str	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80051e0:	9600      	str	r6, [sp, #0]
 80051e2:	462b      	mov	r3, r5
 80051e4:	2200      	movs	r2, #0
 80051e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051ea:	4620      	mov	r0, r4
 80051ec:	f7fd ff54 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 80051f0:	2800      	cmp	r0, #0
 80051f2:	d134      	bne.n	800525e <HAL_I2C_IsDeviceReady+0x172>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80051f4:	6823      	ldr	r3, [r4, #0]
 80051f6:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 80051fa:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 80051fc:	f7fc f826 	bl	800124c <HAL_GetTick>
 8005200:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005202:	6823      	ldr	r3, [r4, #0]
 8005204:	695a      	ldr	r2, [r3, #20]
 8005206:	f3c2 0240 	ubfx	r2, r2, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800520a:	6959      	ldr	r1, [r3, #20]
 800520c:	f3c1 2180 	ubfx	r1, r1, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005210:	e7b5      	b.n	800517e <HAL_I2C_IsDeviceReady+0x92>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005218:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800521a:	2300      	movs	r3, #0
 800521c:	9303      	str	r3, [sp, #12]
 800521e:	6823      	ldr	r3, [r4, #0]
 8005220:	695a      	ldr	r2, [r3, #20]
 8005222:	9203      	str	r2, [sp, #12]
 8005224:	699b      	ldr	r3, [r3, #24]
 8005226:	9303      	str	r3, [sp, #12]
 8005228:	9b03      	ldr	r3, [sp, #12]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800522a:	9600      	str	r6, [sp, #0]
 800522c:	2319      	movs	r3, #25
 800522e:	2201      	movs	r2, #1
 8005230:	490e      	ldr	r1, [pc, #56]	; (800526c <HAL_I2C_IsDeviceReady+0x180>)
 8005232:	4620      	mov	r0, r4
 8005234:	f7fd ff30 	bl	8003098 <I2C_WaitOnFlagUntilTimeout>
 8005238:	4603      	mov	r3, r0
 800523a:	b990      	cbnz	r0, 8005262 <HAL_I2C_IsDeviceReady+0x176>
        hi2c->State = HAL_I2C_STATE_READY;
 800523c:	2220      	movs	r2, #32
 800523e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8005242:	2200      	movs	r2, #0
 8005244:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_OK;
 8005248:	e75f      	b.n	800510a <HAL_I2C_IsDeviceReady+0x1e>
    hi2c->State = HAL_I2C_STATE_READY;
 800524a:	2320      	movs	r3, #32
 800524c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8005250:	2300      	movs	r3, #0
 8005252:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e757      	b.n	800510a <HAL_I2C_IsDeviceReady+0x1e>
    __HAL_LOCK(hi2c);
 800525a:	2302      	movs	r3, #2
 800525c:	e755      	b.n	800510a <HAL_I2C_IsDeviceReady+0x1e>
        return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e753      	b.n	800510a <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e751      	b.n	800510a <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e74f      	b.n	800510a <HAL_I2C_IsDeviceReady+0x1e>
 800526a:	bf00      	nop
 800526c:	00100002 	.word	0x00100002

08005270 <HAL_I2C_Master_Seq_Transmit_IT>:
{
 8005270:	b430      	push	{r4, r5}
 8005272:	b082      	sub	sp, #8
  __IO uint32_t Prev_State = 0x00U;
 8005274:	2400      	movs	r4, #0
 8005276:	9401      	str	r4, [sp, #4]
  __IO uint32_t count      = 0x00U;
 8005278:	9400      	str	r4, [sp, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800527a:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800527e:	b2e4      	uxtb	r4, r4
 8005280:	2c20      	cmp	r4, #32
 8005282:	d003      	beq.n	800528c <HAL_I2C_Master_Seq_Transmit_IT+0x1c>
    return HAL_BUSY;
 8005284:	2002      	movs	r0, #2
}
 8005286:	b002      	add	sp, #8
 8005288:	bc30      	pop	{r4, r5}
 800528a:	4770      	bx	lr
    if ((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 800528c:	9c04      	ldr	r4, [sp, #16]
 800528e:	2c08      	cmp	r4, #8
 8005290:	d039      	beq.n	8005306 <HAL_I2C_Master_Seq_Transmit_IT+0x96>
 8005292:	2c01      	cmp	r4, #1
 8005294:	d037      	beq.n	8005306 <HAL_I2C_Master_Seq_Transmit_IT+0x96>
    __HAL_LOCK(hi2c);
 8005296:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 800529a:	2c01      	cmp	r4, #1
 800529c:	d068      	beq.n	8005370 <HAL_I2C_Master_Seq_Transmit_IT+0x100>
 800529e:	2401      	movs	r4, #1
 80052a0:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80052a4:	6804      	ldr	r4, [r0, #0]
 80052a6:	6825      	ldr	r5, [r4, #0]
 80052a8:	f015 0f01 	tst.w	r5, #1
 80052ac:	d103      	bne.n	80052b6 <HAL_I2C_Master_Seq_Transmit_IT+0x46>
      __HAL_I2C_ENABLE(hi2c);
 80052ae:	6825      	ldr	r5, [r4, #0]
 80052b0:	f045 0501 	orr.w	r5, r5, #1
 80052b4:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052b6:	6805      	ldr	r5, [r0, #0]
 80052b8:	682c      	ldr	r4, [r5, #0]
 80052ba:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 80052be:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80052c0:	2421      	movs	r4, #33	; 0x21
 80052c2:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80052c6:	2410      	movs	r4, #16
 80052c8:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052cc:	2400      	movs	r4, #0
 80052ce:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80052d0:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 80052d2:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052d4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80052d6:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 80052d8:	9b04      	ldr	r3, [sp, #16]
 80052da:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80052dc:	6441      	str	r1, [r0, #68]	; 0x44
    Prev_State = hi2c->PreviousState;
 80052de:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80052e0:	9301      	str	r3, [sp, #4]
    if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 80052e2:	9b01      	ldr	r3, [sp, #4]
 80052e4:	2b11      	cmp	r3, #17
 80052e6:	d034      	beq.n	8005352 <HAL_I2C_Master_Seq_Transmit_IT+0xe2>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052e8:	6802      	ldr	r2, [r0, #0]
 80052ea:	6813      	ldr	r3, [r2, #0]
 80052ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052f0:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80052f2:	2300      	movs	r3, #0
 80052f4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052f8:	6801      	ldr	r1, [r0, #0]
 80052fa:	684a      	ldr	r2, [r1, #4]
 80052fc:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005300:	604a      	str	r2, [r1, #4]
    return HAL_OK;
 8005302:	4618      	mov	r0, r3
 8005304:	e7bf      	b.n	8005286 <HAL_I2C_Master_Seq_Transmit_IT+0x16>
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005306:	4c1b      	ldr	r4, [pc, #108]	; (8005374 <HAL_I2C_Master_Seq_Transmit_IT+0x104>)
 8005308:	6824      	ldr	r4, [r4, #0]
 800530a:	08e4      	lsrs	r4, r4, #3
 800530c:	4d1a      	ldr	r5, [pc, #104]	; (8005378 <HAL_I2C_Master_Seq_Transmit_IT+0x108>)
 800530e:	fba5 5404 	umull	r5, r4, r5, r4
 8005312:	0a24      	lsrs	r4, r4, #8
 8005314:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8005318:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800531c:	9400      	str	r4, [sp, #0]
        count--;
 800531e:	9c00      	ldr	r4, [sp, #0]
 8005320:	3c01      	subs	r4, #1
 8005322:	9400      	str	r4, [sp, #0]
        if (count == 0U)
 8005324:	9c00      	ldr	r4, [sp, #0]
 8005326:	b12c      	cbz	r4, 8005334 <HAL_I2C_Master_Seq_Transmit_IT+0xc4>
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005328:	6804      	ldr	r4, [r0, #0]
 800532a:	69a4      	ldr	r4, [r4, #24]
 800532c:	f014 0f02 	tst.w	r4, #2
 8005330:	d1f5      	bne.n	800531e <HAL_I2C_Master_Seq_Transmit_IT+0xae>
 8005332:	e7b0      	b.n	8005296 <HAL_I2C_Master_Seq_Transmit_IT+0x26>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005334:	2300      	movs	r3, #0
 8005336:	6303      	str	r3, [r0, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005338:	2220      	movs	r2, #32
 800533a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800533e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005342:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005344:	f042 0220 	orr.w	r2, r2, #32
 8005348:	6402      	str	r2, [r0, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 800534a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
          return HAL_ERROR;
 800534e:	2001      	movs	r0, #1
 8005350:	e799      	b.n	8005286 <HAL_I2C_Master_Seq_Transmit_IT+0x16>
    if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8005352:	9b04      	ldr	r3, [sp, #16]
 8005354:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005358:	d008      	beq.n	800536c <HAL_I2C_Master_Seq_Transmit_IT+0xfc>
 800535a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800535e:	d003      	beq.n	8005368 <HAL_I2C_Master_Seq_Transmit_IT+0xf8>
 8005360:	2300      	movs	r3, #0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d0c5      	beq.n	80052f2 <HAL_I2C_Master_Seq_Transmit_IT+0x82>
 8005366:	e7bf      	b.n	80052e8 <HAL_I2C_Master_Seq_Transmit_IT+0x78>
 8005368:	2301      	movs	r3, #1
 800536a:	e7fa      	b.n	8005362 <HAL_I2C_Master_Seq_Transmit_IT+0xf2>
 800536c:	2301      	movs	r3, #1
 800536e:	e7f8      	b.n	8005362 <HAL_I2C_Master_Seq_Transmit_IT+0xf2>
    __HAL_LOCK(hi2c);
 8005370:	2002      	movs	r0, #2
 8005372:	e788      	b.n	8005286 <HAL_I2C_Master_Seq_Transmit_IT+0x16>
 8005374:	2000007c 	.word	0x2000007c
 8005378:	14f8b589 	.word	0x14f8b589

0800537c <HAL_I2C_Master_Seq_Transmit_DMA>:
{
 800537c:	b530      	push	{r4, r5, lr}
 800537e:	b083      	sub	sp, #12
  __IO uint32_t Prev_State = 0x00U;
 8005380:	2400      	movs	r4, #0
 8005382:	9401      	str	r4, [sp, #4]
  __IO uint32_t count      = 0x00U;
 8005384:	9400      	str	r4, [sp, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005386:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800538a:	b2e4      	uxtb	r4, r4
 800538c:	2c20      	cmp	r4, #32
 800538e:	d003      	beq.n	8005398 <HAL_I2C_Master_Seq_Transmit_DMA+0x1c>
    return HAL_BUSY;
 8005390:	2302      	movs	r3, #2
}
 8005392:	4618      	mov	r0, r3
 8005394:	b003      	add	sp, #12
 8005396:	bd30      	pop	{r4, r5, pc}
    if ((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 8005398:	9c06      	ldr	r4, [sp, #24]
 800539a:	2c08      	cmp	r4, #8
 800539c:	d042      	beq.n	8005424 <HAL_I2C_Master_Seq_Transmit_DMA+0xa8>
 800539e:	2c01      	cmp	r4, #1
 80053a0:	d040      	beq.n	8005424 <HAL_I2C_Master_Seq_Transmit_DMA+0xa8>
    __HAL_LOCK(hi2c);
 80053a2:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 80053a6:	2c01      	cmp	r4, #1
 80053a8:	f000 80c7 	beq.w	800553a <HAL_I2C_Master_Seq_Transmit_DMA+0x1be>
 80053ac:	2401      	movs	r4, #1
 80053ae:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053b2:	6804      	ldr	r4, [r0, #0]
 80053b4:	6825      	ldr	r5, [r4, #0]
 80053b6:	f015 0f01 	tst.w	r5, #1
 80053ba:	d103      	bne.n	80053c4 <HAL_I2C_Master_Seq_Transmit_DMA+0x48>
      __HAL_I2C_ENABLE(hi2c);
 80053bc:	6825      	ldr	r5, [r4, #0]
 80053be:	f045 0501 	orr.w	r5, r5, #1
 80053c2:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053c4:	6805      	ldr	r5, [r0, #0]
 80053c6:	682c      	ldr	r4, [r5, #0]
 80053c8:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 80053cc:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80053ce:	2421      	movs	r4, #33	; 0x21
 80053d0:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80053d4:	2410      	movs	r4, #16
 80053d6:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053da:	2400      	movs	r4, #0
 80053dc:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80053de:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 80053e0:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80053e2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 80053e8:	9a06      	ldr	r2, [sp, #24]
 80053ea:	62c2      	str	r2, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80053ec:	6441      	str	r1, [r0, #68]	; 0x44
    Prev_State = hi2c->PreviousState;
 80053ee:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80053f0:	9201      	str	r2, [sp, #4]
    if (hi2c->XferSize > 0U)
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d13c      	bne.n	8005470 <HAL_I2C_Master_Seq_Transmit_DMA+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053f6:	6802      	ldr	r2, [r0, #0]
 80053f8:	6813      	ldr	r3, [r2, #0]
 80053fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80053fe:	6013      	str	r3, [r2, #0]
      if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8005400:	9b01      	ldr	r3, [sp, #4]
 8005402:	2b11      	cmp	r3, #17
 8005404:	f000 8089 	beq.w	800551a <HAL_I2C_Master_Seq_Transmit_DMA+0x19e>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005408:	6802      	ldr	r2, [r0, #0]
 800540a:	6813      	ldr	r3, [r2, #0]
 800540c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005410:	6013      	str	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8005412:	2300      	movs	r3, #0
 8005414:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005418:	6801      	ldr	r1, [r0, #0]
 800541a:	684a      	ldr	r2, [r1, #4]
 800541c:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005420:	604a      	str	r2, [r1, #4]
 8005422:	e7b6      	b.n	8005392 <HAL_I2C_Master_Seq_Transmit_DMA+0x16>
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005424:	4c46      	ldr	r4, [pc, #280]	; (8005540 <HAL_I2C_Master_Seq_Transmit_DMA+0x1c4>)
 8005426:	6824      	ldr	r4, [r4, #0]
 8005428:	08e4      	lsrs	r4, r4, #3
 800542a:	4d46      	ldr	r5, [pc, #280]	; (8005544 <HAL_I2C_Master_Seq_Transmit_DMA+0x1c8>)
 800542c:	fba5 5404 	umull	r5, r4, r5, r4
 8005430:	0a24      	lsrs	r4, r4, #8
 8005432:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8005436:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800543a:	9400      	str	r4, [sp, #0]
        count--;
 800543c:	9c00      	ldr	r4, [sp, #0]
 800543e:	3c01      	subs	r4, #1
 8005440:	9400      	str	r4, [sp, #0]
        if (count == 0U)
 8005442:	9c00      	ldr	r4, [sp, #0]
 8005444:	b12c      	cbz	r4, 8005452 <HAL_I2C_Master_Seq_Transmit_DMA+0xd6>
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005446:	6804      	ldr	r4, [r0, #0]
 8005448:	69a4      	ldr	r4, [r4, #24]
 800544a:	f014 0f02 	tst.w	r4, #2
 800544e:	d1f5      	bne.n	800543c <HAL_I2C_Master_Seq_Transmit_DMA+0xc0>
 8005450:	e7a7      	b.n	80053a2 <HAL_I2C_Master_Seq_Transmit_DMA+0x26>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005452:	2300      	movs	r3, #0
 8005454:	6303      	str	r3, [r0, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005456:	2220      	movs	r2, #32
 8005458:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800545c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005460:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005462:	f042 0220 	orr.w	r2, r2, #32
 8005466:	6402      	str	r2, [r0, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 8005468:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
          return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e790      	b.n	8005392 <HAL_I2C_Master_Seq_Transmit_DMA+0x16>
 8005470:	4604      	mov	r4, r0
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8005472:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005474:	4a34      	ldr	r2, [pc, #208]	; (8005548 <HAL_I2C_Master_Seq_Transmit_DMA+0x1cc>)
 8005476:	63da      	str	r2, [r3, #60]	; 0x3c
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8005478:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800547a:	4a34      	ldr	r2, [pc, #208]	; (800554c <HAL_I2C_Master_Seq_Transmit_DMA+0x1d0>)
 800547c:	64da      	str	r2, [r3, #76]	; 0x4c
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800547e:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8005480:	2300      	movs	r3, #0
 8005482:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmatx->XferAbortCallback = NULL;
 8005484:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8005486:	6513      	str	r3, [r2, #80]	; 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8005488:	6802      	ldr	r2, [r0, #0]
 800548a:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 800548c:	3210      	adds	r2, #16
 800548e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8005490:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8005492:	f7fc fa26 	bl	80018e2 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8005496:	4603      	mov	r3, r0
 8005498:	2800      	cmp	r0, #0
 800549a:	d130      	bne.n	80054fe <HAL_I2C_Master_Seq_Transmit_DMA+0x182>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800549c:	6821      	ldr	r1, [r4, #0]
 800549e:	680a      	ldr	r2, [r1, #0]
 80054a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054a4:	600a      	str	r2, [r1, #0]
        if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 80054a6:	9a01      	ldr	r2, [sp, #4]
 80054a8:	2a11      	cmp	r2, #17
 80054aa:	d019      	beq.n	80054e0 <HAL_I2C_Master_Seq_Transmit_DMA+0x164>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054ac:	6821      	ldr	r1, [r4, #0]
 80054ae:	680a      	ldr	r2, [r1, #0]
 80054b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054b4:	600a      	str	r2, [r1, #0]
        __HAL_UNLOCK(hi2c);
 80054b6:	2200      	movs	r2, #0
 80054b8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        if ((XferOptions == I2C_NEXT_FRAME) || (XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 80054bc:	9a06      	ldr	r2, [sp, #24]
 80054be:	2a04      	cmp	r2, #4
 80054c0:	d003      	beq.n	80054ca <HAL_I2C_Master_Seq_Transmit_DMA+0x14e>
 80054c2:	2a20      	cmp	r2, #32
 80054c4:	d001      	beq.n	80054ca <HAL_I2C_Master_Seq_Transmit_DMA+0x14e>
 80054c6:	2a10      	cmp	r2, #16
 80054c8:	d104      	bne.n	80054d4 <HAL_I2C_Master_Seq_Transmit_DMA+0x158>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80054ca:	6821      	ldr	r1, [r4, #0]
 80054cc:	684a      	ldr	r2, [r1, #4]
 80054ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054d2:	604a      	str	r2, [r1, #4]
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80054d4:	6821      	ldr	r1, [r4, #0]
 80054d6:	684a      	ldr	r2, [r1, #4]
 80054d8:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80054dc:	604a      	str	r2, [r1, #4]
 80054de:	e758      	b.n	8005392 <HAL_I2C_Master_Seq_Transmit_DMA+0x16>
        if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 80054e0:	9a06      	ldr	r2, [sp, #24]
 80054e2:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 80054e6:	d008      	beq.n	80054fa <HAL_I2C_Master_Seq_Transmit_DMA+0x17e>
 80054e8:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
 80054ec:	d003      	beq.n	80054f6 <HAL_I2C_Master_Seq_Transmit_DMA+0x17a>
 80054ee:	2200      	movs	r2, #0
 80054f0:	2a00      	cmp	r2, #0
 80054f2:	d0e0      	beq.n	80054b6 <HAL_I2C_Master_Seq_Transmit_DMA+0x13a>
 80054f4:	e7da      	b.n	80054ac <HAL_I2C_Master_Seq_Transmit_DMA+0x130>
 80054f6:	2201      	movs	r2, #1
 80054f8:	e7fa      	b.n	80054f0 <HAL_I2C_Master_Seq_Transmit_DMA+0x174>
 80054fa:	2201      	movs	r2, #1
 80054fc:	e7f8      	b.n	80054f0 <HAL_I2C_Master_Seq_Transmit_DMA+0x174>
        hi2c->State     = HAL_I2C_STATE_READY;
 80054fe:	2320      	movs	r3, #32
 8005500:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005504:	2200      	movs	r2, #0
 8005506:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800550a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800550c:	f043 0310 	orr.w	r3, r3, #16
 8005510:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8005512:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e73b      	b.n	8005392 <HAL_I2C_Master_Seq_Transmit_DMA+0x16>
      if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800551a:	9b06      	ldr	r3, [sp, #24]
 800551c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005520:	d009      	beq.n	8005536 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ba>
 8005522:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005526:	d004      	beq.n	8005532 <HAL_I2C_Master_Seq_Transmit_DMA+0x1b6>
 8005528:	2300      	movs	r3, #0
 800552a:	2b00      	cmp	r3, #0
 800552c:	f43f af71 	beq.w	8005412 <HAL_I2C_Master_Seq_Transmit_DMA+0x96>
 8005530:	e76a      	b.n	8005408 <HAL_I2C_Master_Seq_Transmit_DMA+0x8c>
 8005532:	2301      	movs	r3, #1
 8005534:	e7f9      	b.n	800552a <HAL_I2C_Master_Seq_Transmit_DMA+0x1ae>
 8005536:	2301      	movs	r3, #1
 8005538:	e7f7      	b.n	800552a <HAL_I2C_Master_Seq_Transmit_DMA+0x1ae>
    __HAL_LOCK(hi2c);
 800553a:	2302      	movs	r3, #2
 800553c:	e729      	b.n	8005392 <HAL_I2C_Master_Seq_Transmit_DMA+0x16>
 800553e:	bf00      	nop
 8005540:	2000007c 	.word	0x2000007c
 8005544:	14f8b589 	.word	0x14f8b589
 8005548:	080062e1 	.word	0x080062e1
 800554c:	080062a3 	.word	0x080062a3

08005550 <HAL_I2C_Master_Seq_Receive_IT>:
{
 8005550:	b430      	push	{r4, r5}
 8005552:	b082      	sub	sp, #8
  __IO uint32_t Prev_State = 0x00U;
 8005554:	2400      	movs	r4, #0
 8005556:	9401      	str	r4, [sp, #4]
  __IO uint32_t count = 0U;
 8005558:	9400      	str	r4, [sp, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800555a:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800555e:	b2e4      	uxtb	r4, r4
 8005560:	2c20      	cmp	r4, #32
 8005562:	d003      	beq.n	800556c <HAL_I2C_Master_Seq_Receive_IT+0x1c>
    return HAL_BUSY;
 8005564:	2002      	movs	r0, #2
}
 8005566:	b002      	add	sp, #8
 8005568:	bc30      	pop	{r4, r5}
 800556a:	4770      	bx	lr
    if ((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 800556c:	9c04      	ldr	r4, [sp, #16]
 800556e:	2c08      	cmp	r4, #8
 8005570:	d044      	beq.n	80055fc <HAL_I2C_Master_Seq_Receive_IT+0xac>
 8005572:	2c01      	cmp	r4, #1
 8005574:	d042      	beq.n	80055fc <HAL_I2C_Master_Seq_Receive_IT+0xac>
    __HAL_LOCK(hi2c);
 8005576:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 800557a:	2c01      	cmp	r4, #1
 800557c:	f000 8088 	beq.w	8005690 <HAL_I2C_Master_Seq_Receive_IT+0x140>
 8005580:	2401      	movs	r4, #1
 8005582:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005586:	6804      	ldr	r4, [r0, #0]
 8005588:	6825      	ldr	r5, [r4, #0]
 800558a:	f015 0f01 	tst.w	r5, #1
 800558e:	d103      	bne.n	8005598 <HAL_I2C_Master_Seq_Receive_IT+0x48>
      __HAL_I2C_ENABLE(hi2c);
 8005590:	6825      	ldr	r5, [r4, #0]
 8005592:	f045 0501 	orr.w	r5, r5, #1
 8005596:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005598:	6805      	ldr	r5, [r0, #0]
 800559a:	682c      	ldr	r4, [r5, #0]
 800559c:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 80055a0:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80055a2:	2422      	movs	r4, #34	; 0x22
 80055a4:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80055a8:	2410      	movs	r4, #16
 80055aa:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055ae:	2400      	movs	r4, #0
 80055b0:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80055b2:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 80055b4:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80055b6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80055b8:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 80055ba:	9b04      	ldr	r3, [sp, #16]
 80055bc:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80055be:	6441      	str	r1, [r0, #68]	; 0x44
    Prev_State = hi2c->PreviousState;
 80055c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80055c2:	9301      	str	r3, [sp, #4]
    if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 80055c4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	d03d      	beq.n	8005648 <HAL_I2C_Master_Seq_Receive_IT+0xf8>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055cc:	6802      	ldr	r2, [r0, #0]
 80055ce:	6813      	ldr	r3, [r2, #0]
 80055d0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80055d4:	6013      	str	r3, [r2, #0]
  uint32_t enableIT = (I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055d6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
    if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 80055da:	9b01      	ldr	r3, [sp, #4]
 80055dc:	2b12      	cmp	r3, #18
 80055de:	d048      	beq.n	8005672 <HAL_I2C_Master_Seq_Receive_IT+0x122>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055e0:	6801      	ldr	r1, [r0, #0]
 80055e2:	680b      	ldr	r3, [r1, #0]
 80055e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055e8:	600b      	str	r3, [r1, #0]
    __HAL_UNLOCK(hi2c);
 80055ea:	2300      	movs	r3, #0
 80055ec:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 80055f0:	6801      	ldr	r1, [r0, #0]
 80055f2:	6848      	ldr	r0, [r1, #4]
 80055f4:	4302      	orrs	r2, r0
 80055f6:	604a      	str	r2, [r1, #4]
    return HAL_OK;
 80055f8:	4618      	mov	r0, r3
 80055fa:	e7b4      	b.n	8005566 <HAL_I2C_Master_Seq_Receive_IT+0x16>
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80055fc:	4c25      	ldr	r4, [pc, #148]	; (8005694 <HAL_I2C_Master_Seq_Receive_IT+0x144>)
 80055fe:	6824      	ldr	r4, [r4, #0]
 8005600:	08e4      	lsrs	r4, r4, #3
 8005602:	4d25      	ldr	r5, [pc, #148]	; (8005698 <HAL_I2C_Master_Seq_Receive_IT+0x148>)
 8005604:	fba5 5404 	umull	r5, r4, r5, r4
 8005608:	0a24      	lsrs	r4, r4, #8
 800560a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800560e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8005612:	9400      	str	r4, [sp, #0]
        count--;
 8005614:	9c00      	ldr	r4, [sp, #0]
 8005616:	3c01      	subs	r4, #1
 8005618:	9400      	str	r4, [sp, #0]
        if (count == 0U)
 800561a:	9c00      	ldr	r4, [sp, #0]
 800561c:	b12c      	cbz	r4, 800562a <HAL_I2C_Master_Seq_Receive_IT+0xda>
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800561e:	6804      	ldr	r4, [r0, #0]
 8005620:	69a4      	ldr	r4, [r4, #24]
 8005622:	f014 0f02 	tst.w	r4, #2
 8005626:	d1f5      	bne.n	8005614 <HAL_I2C_Master_Seq_Receive_IT+0xc4>
 8005628:	e7a5      	b.n	8005576 <HAL_I2C_Master_Seq_Receive_IT+0x26>
          hi2c->PreviousState       = I2C_STATE_NONE;
 800562a:	2300      	movs	r3, #0
 800562c:	6303      	str	r3, [r0, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800562e:	2220      	movs	r2, #32
 8005630:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005634:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005638:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800563a:	f042 0220 	orr.w	r2, r2, #32
 800563e:	6402      	str	r2, [r0, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 8005640:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
          return HAL_ERROR;
 8005644:	2001      	movs	r0, #1
 8005646:	e78e      	b.n	8005566 <HAL_I2C_Master_Seq_Receive_IT+0x16>
    if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 8005648:	9b04      	ldr	r3, [sp, #16]
 800564a:	2b20      	cmp	r3, #32
 800564c:	d004      	beq.n	8005658 <HAL_I2C_Master_Seq_Receive_IT+0x108>
 800564e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005652:	d001      	beq.n	8005658 <HAL_I2C_Master_Seq_Receive_IT+0x108>
 8005654:	2b10      	cmp	r3, #16
 8005656:	d1b9      	bne.n	80055cc <HAL_I2C_Master_Seq_Receive_IT+0x7c>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005658:	6802      	ldr	r2, [r0, #0]
 800565a:	6813      	ldr	r3, [r2, #0]
 800565c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005660:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005662:	6802      	ldr	r2, [r0, #0]
 8005664:	6813      	ldr	r3, [r2, #0]
 8005666:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800566a:	6013      	str	r3, [r2, #0]
      enableIT &= ~I2C_IT_BUF;
 800566c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8005670:	e7b3      	b.n	80055da <HAL_I2C_Master_Seq_Receive_IT+0x8a>
    if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8005672:	9b04      	ldr	r3, [sp, #16]
 8005674:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005678:	d008      	beq.n	800568c <HAL_I2C_Master_Seq_Receive_IT+0x13c>
 800567a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800567e:	d003      	beq.n	8005688 <HAL_I2C_Master_Seq_Receive_IT+0x138>
 8005680:	2300      	movs	r3, #0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d0b1      	beq.n	80055ea <HAL_I2C_Master_Seq_Receive_IT+0x9a>
 8005686:	e7ab      	b.n	80055e0 <HAL_I2C_Master_Seq_Receive_IT+0x90>
 8005688:	2301      	movs	r3, #1
 800568a:	e7fa      	b.n	8005682 <HAL_I2C_Master_Seq_Receive_IT+0x132>
 800568c:	2301      	movs	r3, #1
 800568e:	e7f8      	b.n	8005682 <HAL_I2C_Master_Seq_Receive_IT+0x132>
    __HAL_LOCK(hi2c);
 8005690:	2002      	movs	r0, #2
 8005692:	e768      	b.n	8005566 <HAL_I2C_Master_Seq_Receive_IT+0x16>
 8005694:	2000007c 	.word	0x2000007c
 8005698:	14f8b589 	.word	0x14f8b589

0800569c <HAL_I2C_Master_Seq_Receive_DMA>:
{
 800569c:	b530      	push	{r4, r5, lr}
 800569e:	b083      	sub	sp, #12
  __IO uint32_t Prev_State = 0x00U;
 80056a0:	2400      	movs	r4, #0
 80056a2:	9401      	str	r4, [sp, #4]
  __IO uint32_t count = 0U;
 80056a4:	9400      	str	r4, [sp, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80056a6:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80056aa:	b2e4      	uxtb	r4, r4
 80056ac:	2c20      	cmp	r4, #32
 80056ae:	d003      	beq.n	80056b8 <HAL_I2C_Master_Seq_Receive_DMA+0x1c>
    return HAL_BUSY;
 80056b0:	2302      	movs	r3, #2
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	b003      	add	sp, #12
 80056b6:	bd30      	pop	{r4, r5, pc}
    if ((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 80056b8:	9c06      	ldr	r4, [sp, #24]
 80056ba:	2c08      	cmp	r4, #8
 80056bc:	d07a      	beq.n	80057b4 <HAL_I2C_Master_Seq_Receive_DMA+0x118>
 80056be:	2c01      	cmp	r4, #1
 80056c0:	d078      	beq.n	80057b4 <HAL_I2C_Master_Seq_Receive_DMA+0x118>
    __HAL_LOCK(hi2c);
 80056c2:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 80056c6:	2c01      	cmp	r4, #1
 80056c8:	f000 80f4 	beq.w	80058b4 <HAL_I2C_Master_Seq_Receive_DMA+0x218>
 80056cc:	2401      	movs	r4, #1
 80056ce:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056d2:	6804      	ldr	r4, [r0, #0]
 80056d4:	6825      	ldr	r5, [r4, #0]
 80056d6:	f015 0f01 	tst.w	r5, #1
 80056da:	d103      	bne.n	80056e4 <HAL_I2C_Master_Seq_Receive_DMA+0x48>
      __HAL_I2C_ENABLE(hi2c);
 80056dc:	6825      	ldr	r5, [r4, #0]
 80056de:	f045 0501 	orr.w	r5, r5, #1
 80056e2:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056e4:	6805      	ldr	r5, [r0, #0]
 80056e6:	682c      	ldr	r4, [r5, #0]
 80056e8:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 80056ec:	602c      	str	r4, [r5, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80056ee:	6805      	ldr	r5, [r0, #0]
 80056f0:	686c      	ldr	r4, [r5, #4]
 80056f2:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80056f6:	606c      	str	r4, [r5, #4]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80056f8:	2422      	movs	r4, #34	; 0x22
 80056fa:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80056fe:	2410      	movs	r4, #16
 8005700:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005704:	2400      	movs	r4, #0
 8005706:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8005708:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 800570a:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800570c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800570e:	b29b      	uxth	r3, r3
 8005710:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8005712:	9a06      	ldr	r2, [sp, #24]
 8005714:	62c2      	str	r2, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8005716:	6441      	str	r1, [r0, #68]	; 0x44
    Prev_State = hi2c->PreviousState;
 8005718:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800571a:	9201      	str	r2, [sp, #4]
    if (hi2c->XferSize > 0U)
 800571c:	2b00      	cmp	r3, #0
 800571e:	f000 80a4 	beq.w	800586a <HAL_I2C_Master_Seq_Receive_DMA+0x1ce>
      if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 8005722:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005724:	b29b      	uxth	r3, r3
 8005726:	2b02      	cmp	r3, #2
 8005728:	d06a      	beq.n	8005800 <HAL_I2C_Master_Seq_Receive_DMA+0x164>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800572a:	6802      	ldr	r2, [r0, #0]
 800572c:	6813      	ldr	r3, [r2, #0]
 800572e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005732:	6013      	str	r3, [r2, #0]
        if ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 8005734:	9b06      	ldr	r3, [sp, #24]
 8005736:	2b20      	cmp	r3, #32
 8005738:	d004      	beq.n	8005744 <HAL_I2C_Master_Seq_Receive_DMA+0xa8>
 800573a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800573e:	d001      	beq.n	8005744 <HAL_I2C_Master_Seq_Receive_DMA+0xa8>
 8005740:	2b10      	cmp	r3, #16
 8005742:	d104      	bne.n	800574e <HAL_I2C_Master_Seq_Receive_DMA+0xb2>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005744:	6802      	ldr	r2, [r0, #0]
 8005746:	6853      	ldr	r3, [r2, #4]
 8005748:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800574c:	6053      	str	r3, [r2, #4]
 800574e:	4604      	mov	r4, r0
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005750:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005752:	4a59      	ldr	r2, [pc, #356]	; (80058b8 <HAL_I2C_Master_Seq_Receive_DMA+0x21c>)
 8005754:	63da      	str	r2, [r3, #60]	; 0x3c
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005756:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005758:	4a58      	ldr	r2, [pc, #352]	; (80058bc <HAL_I2C_Master_Seq_Receive_DMA+0x220>)
 800575a:	64da      	str	r2, [r3, #76]	; 0x4c
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800575c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800575e:	2300      	movs	r3, #0
 8005760:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 8005762:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005764:	6513      	str	r3, [r2, #80]	; 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8005766:	6801      	ldr	r1, [r0, #0]
 8005768:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 800576a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800576c:	3110      	adds	r1, #16
 800576e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005770:	f7fc f8b7 	bl	80018e2 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8005774:	4603      	mov	r3, r0
 8005776:	2800      	cmp	r0, #0
 8005778:	d169      	bne.n	800584e <HAL_I2C_Master_Seq_Receive_DMA+0x1b2>
        if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800577a:	9a01      	ldr	r2, [sp, #4]
 800577c:	2a12      	cmp	r2, #18
 800577e:	d057      	beq.n	8005830 <HAL_I2C_Master_Seq_Receive_DMA+0x194>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005780:	6821      	ldr	r1, [r4, #0]
 8005782:	680a      	ldr	r2, [r1, #0]
 8005784:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005788:	600a      	str	r2, [r1, #0]
        __HAL_UNLOCK(hi2c);
 800578a:	2200      	movs	r2, #0
 800578c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        if ((XferOptions == I2C_NEXT_FRAME) || (XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 8005790:	9a06      	ldr	r2, [sp, #24]
 8005792:	2a04      	cmp	r2, #4
 8005794:	d003      	beq.n	800579e <HAL_I2C_Master_Seq_Receive_DMA+0x102>
 8005796:	2a20      	cmp	r2, #32
 8005798:	d001      	beq.n	800579e <HAL_I2C_Master_Seq_Receive_DMA+0x102>
 800579a:	2a10      	cmp	r2, #16
 800579c:	d104      	bne.n	80057a8 <HAL_I2C_Master_Seq_Receive_DMA+0x10c>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800579e:	6821      	ldr	r1, [r4, #0]
 80057a0:	684a      	ldr	r2, [r1, #4]
 80057a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057a6:	604a      	str	r2, [r1, #4]
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80057a8:	6821      	ldr	r1, [r4, #0]
 80057aa:	684a      	ldr	r2, [r1, #4]
 80057ac:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80057b0:	604a      	str	r2, [r1, #4]
 80057b2:	e77e      	b.n	80056b2 <HAL_I2C_Master_Seq_Receive_DMA+0x16>
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80057b4:	4c42      	ldr	r4, [pc, #264]	; (80058c0 <HAL_I2C_Master_Seq_Receive_DMA+0x224>)
 80057b6:	6824      	ldr	r4, [r4, #0]
 80057b8:	08e4      	lsrs	r4, r4, #3
 80057ba:	4d42      	ldr	r5, [pc, #264]	; (80058c4 <HAL_I2C_Master_Seq_Receive_DMA+0x228>)
 80057bc:	fba5 5404 	umull	r5, r4, r5, r4
 80057c0:	0a24      	lsrs	r4, r4, #8
 80057c2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80057c6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80057ca:	9400      	str	r4, [sp, #0]
        count--;
 80057cc:	9c00      	ldr	r4, [sp, #0]
 80057ce:	3c01      	subs	r4, #1
 80057d0:	9400      	str	r4, [sp, #0]
        if (count == 0U)
 80057d2:	9c00      	ldr	r4, [sp, #0]
 80057d4:	b12c      	cbz	r4, 80057e2 <HAL_I2C_Master_Seq_Receive_DMA+0x146>
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80057d6:	6804      	ldr	r4, [r0, #0]
 80057d8:	69a4      	ldr	r4, [r4, #24]
 80057da:	f014 0f02 	tst.w	r4, #2
 80057de:	d1f5      	bne.n	80057cc <HAL_I2C_Master_Seq_Receive_DMA+0x130>
 80057e0:	e76f      	b.n	80056c2 <HAL_I2C_Master_Seq_Receive_DMA+0x26>
          hi2c->PreviousState       = I2C_STATE_NONE;
 80057e2:	2300      	movs	r3, #0
 80057e4:	6303      	str	r3, [r0, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80057e6:	2220      	movs	r2, #32
 80057e8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057ec:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057f0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80057f2:	f042 0220 	orr.w	r2, r2, #32
 80057f6:	6402      	str	r2, [r0, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 80057f8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
          return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e758      	b.n	80056b2 <HAL_I2C_Master_Seq_Receive_DMA+0x16>
      if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 8005800:	9b06      	ldr	r3, [sp, #24]
 8005802:	2b20      	cmp	r3, #32
 8005804:	d004      	beq.n	8005810 <HAL_I2C_Master_Seq_Receive_DMA+0x174>
 8005806:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800580a:	d001      	beq.n	8005810 <HAL_I2C_Master_Seq_Receive_DMA+0x174>
 800580c:	2b10      	cmp	r3, #16
 800580e:	d18c      	bne.n	800572a <HAL_I2C_Master_Seq_Receive_DMA+0x8e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005810:	6802      	ldr	r2, [r0, #0]
 8005812:	6813      	ldr	r3, [r2, #0]
 8005814:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005818:	6013      	str	r3, [r2, #0]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800581a:	6802      	ldr	r2, [r0, #0]
 800581c:	6813      	ldr	r3, [r2, #0]
 800581e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005822:	6013      	str	r3, [r2, #0]
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005824:	6802      	ldr	r2, [r0, #0]
 8005826:	6853      	ldr	r3, [r2, #4]
 8005828:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800582c:	6053      	str	r3, [r2, #4]
 800582e:	e78e      	b.n	800574e <HAL_I2C_Master_Seq_Receive_DMA+0xb2>
        if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8005830:	9a06      	ldr	r2, [sp, #24]
 8005832:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8005836:	d008      	beq.n	800584a <HAL_I2C_Master_Seq_Receive_DMA+0x1ae>
 8005838:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
 800583c:	d003      	beq.n	8005846 <HAL_I2C_Master_Seq_Receive_DMA+0x1aa>
 800583e:	2200      	movs	r2, #0
 8005840:	2a00      	cmp	r2, #0
 8005842:	d0a2      	beq.n	800578a <HAL_I2C_Master_Seq_Receive_DMA+0xee>
 8005844:	e79c      	b.n	8005780 <HAL_I2C_Master_Seq_Receive_DMA+0xe4>
 8005846:	2201      	movs	r2, #1
 8005848:	e7fa      	b.n	8005840 <HAL_I2C_Master_Seq_Receive_DMA+0x1a4>
 800584a:	2201      	movs	r2, #1
 800584c:	e7f8      	b.n	8005840 <HAL_I2C_Master_Seq_Receive_DMA+0x1a4>
        hi2c->State     = HAL_I2C_STATE_READY;
 800584e:	2320      	movs	r3, #32
 8005850:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005854:	2200      	movs	r2, #0
 8005856:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800585a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800585c:	f043 0310 	orr.w	r3, r3, #16
 8005860:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8005862:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e723      	b.n	80056b2 <HAL_I2C_Master_Seq_Receive_DMA+0x16>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800586a:	6802      	ldr	r2, [r0, #0]
 800586c:	6813      	ldr	r3, [r2, #0]
 800586e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005872:	6013      	str	r3, [r2, #0]
      if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8005874:	9b01      	ldr	r3, [sp, #4]
 8005876:	2b12      	cmp	r3, #18
 8005878:	d00d      	beq.n	8005896 <HAL_I2C_Master_Seq_Receive_DMA+0x1fa>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800587a:	6802      	ldr	r2, [r0, #0]
 800587c:	6813      	ldr	r3, [r2, #0]
 800587e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005882:	6013      	str	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8005884:	2300      	movs	r3, #0
 8005886:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 800588a:	6801      	ldr	r1, [r0, #0]
 800588c:	684a      	ldr	r2, [r1, #4]
 800588e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005892:	604a      	str	r2, [r1, #4]
 8005894:	e70d      	b.n	80056b2 <HAL_I2C_Master_Seq_Receive_DMA+0x16>
      if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8005896:	9b06      	ldr	r3, [sp, #24]
 8005898:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800589c:	d008      	beq.n	80058b0 <HAL_I2C_Master_Seq_Receive_DMA+0x214>
 800589e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80058a2:	d003      	beq.n	80058ac <HAL_I2C_Master_Seq_Receive_DMA+0x210>
 80058a4:	2300      	movs	r3, #0
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d0ec      	beq.n	8005884 <HAL_I2C_Master_Seq_Receive_DMA+0x1e8>
 80058aa:	e7e6      	b.n	800587a <HAL_I2C_Master_Seq_Receive_DMA+0x1de>
 80058ac:	2301      	movs	r3, #1
 80058ae:	e7fa      	b.n	80058a6 <HAL_I2C_Master_Seq_Receive_DMA+0x20a>
 80058b0:	2301      	movs	r3, #1
 80058b2:	e7f8      	b.n	80058a6 <HAL_I2C_Master_Seq_Receive_DMA+0x20a>
    __HAL_LOCK(hi2c);
 80058b4:	2302      	movs	r3, #2
 80058b6:	e6fc      	b.n	80056b2 <HAL_I2C_Master_Seq_Receive_DMA+0x16>
 80058b8:	080062e1 	.word	0x080062e1
 80058bc:	080062a3 	.word	0x080062a3
 80058c0:	2000007c 	.word	0x2000007c
 80058c4:	14f8b589 	.word	0x14f8b589

080058c8 <HAL_I2C_Slave_Seq_Transmit_IT>:
{
 80058c8:	b430      	push	{r4, r5}
 80058ca:	b082      	sub	sp, #8
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80058cc:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80058d0:	f004 0428 	and.w	r4, r4, #40	; 0x28
 80058d4:	2c28      	cmp	r4, #40	; 0x28
 80058d6:	d003      	beq.n	80058e0 <HAL_I2C_Slave_Seq_Transmit_IT+0x18>
    return HAL_BUSY;
 80058d8:	2002      	movs	r0, #2
}
 80058da:	b002      	add	sp, #8
 80058dc:	bc30      	pop	{r4, r5}
 80058de:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 80058e0:	2900      	cmp	r1, #0
 80058e2:	d032      	beq.n	800594a <HAL_I2C_Slave_Seq_Transmit_IT+0x82>
 80058e4:	2a00      	cmp	r2, #0
 80058e6:	d032      	beq.n	800594e <HAL_I2C_Slave_Seq_Transmit_IT+0x86>
    __HAL_LOCK(hi2c);
 80058e8:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 80058ec:	2c01      	cmp	r4, #1
 80058ee:	d030      	beq.n	8005952 <HAL_I2C_Slave_Seq_Transmit_IT+0x8a>
 80058f0:	2401      	movs	r4, #1
 80058f2:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80058f6:	6804      	ldr	r4, [r0, #0]
 80058f8:	6825      	ldr	r5, [r4, #0]
 80058fa:	f015 0f01 	tst.w	r5, #1
 80058fe:	d103      	bne.n	8005908 <HAL_I2C_Slave_Seq_Transmit_IT+0x40>
      __HAL_I2C_ENABLE(hi2c);
 8005900:	6825      	ldr	r5, [r4, #0]
 8005902:	f045 0501 	orr.w	r5, r5, #1
 8005906:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005908:	6805      	ldr	r5, [r0, #0]
 800590a:	682c      	ldr	r4, [r5, #0]
 800590c:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8005910:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8005912:	2429      	movs	r4, #41	; 0x29
 8005914:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8005918:	2420      	movs	r4, #32
 800591a:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800591e:	2400      	movs	r4, #0
 8005920:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8005922:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005924:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005926:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8005928:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800592a:	62c3      	str	r3, [r0, #44]	; 0x2c
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800592c:	9401      	str	r4, [sp, #4]
 800592e:	6803      	ldr	r3, [r0, #0]
 8005930:	695a      	ldr	r2, [r3, #20]
 8005932:	9201      	str	r2, [sp, #4]
 8005934:	699a      	ldr	r2, [r3, #24]
 8005936:	9201      	str	r2, [sp, #4]
 8005938:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(hi2c);
 800593a:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800593e:	685a      	ldr	r2, [r3, #4]
 8005940:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005944:	605a      	str	r2, [r3, #4]
    return HAL_OK;
 8005946:	4620      	mov	r0, r4
 8005948:	e7c7      	b.n	80058da <HAL_I2C_Slave_Seq_Transmit_IT+0x12>
      return  HAL_ERROR;
 800594a:	2001      	movs	r0, #1
 800594c:	e7c5      	b.n	80058da <HAL_I2C_Slave_Seq_Transmit_IT+0x12>
 800594e:	2001      	movs	r0, #1
 8005950:	e7c3      	b.n	80058da <HAL_I2C_Slave_Seq_Transmit_IT+0x12>
    __HAL_LOCK(hi2c);
 8005952:	2002      	movs	r0, #2
 8005954:	e7c1      	b.n	80058da <HAL_I2C_Slave_Seq_Transmit_IT+0x12>

08005956 <HAL_I2C_Slave_Seq_Transmit_DMA>:
{
 8005956:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005958:	b083      	sub	sp, #12
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800595a:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800595e:	f004 0428 	and.w	r4, r4, #40	; 0x28
 8005962:	2c28      	cmp	r4, #40	; 0x28
 8005964:	d003      	beq.n	800596e <HAL_I2C_Slave_Seq_Transmit_DMA+0x18>
    return HAL_BUSY;
 8005966:	2302      	movs	r3, #2
}
 8005968:	4618      	mov	r0, r3
 800596a:	b003      	add	sp, #12
 800596c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 800596e:	2900      	cmp	r1, #0
 8005970:	f000 80a3 	beq.w	8005aba <HAL_I2C_Slave_Seq_Transmit_DMA+0x164>
 8005974:	2a00      	cmp	r2, #0
 8005976:	f000 80a2 	beq.w	8005abe <HAL_I2C_Slave_Seq_Transmit_DMA+0x168>
    __HAL_LOCK(hi2c);
 800597a:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 800597e:	2c01      	cmp	r4, #1
 8005980:	f000 809f 	beq.w	8005ac2 <HAL_I2C_Slave_Seq_Transmit_DMA+0x16c>
 8005984:	461f      	mov	r7, r3
 8005986:	4616      	mov	r6, r2
 8005988:	460d      	mov	r5, r1
 800598a:	4604      	mov	r4, r0
 800598c:	2301      	movs	r3, #1
 800598e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005992:	6802      	ldr	r2, [r0, #0]
 8005994:	6853      	ldr	r3, [r2, #4]
 8005996:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800599a:	6053      	str	r3, [r2, #4]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800599c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b2a      	cmp	r3, #42	; 0x2a
 80059a4:	d041      	beq.n	8005a2a <HAL_I2C_Slave_Seq_Transmit_DMA+0xd4>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80059a6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	2b29      	cmp	r3, #41	; 0x29
 80059ae:	d054      	beq.n	8005a5a <HAL_I2C_Slave_Seq_Transmit_DMA+0x104>
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80059b0:	6823      	ldr	r3, [r4, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	f012 0f01 	tst.w	r2, #1
 80059b8:	d103      	bne.n	80059c2 <HAL_I2C_Slave_Seq_Transmit_DMA+0x6c>
      __HAL_I2C_ENABLE(hi2c);
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	f042 0201 	orr.w	r2, r2, #1
 80059c0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059c2:	6822      	ldr	r2, [r4, #0]
 80059c4:	6813      	ldr	r3, [r2, #0]
 80059c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059ca:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 80059cc:	2329      	movs	r3, #41	; 0x29
 80059ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80059d2:	2320      	movs	r3, #32
 80059d4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059d8:	2300      	movs	r3, #0
 80059da:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80059dc:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80059de:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80059e0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80059e2:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 80059e4:	62e7      	str	r7, [r4, #44]	; 0x2c
    hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80059e6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80059e8:	4937      	ldr	r1, [pc, #220]	; (8005ac8 <HAL_I2C_Slave_Seq_Transmit_DMA+0x172>)
 80059ea:	63d1      	str	r1, [r2, #60]	; 0x3c
    hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80059ec:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80059ee:	4937      	ldr	r1, [pc, #220]	; (8005acc <HAL_I2C_Slave_Seq_Transmit_DMA+0x176>)
 80059f0:	64d1      	str	r1, [r2, #76]	; 0x4c
    hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80059f2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80059f4:	6413      	str	r3, [r2, #64]	; 0x40
    hi2c->hdmatx->XferAbortCallback = NULL;
 80059f6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80059f8:	6513      	str	r3, [r2, #80]	; 0x50
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80059fa:	6822      	ldr	r2, [r4, #0]
 80059fc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80059fe:	3210      	adds	r2, #16
 8005a00:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005a02:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005a04:	f7fb ff6d 	bl	80018e2 <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2800      	cmp	r0, #0
 8005a0c:	d03c      	beq.n	8005a88 <HAL_I2C_Slave_Seq_Transmit_DMA+0x132>
      hi2c->State     = HAL_I2C_STATE_READY;
 8005a0e:	2320      	movs	r3, #32
 8005a10:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005a14:	2200      	movs	r2, #0
 8005a16:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005a1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a1c:	f043 0310 	orr.w	r3, r3, #16
 8005a20:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8005a22:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e79e      	b.n	8005968 <HAL_I2C_Slave_Seq_Transmit_DMA+0x12>
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005a2a:	6803      	ldr	r3, [r0, #0]
 8005a2c:	685a      	ldr	r2, [r3, #4]
 8005a2e:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8005a32:	d0bd      	beq.n	80059b0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
        if (hi2c->hdmarx != NULL)
 8005a34:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005a36:	2a00      	cmp	r2, #0
 8005a38:	d0ba      	beq.n	80059b0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a3a:	685a      	ldr	r2, [r3, #4]
 8005a3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a40:	605a      	str	r2, [r3, #4]
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005a42:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005a44:	4a22      	ldr	r2, [pc, #136]	; (8005ad0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x17a>)
 8005a46:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005a48:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005a4a:	f7fb ffce 	bl	80019ea <HAL_DMA_Abort_IT>
 8005a4e:	2800      	cmp	r0, #0
 8005a50:	d0ae      	beq.n	80059b0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005a52:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005a54:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005a56:	4798      	blx	r3
 8005a58:	e7aa      	b.n	80059b0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005a5a:	6803      	ldr	r3, [r0, #0]
 8005a5c:	685a      	ldr	r2, [r3, #4]
 8005a5e:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8005a62:	d0a5      	beq.n	80059b0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a64:	685a      	ldr	r2, [r3, #4]
 8005a66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a6a:	605a      	str	r2, [r3, #4]
        if (hi2c->hdmatx != NULL)
 8005a6c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d09e      	beq.n	80059b0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005a72:	4a17      	ldr	r2, [pc, #92]	; (8005ad0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x17a>)
 8005a74:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005a76:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8005a78:	f7fb ffb7 	bl	80019ea <HAL_DMA_Abort_IT>
 8005a7c:	2800      	cmp	r0, #0
 8005a7e:	d097      	beq.n	80059b0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005a80:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005a82:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005a84:	4798      	blx	r3
 8005a86:	e793      	b.n	80059b0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a88:	6821      	ldr	r1, [r4, #0]
 8005a8a:	680a      	ldr	r2, [r1, #0]
 8005a8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a90:	600a      	str	r2, [r1, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a92:	2100      	movs	r1, #0
 8005a94:	9101      	str	r1, [sp, #4]
 8005a96:	6822      	ldr	r2, [r4, #0]
 8005a98:	6950      	ldr	r0, [r2, #20]
 8005a9a:	9001      	str	r0, [sp, #4]
 8005a9c:	6990      	ldr	r0, [r2, #24]
 8005a9e:	9001      	str	r0, [sp, #4]
 8005aa0:	9801      	ldr	r0, [sp, #4]
      __HAL_UNLOCK(hi2c);
 8005aa2:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005aa6:	6851      	ldr	r1, [r2, #4]
 8005aa8:	f441 7140 	orr.w	r1, r1, #768	; 0x300
 8005aac:	6051      	str	r1, [r2, #4]
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8005aae:	6821      	ldr	r1, [r4, #0]
 8005ab0:	684a      	ldr	r2, [r1, #4]
 8005ab2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ab6:	604a      	str	r2, [r1, #4]
      return HAL_OK;
 8005ab8:	e756      	b.n	8005968 <HAL_I2C_Slave_Seq_Transmit_DMA+0x12>
      return  HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e754      	b.n	8005968 <HAL_I2C_Slave_Seq_Transmit_DMA+0x12>
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e752      	b.n	8005968 <HAL_I2C_Slave_Seq_Transmit_DMA+0x12>
    __HAL_LOCK(hi2c);
 8005ac2:	2302      	movs	r3, #2
 8005ac4:	e750      	b.n	8005968 <HAL_I2C_Slave_Seq_Transmit_DMA+0x12>
 8005ac6:	bf00      	nop
 8005ac8:	080062e1 	.word	0x080062e1
 8005acc:	080062a3 	.word	0x080062a3
 8005ad0:	080063ff 	.word	0x080063ff

08005ad4 <HAL_I2C_Slave_Seq_Receive_IT>:
{
 8005ad4:	b430      	push	{r4, r5}
 8005ad6:	b082      	sub	sp, #8
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005ad8:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8005adc:	f004 0428 	and.w	r4, r4, #40	; 0x28
 8005ae0:	2c28      	cmp	r4, #40	; 0x28
 8005ae2:	d003      	beq.n	8005aec <HAL_I2C_Slave_Seq_Receive_IT+0x18>
    return HAL_BUSY;
 8005ae4:	2002      	movs	r0, #2
}
 8005ae6:	b002      	add	sp, #8
 8005ae8:	bc30      	pop	{r4, r5}
 8005aea:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 8005aec:	2900      	cmp	r1, #0
 8005aee:	d032      	beq.n	8005b56 <HAL_I2C_Slave_Seq_Receive_IT+0x82>
 8005af0:	2a00      	cmp	r2, #0
 8005af2:	d032      	beq.n	8005b5a <HAL_I2C_Slave_Seq_Receive_IT+0x86>
    __HAL_LOCK(hi2c);
 8005af4:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8005af8:	2c01      	cmp	r4, #1
 8005afa:	d030      	beq.n	8005b5e <HAL_I2C_Slave_Seq_Receive_IT+0x8a>
 8005afc:	2401      	movs	r4, #1
 8005afe:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b02:	6804      	ldr	r4, [r0, #0]
 8005b04:	6825      	ldr	r5, [r4, #0]
 8005b06:	f015 0f01 	tst.w	r5, #1
 8005b0a:	d103      	bne.n	8005b14 <HAL_I2C_Slave_Seq_Receive_IT+0x40>
      __HAL_I2C_ENABLE(hi2c);
 8005b0c:	6825      	ldr	r5, [r4, #0]
 8005b0e:	f045 0501 	orr.w	r5, r5, #1
 8005b12:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b14:	6805      	ldr	r5, [r0, #0]
 8005b16:	682c      	ldr	r4, [r5, #0]
 8005b18:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8005b1c:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8005b1e:	242a      	movs	r4, #42	; 0x2a
 8005b20:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8005b24:	2420      	movs	r4, #32
 8005b26:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b2a:	2400      	movs	r4, #0
 8005b2c:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8005b2e:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005b30:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005b32:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8005b34:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8005b36:	62c3      	str	r3, [r0, #44]	; 0x2c
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b38:	9401      	str	r4, [sp, #4]
 8005b3a:	6803      	ldr	r3, [r0, #0]
 8005b3c:	695a      	ldr	r2, [r3, #20]
 8005b3e:	9201      	str	r2, [sp, #4]
 8005b40:	699a      	ldr	r2, [r3, #24]
 8005b42:	9201      	str	r2, [sp, #4]
 8005b44:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(hi2c);
 8005b46:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b4a:	685a      	ldr	r2, [r3, #4]
 8005b4c:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005b50:	605a      	str	r2, [r3, #4]
    return HAL_OK;
 8005b52:	4620      	mov	r0, r4
 8005b54:	e7c7      	b.n	8005ae6 <HAL_I2C_Slave_Seq_Receive_IT+0x12>
      return  HAL_ERROR;
 8005b56:	2001      	movs	r0, #1
 8005b58:	e7c5      	b.n	8005ae6 <HAL_I2C_Slave_Seq_Receive_IT+0x12>
 8005b5a:	2001      	movs	r0, #1
 8005b5c:	e7c3      	b.n	8005ae6 <HAL_I2C_Slave_Seq_Receive_IT+0x12>
    __HAL_LOCK(hi2c);
 8005b5e:	2002      	movs	r0, #2
 8005b60:	e7c1      	b.n	8005ae6 <HAL_I2C_Slave_Seq_Receive_IT+0x12>

08005b62 <HAL_I2C_Slave_Seq_Receive_DMA>:
{
 8005b62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b64:	b083      	sub	sp, #12
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b66:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8005b6a:	f004 0428 	and.w	r4, r4, #40	; 0x28
 8005b6e:	2c28      	cmp	r4, #40	; 0x28
 8005b70:	d003      	beq.n	8005b7a <HAL_I2C_Slave_Seq_Receive_DMA+0x18>
    return HAL_BUSY;
 8005b72:	2302      	movs	r3, #2
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	b003      	add	sp, #12
 8005b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 8005b7a:	2900      	cmp	r1, #0
 8005b7c:	f000 80a3 	beq.w	8005cc6 <HAL_I2C_Slave_Seq_Receive_DMA+0x164>
 8005b80:	2a00      	cmp	r2, #0
 8005b82:	f000 80a2 	beq.w	8005cca <HAL_I2C_Slave_Seq_Receive_DMA+0x168>
    __HAL_LOCK(hi2c);
 8005b86:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8005b8a:	2c01      	cmp	r4, #1
 8005b8c:	f000 809f 	beq.w	8005cce <HAL_I2C_Slave_Seq_Receive_DMA+0x16c>
 8005b90:	461f      	mov	r7, r3
 8005b92:	4616      	mov	r6, r2
 8005b94:	460d      	mov	r5, r1
 8005b96:	4604      	mov	r4, r0
 8005b98:	2301      	movs	r3, #1
 8005b9a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005b9e:	6802      	ldr	r2, [r0, #0]
 8005ba0:	6853      	ldr	r3, [r2, #4]
 8005ba2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ba6:	6053      	str	r3, [r2, #4]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005ba8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b2a      	cmp	r3, #42	; 0x2a
 8005bb0:	d041      	beq.n	8005c36 <HAL_I2C_Slave_Seq_Receive_DMA+0xd4>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005bb2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	2b29      	cmp	r3, #41	; 0x29
 8005bba:	d054      	beq.n	8005c66 <HAL_I2C_Slave_Seq_Receive_DMA+0x104>
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bbc:	6823      	ldr	r3, [r4, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	f012 0f01 	tst.w	r2, #1
 8005bc4:	d103      	bne.n	8005bce <HAL_I2C_Slave_Seq_Receive_DMA+0x6c>
      __HAL_I2C_ENABLE(hi2c);
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	f042 0201 	orr.w	r2, r2, #1
 8005bcc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bce:	6822      	ldr	r2, [r4, #0]
 8005bd0:	6813      	ldr	r3, [r2, #0]
 8005bd2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bd6:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8005bd8:	232a      	movs	r3, #42	; 0x2a
 8005bda:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8005bde:	2320      	movs	r3, #32
 8005be0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005be4:	2300      	movs	r3, #0
 8005be6:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8005be8:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005bea:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005bec:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005bee:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8005bf0:	62e7      	str	r7, [r4, #44]	; 0x2c
    hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005bf2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005bf4:	4937      	ldr	r1, [pc, #220]	; (8005cd4 <HAL_I2C_Slave_Seq_Receive_DMA+0x172>)
 8005bf6:	63d1      	str	r1, [r2, #60]	; 0x3c
    hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005bf8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005bfa:	4937      	ldr	r1, [pc, #220]	; (8005cd8 <HAL_I2C_Slave_Seq_Receive_DMA+0x176>)
 8005bfc:	64d1      	str	r1, [r2, #76]	; 0x4c
    hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005bfe:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005c00:	6413      	str	r3, [r2, #64]	; 0x40
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005c02:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005c04:	6513      	str	r3, [r2, #80]	; 0x50
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8005c06:	6821      	ldr	r1, [r4, #0]
 8005c08:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005c0a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005c0c:	3110      	adds	r1, #16
 8005c0e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005c10:	f7fb fe67 	bl	80018e2 <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 8005c14:	4603      	mov	r3, r0
 8005c16:	2800      	cmp	r0, #0
 8005c18:	d03c      	beq.n	8005c94 <HAL_I2C_Slave_Seq_Receive_DMA+0x132>
      hi2c->State     = HAL_I2C_STATE_READY;
 8005c1a:	2320      	movs	r3, #32
 8005c1c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005c20:	2200      	movs	r2, #0
 8005c22:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005c26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005c28:	f043 0310 	orr.w	r3, r3, #16
 8005c2c:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8005c2e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e79e      	b.n	8005b74 <HAL_I2C_Slave_Seq_Receive_DMA+0x12>
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c36:	6803      	ldr	r3, [r0, #0]
 8005c38:	685a      	ldr	r2, [r3, #4]
 8005c3a:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8005c3e:	d0bd      	beq.n	8005bbc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
        if (hi2c->hdmarx != NULL)
 8005c40:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005c42:	2a00      	cmp	r2, #0
 8005c44:	d0ba      	beq.n	8005bbc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005c46:	685a      	ldr	r2, [r3, #4]
 8005c48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c4c:	605a      	str	r2, [r3, #4]
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005c4e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005c50:	4a22      	ldr	r2, [pc, #136]	; (8005cdc <HAL_I2C_Slave_Seq_Receive_DMA+0x17a>)
 8005c52:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005c54:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005c56:	f7fb fec8 	bl	80019ea <HAL_DMA_Abort_IT>
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	d0ae      	beq.n	8005bbc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005c5e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005c60:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005c62:	4798      	blx	r3
 8005c64:	e7aa      	b.n	8005bbc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c66:	6803      	ldr	r3, [r0, #0]
 8005c68:	685a      	ldr	r2, [r3, #4]
 8005c6a:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8005c6e:	d0a5      	beq.n	8005bbc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005c70:	685a      	ldr	r2, [r3, #4]
 8005c72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c76:	605a      	str	r2, [r3, #4]
        if (hi2c->hdmatx != NULL)
 8005c78:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d09e      	beq.n	8005bbc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005c7e:	4a17      	ldr	r2, [pc, #92]	; (8005cdc <HAL_I2C_Slave_Seq_Receive_DMA+0x17a>)
 8005c80:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005c82:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8005c84:	f7fb feb1 	bl	80019ea <HAL_DMA_Abort_IT>
 8005c88:	2800      	cmp	r0, #0
 8005c8a:	d097      	beq.n	8005bbc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005c8c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005c8e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005c90:	4798      	blx	r3
 8005c92:	e793      	b.n	8005bbc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c94:	6821      	ldr	r1, [r4, #0]
 8005c96:	680a      	ldr	r2, [r1, #0]
 8005c98:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c9c:	600a      	str	r2, [r1, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	9101      	str	r1, [sp, #4]
 8005ca2:	6822      	ldr	r2, [r4, #0]
 8005ca4:	6950      	ldr	r0, [r2, #20]
 8005ca6:	9001      	str	r0, [sp, #4]
 8005ca8:	6990      	ldr	r0, [r2, #24]
 8005caa:	9001      	str	r0, [sp, #4]
 8005cac:	9801      	ldr	r0, [sp, #4]
      __HAL_UNLOCK(hi2c);
 8005cae:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005cb2:	6851      	ldr	r1, [r2, #4]
 8005cb4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8005cb8:	6051      	str	r1, [r2, #4]
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005cba:	6821      	ldr	r1, [r4, #0]
 8005cbc:	684a      	ldr	r2, [r1, #4]
 8005cbe:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005cc2:	604a      	str	r2, [r1, #4]
      return HAL_OK;
 8005cc4:	e756      	b.n	8005b74 <HAL_I2C_Slave_Seq_Receive_DMA+0x12>
      return  HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e754      	b.n	8005b74 <HAL_I2C_Slave_Seq_Receive_DMA+0x12>
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e752      	b.n	8005b74 <HAL_I2C_Slave_Seq_Receive_DMA+0x12>
    __HAL_LOCK(hi2c);
 8005cce:	2302      	movs	r3, #2
 8005cd0:	e750      	b.n	8005b74 <HAL_I2C_Slave_Seq_Receive_DMA+0x12>
 8005cd2:	bf00      	nop
 8005cd4:	080062e1 	.word	0x080062e1
 8005cd8:	080062a3 	.word	0x080062a3
 8005cdc:	080063ff 	.word	0x080063ff

08005ce0 <HAL_I2C_EnableListen_IT>:
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ce0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	2b20      	cmp	r3, #32
 8005ce8:	d001      	beq.n	8005cee <HAL_I2C_EnableListen_IT+0xe>
    return HAL_BUSY;
 8005cea:	2002      	movs	r0, #2
}
 8005cec:	4770      	bx	lr
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005cee:	2328      	movs	r3, #40	; 0x28
 8005cf0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005cf4:	6803      	ldr	r3, [r0, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	f012 0f01 	tst.w	r2, #1
 8005cfc:	d103      	bne.n	8005d06 <HAL_I2C_EnableListen_IT+0x26>
      __HAL_I2C_ENABLE(hi2c);
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	f042 0201 	orr.w	r2, r2, #1
 8005d04:	601a      	str	r2, [r3, #0]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d06:	6802      	ldr	r2, [r0, #0]
 8005d08:	6813      	ldr	r3, [r2, #0]
 8005d0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005d0e:	6013      	str	r3, [r2, #0]
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005d10:	6802      	ldr	r2, [r0, #0]
 8005d12:	6853      	ldr	r3, [r2, #4]
 8005d14:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005d18:	6053      	str	r3, [r2, #4]
    return HAL_OK;
 8005d1a:	2000      	movs	r0, #0
 8005d1c:	4770      	bx	lr

08005d1e <HAL_I2C_DisableListen_IT>:
  if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005d1e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b28      	cmp	r3, #40	; 0x28
 8005d26:	d001      	beq.n	8005d2c <HAL_I2C_DisableListen_IT+0xe>
    return HAL_BUSY;
 8005d28:	2002      	movs	r0, #2
}
 8005d2a:	4770      	bx	lr
    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 8005d2c:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8005d30:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8005d34:	f002 0203 	and.w	r2, r2, #3
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8005d3c:	2320      	movs	r3, #32
 8005d3e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d42:	2300      	movs	r3, #0
 8005d44:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d48:	6801      	ldr	r1, [r0, #0]
 8005d4a:	680a      	ldr	r2, [r1, #0]
 8005d4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d50:	600a      	str	r2, [r1, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005d52:	6801      	ldr	r1, [r0, #0]
 8005d54:	684a      	ldr	r2, [r1, #4]
 8005d56:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005d5a:	604a      	str	r2, [r1, #4]
    return HAL_OK;
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	4770      	bx	lr

08005d60 <HAL_I2C_MasterTxCpltCallback>:
{
 8005d60:	4770      	bx	lr

08005d62 <HAL_I2C_MasterRxCpltCallback>:
{
 8005d62:	4770      	bx	lr

08005d64 <HAL_I2C_SlaveTxCpltCallback>:
{
 8005d64:	4770      	bx	lr

08005d66 <I2C_SlaveTransmit_TXE>:
{
 8005d66:	b508      	push	{r3, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d68:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005d6c:	b2da      	uxtb	r2, r3
  if (hi2c->XferCount != 0U)
 8005d6e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	b183      	cbz	r3, 8005d96 <I2C_SlaveTransmit_TXE+0x30>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d74:	6803      	ldr	r3, [r0, #0]
 8005d76:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8005d78:	7809      	ldrb	r1, [r1, #0]
 8005d7a:	6119      	str	r1, [r3, #16]
    hi2c->pBuffPtr++;
 8005d7c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005d7e:	3301      	adds	r3, #1
 8005d80:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8005d82:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	3b01      	subs	r3, #1
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	8543      	strh	r3, [r0, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005d8c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	b90b      	cbnz	r3, 8005d96 <I2C_SlaveTransmit_TXE+0x30>
 8005d92:	2a29      	cmp	r2, #41	; 0x29
 8005d94:	d000      	beq.n	8005d98 <I2C_SlaveTransmit_TXE+0x32>
 8005d96:	bd08      	pop	{r3, pc}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005d98:	6802      	ldr	r2, [r0, #0]
 8005d9a:	6853      	ldr	r3, [r2, #4]
 8005d9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005da0:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005da2:	2321      	movs	r3, #33	; 0x21
 8005da4:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005da6:	2328      	movs	r3, #40	; 0x28
 8005da8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005dac:	f7ff ffda 	bl	8005d64 <HAL_I2C_SlaveTxCpltCallback>
}
 8005db0:	e7f1      	b.n	8005d96 <I2C_SlaveTransmit_TXE+0x30>

08005db2 <HAL_I2C_SlaveRxCpltCallback>:
{
 8005db2:	4770      	bx	lr

08005db4 <I2C_SlaveReceive_RXNE>:
{
 8005db4:	b508      	push	{r3, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005db6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005dba:	b2da      	uxtb	r2, r3
  if (hi2c->XferCount != 0U)
 8005dbc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	b183      	cbz	r3, 8005de4 <I2C_SlaveReceive_RXNE+0x30>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dc2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005dc4:	6801      	ldr	r1, [r0, #0]
 8005dc6:	6909      	ldr	r1, [r1, #16]
 8005dc8:	7019      	strb	r1, [r3, #0]
    hi2c->pBuffPtr++;
 8005dca:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005dcc:	3301      	adds	r3, #1
 8005dce:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8005dd0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	3b01      	subs	r3, #1
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	8543      	strh	r3, [r0, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005dda:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	b90b      	cbnz	r3, 8005de4 <I2C_SlaveReceive_RXNE+0x30>
 8005de0:	2a2a      	cmp	r2, #42	; 0x2a
 8005de2:	d000      	beq.n	8005de6 <I2C_SlaveReceive_RXNE+0x32>
 8005de4:	bd08      	pop	{r3, pc}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005de6:	6802      	ldr	r2, [r0, #0]
 8005de8:	6853      	ldr	r3, [r2, #4]
 8005dea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005dee:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005df0:	2322      	movs	r3, #34	; 0x22
 8005df2:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005df4:	2328      	movs	r3, #40	; 0x28
 8005df6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005dfa:	f7ff ffda 	bl	8005db2 <HAL_I2C_SlaveRxCpltCallback>
}
 8005dfe:	e7f1      	b.n	8005de4 <I2C_SlaveReceive_RXNE+0x30>

08005e00 <HAL_I2C_AddrCallback>:
{
 8005e00:	4770      	bx	lr

08005e02 <I2C_Slave_ADDR>:
{
 8005e02:	b508      	push	{r3, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005e04:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005e08:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005e0c:	2b28      	cmp	r3, #40	; 0x28
 8005e0e:	d007      	beq.n	8005e20 <I2C_Slave_ADDR+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005e10:	6803      	ldr	r3, [r0, #0]
 8005e12:	f06f 0202 	mvn.w	r2, #2
 8005e16:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8005e18:	2300      	movs	r3, #0
 8005e1a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8005e1e:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005e20:	6802      	ldr	r2, [r0, #0]
 8005e22:	6853      	ldr	r3, [r2, #4]
 8005e24:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e28:	6053      	str	r3, [r2, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005e2a:	f011 0f04 	tst.w	r1, #4
 8005e2e:	d00b      	beq.n	8005e48 <I2C_Slave_ADDR+0x46>
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005e30:	2300      	movs	r3, #0
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005e32:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005e36:	d109      	bne.n	8005e4c <I2C_Slave_ADDR+0x4a>
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005e38:	8982      	ldrh	r2, [r0, #12]
    __HAL_UNLOCK(hi2c);
 8005e3a:	2100      	movs	r1, #0
 8005e3c:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005e40:	4619      	mov	r1, r3
 8005e42:	f7ff ffdd 	bl	8005e00 <HAL_I2C_AddrCallback>
 8005e46:	bd08      	pop	{r3, pc}
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e7f2      	b.n	8005e32 <I2C_Slave_ADDR+0x30>
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005e4c:	8b02      	ldrh	r2, [r0, #24]
 8005e4e:	e7f4      	b.n	8005e3a <I2C_Slave_ADDR+0x38>

08005e50 <HAL_I2C_ListenCpltCallback>:
{
 8005e50:	4770      	bx	lr

08005e52 <I2C_Slave_AF>:
{
 8005e52:	b508      	push	{r3, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e54:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005e58:	b2db      	uxtb	r3, r3
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005e5a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005e5c:	2a08      	cmp	r2, #8
 8005e5e:	d008      	beq.n	8005e72 <I2C_Slave_AF+0x20>
 8005e60:	2a20      	cmp	r2, #32
 8005e62:	d006      	beq.n	8005e72 <I2C_Slave_AF+0x20>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005e64:	2b21      	cmp	r3, #33	; 0x21
 8005e66:	d020      	beq.n	8005eaa <I2C_Slave_AF+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e68:	6803      	ldr	r3, [r0, #0]
 8005e6a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e6e:	615a      	str	r2, [r3, #20]
 8005e70:	bd08      	pop	{r3, pc}
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005e72:	2b28      	cmp	r3, #40	; 0x28
 8005e74:	d1f6      	bne.n	8005e64 <I2C_Slave_AF+0x12>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e76:	4b1a      	ldr	r3, [pc, #104]	; (8005ee0 <I2C_Slave_AF+0x8e>)
 8005e78:	62c3      	str	r3, [r0, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e7a:	6802      	ldr	r2, [r0, #0]
 8005e7c:	6853      	ldr	r3, [r2, #4]
 8005e7e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005e82:	6053      	str	r3, [r2, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e84:	6803      	ldr	r3, [r0, #0]
 8005e86:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e8a:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e8c:	6802      	ldr	r2, [r0, #0]
 8005e8e:	6813      	ldr	r3, [r2, #0]
 8005e90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e94:	6013      	str	r3, [r2, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005e96:	2300      	movs	r3, #0
 8005e98:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005e9a:	2220      	movs	r2, #32
 8005e9c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005ea0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8005ea4:	f7ff ffd4 	bl	8005e50 <HAL_I2C_ListenCpltCallback>
 8005ea8:	bd08      	pop	{r3, pc}
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005eaa:	4b0d      	ldr	r3, [pc, #52]	; (8005ee0 <I2C_Slave_AF+0x8e>)
 8005eac:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005eae:	2321      	movs	r3, #33	; 0x21
 8005eb0:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005eb2:	2320      	movs	r3, #32
 8005eb4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ebe:	6802      	ldr	r2, [r0, #0]
 8005ec0:	6853      	ldr	r3, [r2, #4]
 8005ec2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005ec6:	6053      	str	r3, [r2, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ec8:	6803      	ldr	r3, [r0, #0]
 8005eca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ece:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ed0:	6802      	ldr	r2, [r0, #0]
 8005ed2:	6813      	ldr	r3, [r2, #0]
 8005ed4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ed8:	6013      	str	r3, [r2, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005eda:	f7ff ff43 	bl	8005d64 <HAL_I2C_SlaveTxCpltCallback>
 8005ede:	bd08      	pop	{r3, pc}
 8005ee0:	ffff0000 	.word	0xffff0000

08005ee4 <HAL_I2C_MemTxCpltCallback>:
{
 8005ee4:	4770      	bx	lr

08005ee6 <I2C_MasterTransmit_TXE>:
{
 8005ee6:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ee8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005eec:	b2db      	uxtb	r3, r3
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005eee:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8005ef2:	b2d2      	uxtb	r2, r2
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005ef4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005ef6:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8005ef8:	b909      	cbnz	r1, 8005efe <I2C_MasterTransmit_TXE+0x18>
 8005efa:	2b21      	cmp	r3, #33	; 0x21
 8005efc:	d004      	beq.n	8005f08 <I2C_MasterTransmit_TXE+0x22>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005efe:	2b21      	cmp	r3, #33	; 0x21
 8005f00:	d03b      	beq.n	8005f7a <I2C_MasterTransmit_TXE+0x94>
 8005f02:	2a40      	cmp	r2, #64	; 0x40
 8005f04:	d037      	beq.n	8005f76 <I2C_MasterTransmit_TXE+0x90>
 8005f06:	bd10      	pop	{r4, pc}
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005f08:	2c08      	cmp	r4, #8
 8005f0a:	d004      	beq.n	8005f16 <I2C_MasterTransmit_TXE+0x30>
 8005f0c:	2c20      	cmp	r4, #32
 8005f0e:	d002      	beq.n	8005f16 <I2C_MasterTransmit_TXE+0x30>
 8005f10:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 8005f14:	d119      	bne.n	8005f4a <I2C_MasterTransmit_TXE+0x64>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f16:	6802      	ldr	r2, [r0, #0]
 8005f18:	6853      	ldr	r3, [r2, #4]
 8005f1a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005f1e:	6053      	str	r3, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f20:	6802      	ldr	r2, [r0, #0]
 8005f22:	6813      	ldr	r3, [r2, #0]
 8005f24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f28:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005f2e:	2320      	movs	r3, #32
 8005f30:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f34:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	2b40      	cmp	r3, #64	; 0x40
 8005f3c:	d015      	beq.n	8005f6a <I2C_MasterTransmit_TXE+0x84>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005f44:	f7ff ff0c 	bl	8005d60 <HAL_I2C_MasterTxCpltCallback>
 8005f48:	bd10      	pop	{r4, pc}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f4a:	6802      	ldr	r2, [r0, #0]
 8005f4c:	6853      	ldr	r3, [r2, #4]
 8005f4e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005f52:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005f54:	2311      	movs	r3, #17
 8005f56:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005f5e:	2320      	movs	r3, #32
 8005f60:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005f64:	f7ff fefc 	bl	8005d60 <HAL_I2C_MasterTxCpltCallback>
 8005f68:	bd10      	pop	{r4, pc}
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005f70:	f7ff ffb8 	bl	8005ee4 <HAL_I2C_MemTxCpltCallback>
 8005f74:	bd10      	pop	{r4, pc}
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005f76:	2b22      	cmp	r3, #34	; 0x22
 8005f78:	d1c5      	bne.n	8005f06 <I2C_MasterTransmit_TXE+0x20>
    if (hi2c->XferCount == 0U)
 8005f7a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	b18b      	cbz	r3, 8005fa4 <I2C_MasterTransmit_TXE+0xbe>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f80:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	2b40      	cmp	r3, #64	; 0x40
 8005f88:	d012      	beq.n	8005fb0 <I2C_MasterTransmit_TXE+0xca>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f8a:	6803      	ldr	r3, [r0, #0]
 8005f8c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8005f8e:	7812      	ldrb	r2, [r2, #0]
 8005f90:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005f92:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005f94:	3301      	adds	r3, #1
 8005f96:	6243      	str	r3, [r0, #36]	; 0x24
        hi2c->XferCount--;
 8005f98:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	3b01      	subs	r3, #1
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 8005fa2:	e7b0      	b.n	8005f06 <I2C_MasterTransmit_TXE+0x20>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005fa4:	6802      	ldr	r2, [r0, #0]
 8005fa6:	6853      	ldr	r3, [r2, #4]
 8005fa8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fac:	6053      	str	r3, [r2, #4]
 8005fae:	bd10      	pop	{r4, pc}
        if (hi2c->EventCount == 0U)
 8005fb0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005fb2:	b99b      	cbnz	r3, 8005fdc <I2C_MasterTransmit_TXE+0xf6>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005fb4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d008      	beq.n	8005fcc <I2C_MasterTransmit_TXE+0xe6>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005fba:	6802      	ldr	r2, [r0, #0]
 8005fbc:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8005fbe:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8005fc2:	6113      	str	r3, [r2, #16]
            hi2c->EventCount++;
 8005fc4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	6503      	str	r3, [r0, #80]	; 0x50
 8005fca:	bd10      	pop	{r4, pc}
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005fcc:	6802      	ldr	r2, [r0, #0]
 8005fce:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	6113      	str	r3, [r2, #16]
            hi2c->EventCount += 2U;
 8005fd4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005fd6:	3302      	adds	r3, #2
 8005fd8:	6503      	str	r3, [r0, #80]	; 0x50
 8005fda:	bd10      	pop	{r4, pc}
        else if (hi2c->EventCount == 1U)
 8005fdc:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d019      	beq.n	8006016 <I2C_MasterTransmit_TXE+0x130>
        else if (hi2c->EventCount == 2U)
 8005fe2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d18e      	bne.n	8005f06 <I2C_MasterTransmit_TXE+0x20>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005fe8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	2b22      	cmp	r3, #34	; 0x22
 8005ff0:	d019      	beq.n	8006026 <I2C_MasterTransmit_TXE+0x140>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005ff2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	2b21      	cmp	r3, #33	; 0x21
 8005ffa:	d184      	bne.n	8005f06 <I2C_MasterTransmit_TXE+0x20>
            hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ffc:	6803      	ldr	r3, [r0, #0]
 8005ffe:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8006000:	7812      	ldrb	r2, [r2, #0]
 8006002:	611a      	str	r2, [r3, #16]
            hi2c->pBuffPtr++;
 8006004:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006006:	3301      	adds	r3, #1
 8006008:	6243      	str	r3, [r0, #36]	; 0x24
            hi2c->XferCount--;
 800600a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800600c:	b29b      	uxth	r3, r3
 800600e:	3b01      	subs	r3, #1
 8006010:	b29b      	uxth	r3, r3
 8006012:	8543      	strh	r3, [r0, #42]	; 0x2a
 8006014:	bd10      	pop	{r4, pc}
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006016:	6802      	ldr	r2, [r0, #0]
 8006018:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800601a:	b2db      	uxtb	r3, r3
 800601c:	6113      	str	r3, [r2, #16]
          hi2c->EventCount++;
 800601e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8006020:	3301      	adds	r3, #1
 8006022:	6503      	str	r3, [r0, #80]	; 0x50
 8006024:	bd10      	pop	{r4, pc}
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8006026:	6802      	ldr	r2, [r0, #0]
 8006028:	6813      	ldr	r3, [r2, #0]
 800602a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800602e:	6013      	str	r3, [r2, #0]
 8006030:	bd10      	pop	{r4, pc}

08006032 <I2C_MasterTransmit_BTF>:
{
 8006032:	b508      	push	{r3, lr}
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006034:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006036:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b21      	cmp	r3, #33	; 0x21
 800603e:	d000      	beq.n	8006042 <I2C_MasterTransmit_BTF+0x10>
 8006040:	bd08      	pop	{r3, pc}
    if (hi2c->XferCount != 0U)
 8006042:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006044:	b29b      	uxth	r3, r3
 8006046:	bb03      	cbnz	r3, 800608a <I2C_MasterTransmit_BTF+0x58>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006048:	2a08      	cmp	r2, #8
 800604a:	d004      	beq.n	8006056 <I2C_MasterTransmit_BTF+0x24>
 800604c:	2a20      	cmp	r2, #32
 800604e:	d002      	beq.n	8006056 <I2C_MasterTransmit_BTF+0x24>
 8006050:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8006054:	d126      	bne.n	80060a4 <I2C_MasterTransmit_BTF+0x72>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006056:	6802      	ldr	r2, [r0, #0]
 8006058:	6853      	ldr	r3, [r2, #4]
 800605a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800605e:	6053      	str	r3, [r2, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006060:	6802      	ldr	r2, [r0, #0]
 8006062:	6813      	ldr	r3, [r2, #0]
 8006064:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006068:	6013      	str	r3, [r2, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800606a:	2300      	movs	r3, #0
 800606c:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800606e:	2320      	movs	r3, #32
 8006070:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006074:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b40      	cmp	r3, #64	; 0x40
 800607c:	d022      	beq.n	80060c4 <I2C_MasterTransmit_BTF+0x92>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800607e:	2300      	movs	r3, #0
 8006080:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006084:	f7ff fe6c 	bl	8005d60 <HAL_I2C_MasterTxCpltCallback>
}
 8006088:	e7da      	b.n	8006040 <I2C_MasterTransmit_BTF+0xe>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800608a:	6803      	ldr	r3, [r0, #0]
 800608c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800608e:	7812      	ldrb	r2, [r2, #0]
 8006090:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006092:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006094:	3301      	adds	r3, #1
 8006096:	6243      	str	r3, [r0, #36]	; 0x24
      hi2c->XferCount--;
 8006098:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800609a:	b29b      	uxth	r3, r3
 800609c:	3b01      	subs	r3, #1
 800609e:	b29b      	uxth	r3, r3
 80060a0:	8543      	strh	r3, [r0, #42]	; 0x2a
 80060a2:	bd08      	pop	{r3, pc}
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060a4:	6802      	ldr	r2, [r0, #0]
 80060a6:	6853      	ldr	r3, [r2, #4]
 80060a8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80060ac:	6053      	str	r3, [r2, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80060ae:	2311      	movs	r3, #17
 80060b0:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060b2:	2300      	movs	r3, #0
 80060b4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80060b8:	2320      	movs	r3, #32
 80060ba:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80060be:	f7ff fe4f 	bl	8005d60 <HAL_I2C_MasterTxCpltCallback>
 80060c2:	bd08      	pop	{r3, pc}
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80060c4:	2300      	movs	r3, #0
 80060c6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80060ca:	f7ff ff0b 	bl	8005ee4 <HAL_I2C_MemTxCpltCallback>
 80060ce:	bd08      	pop	{r3, pc}

080060d0 <HAL_I2C_MemRxCpltCallback>:
{
 80060d0:	4770      	bx	lr

080060d2 <I2C_MasterReceive_RXNE>:
{
 80060d2:	b508      	push	{r3, lr}
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80060d4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b22      	cmp	r3, #34	; 0x22
 80060dc:	d000      	beq.n	80060e0 <I2C_MasterReceive_RXNE+0xe>
 80060de:	bd08      	pop	{r3, pc}
    tmp = hi2c->XferCount;
 80060e0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80060e2:	b29b      	uxth	r3, r3
    if (tmp > 3U)
 80060e4:	2b03      	cmp	r3, #3
 80060e6:	d915      	bls.n	8006114 <I2C_MasterReceive_RXNE+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060e8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80060ea:	6802      	ldr	r2, [r0, #0]
 80060ec:	6912      	ldr	r2, [r2, #16]
 80060ee:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80060f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80060f2:	3301      	adds	r3, #1
 80060f4:	6243      	str	r3, [r0, #36]	; 0x24
      hi2c->XferCount--;
 80060f6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	3b01      	subs	r3, #1
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	8543      	strh	r3, [r0, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8006100:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006102:	b29b      	uxth	r3, r3
 8006104:	2b03      	cmp	r3, #3
 8006106:	d1ea      	bne.n	80060de <I2C_MasterReceive_RXNE+0xc>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006108:	6802      	ldr	r2, [r0, #0]
 800610a:	6853      	ldr	r3, [r2, #4]
 800610c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006110:	6053      	str	r3, [r2, #4]
 8006112:	bd08      	pop	{r3, pc}
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006114:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8006116:	2a02      	cmp	r2, #2
 8006118:	d0e1      	beq.n	80060de <I2C_MasterReceive_RXNE+0xc>
 800611a:	2b01      	cmp	r3, #1
 800611c:	d8df      	bhi.n	80060de <I2C_MasterReceive_RXNE+0xc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800611e:	6802      	ldr	r2, [r0, #0]
 8006120:	6813      	ldr	r3, [r2, #0]
 8006122:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006126:	6013      	str	r3, [r2, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006128:	6802      	ldr	r2, [r0, #0]
 800612a:	6853      	ldr	r3, [r2, #4]
 800612c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006130:	6053      	str	r3, [r2, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006132:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006134:	6802      	ldr	r2, [r0, #0]
 8006136:	6912      	ldr	r2, [r2, #16]
 8006138:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800613a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800613c:	3301      	adds	r3, #1
 800613e:	6243      	str	r3, [r0, #36]	; 0x24
      hi2c->XferCount--;
 8006140:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006142:	b29b      	uxth	r3, r3
 8006144:	3b01      	subs	r3, #1
 8006146:	b29b      	uxth	r3, r3
 8006148:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 800614a:	2320      	movs	r3, #32
 800614c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006150:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b40      	cmp	r3, #64	; 0x40
 8006158:	d007      	beq.n	800616a <I2C_MasterReceive_RXNE+0x98>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800615a:	2300      	movs	r3, #0
 800615c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006160:	2312      	movs	r3, #18
 8006162:	6303      	str	r3, [r0, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8006164:	f7ff fdfd 	bl	8005d62 <HAL_I2C_MasterRxCpltCallback>
}
 8006168:	e7b9      	b.n	80060de <I2C_MasterReceive_RXNE+0xc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800616a:	2300      	movs	r3, #0
 800616c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8006170:	6303      	str	r3, [r0, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8006172:	f7ff ffad 	bl	80060d0 <HAL_I2C_MemRxCpltCallback>
 8006176:	bd08      	pop	{r3, pc}

08006178 <I2C_MasterReceive_BTF>:
{
 8006178:	b508      	push	{r3, lr}
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800617a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 800617c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800617e:	b29b      	uxth	r3, r3
 8006180:	2b04      	cmp	r3, #4
 8006182:	d014      	beq.n	80061ae <I2C_MasterReceive_BTF+0x36>
  else if (hi2c->XferCount == 3U)
 8006184:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006186:	b29b      	uxth	r3, r3
 8006188:	2b03      	cmp	r3, #3
 800618a:	d022      	beq.n	80061d2 <I2C_MasterReceive_BTF+0x5a>
  else if (hi2c->XferCount == 2U)
 800618c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800618e:	b29b      	uxth	r3, r3
 8006190:	2b02      	cmp	r3, #2
 8006192:	d039      	beq.n	8006208 <I2C_MasterReceive_BTF+0x90>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006194:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006196:	6802      	ldr	r2, [r0, #0]
 8006198:	6912      	ldr	r2, [r2, #16]
 800619a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800619c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800619e:	3301      	adds	r3, #1
 80061a0:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 80061a2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	3b01      	subs	r3, #1
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	8543      	strh	r3, [r0, #42]	; 0x2a
 80061ac:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80061ae:	6802      	ldr	r2, [r0, #0]
 80061b0:	6853      	ldr	r3, [r2, #4]
 80061b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061b6:	6053      	str	r3, [r2, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061b8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80061ba:	6802      	ldr	r2, [r0, #0]
 80061bc:	6912      	ldr	r2, [r2, #16]
 80061be:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80061c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80061c2:	3301      	adds	r3, #1
 80061c4:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 80061c6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	3b01      	subs	r3, #1
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	8543      	strh	r3, [r0, #42]	; 0x2a
 80061d0:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80061d2:	6801      	ldr	r1, [r0, #0]
 80061d4:	684b      	ldr	r3, [r1, #4]
 80061d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061da:	604b      	str	r3, [r1, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80061dc:	2a04      	cmp	r2, #4
 80061de:	d006      	beq.n	80061ee <I2C_MasterReceive_BTF+0x76>
 80061e0:	2a02      	cmp	r2, #2
 80061e2:	d004      	beq.n	80061ee <I2C_MasterReceive_BTF+0x76>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061e4:	6802      	ldr	r2, [r0, #0]
 80061e6:	6813      	ldr	r3, [r2, #0]
 80061e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061ec:	6013      	str	r3, [r2, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061ee:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80061f0:	6802      	ldr	r2, [r0, #0]
 80061f2:	6912      	ldr	r2, [r2, #16]
 80061f4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80061f6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80061f8:	3301      	adds	r3, #1
 80061fa:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 80061fc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80061fe:	b29b      	uxth	r3, r3
 8006200:	3b01      	subs	r3, #1
 8006202:	b29b      	uxth	r3, r3
 8006204:	8543      	strh	r3, [r0, #42]	; 0x2a
 8006206:	bd08      	pop	{r3, pc}
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006208:	2a01      	cmp	r2, #1
 800620a:	d00b      	beq.n	8006224 <I2C_MasterReceive_BTF+0xac>
 800620c:	2a10      	cmp	r2, #16
 800620e:	d009      	beq.n	8006224 <I2C_MasterReceive_BTF+0xac>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006210:	2a04      	cmp	r2, #4
 8006212:	d038      	beq.n	8006286 <I2C_MasterReceive_BTF+0x10e>
 8006214:	2a02      	cmp	r2, #2
 8006216:	d036      	beq.n	8006286 <I2C_MasterReceive_BTF+0x10e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006218:	6802      	ldr	r2, [r0, #0]
 800621a:	6813      	ldr	r3, [r2, #0]
 800621c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006220:	6013      	str	r3, [r2, #0]
 8006222:	e004      	b.n	800622e <I2C_MasterReceive_BTF+0xb6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006224:	6802      	ldr	r2, [r0, #0]
 8006226:	6813      	ldr	r3, [r2, #0]
 8006228:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800622c:	6013      	str	r3, [r2, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800622e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006230:	6802      	ldr	r2, [r0, #0]
 8006232:	6912      	ldr	r2, [r2, #16]
 8006234:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006236:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8006238:	1c53      	adds	r3, r2, #1
 800623a:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 800623c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800623e:	b29b      	uxth	r3, r3
 8006240:	3b01      	subs	r3, #1
 8006242:	b29b      	uxth	r3, r3
 8006244:	8543      	strh	r3, [r0, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006246:	6803      	ldr	r3, [r0, #0]
 8006248:	691b      	ldr	r3, [r3, #16]
 800624a:	7053      	strb	r3, [r2, #1]
    hi2c->pBuffPtr++;
 800624c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800624e:	3301      	adds	r3, #1
 8006250:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8006252:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006254:	b29b      	uxth	r3, r3
 8006256:	3b01      	subs	r3, #1
 8006258:	b29b      	uxth	r3, r3
 800625a:	8543      	strh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800625c:	6802      	ldr	r2, [r0, #0]
 800625e:	6853      	ldr	r3, [r2, #4]
 8006260:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006264:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006266:	2320      	movs	r3, #32
 8006268:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800626c:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8006270:	b2db      	uxtb	r3, r3
 8006272:	2b40      	cmp	r3, #64	; 0x40
 8006274:	d00d      	beq.n	8006292 <I2C_MasterReceive_BTF+0x11a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006276:	2300      	movs	r3, #0
 8006278:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800627c:	2312      	movs	r3, #18
 800627e:	6303      	str	r3, [r0, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006280:	f7ff fd6f 	bl	8005d62 <HAL_I2C_MasterRxCpltCallback>
 8006284:	bd08      	pop	{r3, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006286:	6802      	ldr	r2, [r0, #0]
 8006288:	6813      	ldr	r3, [r2, #0]
 800628a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800628e:	6013      	str	r3, [r2, #0]
 8006290:	e7cd      	b.n	800622e <I2C_MasterReceive_BTF+0xb6>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006292:	2300      	movs	r3, #0
 8006294:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006298:	6303      	str	r3, [r0, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800629a:	f7ff ff19 	bl	80060d0 <HAL_I2C_MemRxCpltCallback>
 800629e:	bd08      	pop	{r3, pc}

080062a0 <HAL_I2C_ErrorCallback>:
{
 80062a0:	4770      	bx	lr

080062a2 <I2C_DMAError>:
{
 80062a2:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80062a4:	6b84      	ldr	r4, [r0, #56]	; 0x38
  hi2c->hdmatx->XferCpltCallback = NULL;
 80062a6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80062a8:	2300      	movs	r3, #0
 80062aa:	63d3      	str	r3, [r2, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 80062ac:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80062ae:	63d3      	str	r3, [r2, #60]	; 0x3c
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80062b0:	f7fb fd9a 	bl	8001de8 <HAL_DMA_GetError>
 80062b4:	2802      	cmp	r0, #2
 80062b6:	d012      	beq.n	80062de <I2C_DMAError+0x3c>
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80062b8:	6822      	ldr	r2, [r4, #0]
 80062ba:	6813      	ldr	r3, [r2, #0]
 80062bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80062c0:	6013      	str	r3, [r2, #0]
    hi2c->XferCount = 0U;
 80062c2:	2300      	movs	r3, #0
 80062c4:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->State = HAL_I2C_STATE_READY;
 80062c6:	2220      	movs	r2, #32
 80062c8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80062cc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80062d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80062d2:	f043 0310 	orr.w	r3, r3, #16
 80062d6:	6423      	str	r3, [r4, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80062d8:	4620      	mov	r0, r4
 80062da:	f7ff ffe1 	bl	80062a0 <HAL_I2C_ErrorCallback>
 80062de:	bd10      	pop	{r4, pc}

080062e0 <I2C_DMAXferCplt>:
{
 80062e0:	b538      	push	{r3, r4, r5, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80062e2:	6b84      	ldr	r4, [r0, #56]	; 0x38
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80062e4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80062e8:	b2db      	uxtb	r3, r3
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80062ea:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80062ee:	b2d1      	uxtb	r1, r2
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80062f0:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80062f2:	6820      	ldr	r0, [r4, #0]
 80062f4:	6842      	ldr	r2, [r0, #4]
 80062f6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80062fa:	6042      	str	r2, [r0, #4]
  hi2c->hdmatx->XferCpltCallback = NULL;
 80062fc:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80062fe:	2200      	movs	r2, #0
 8006300:	63c2      	str	r2, [r0, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 8006302:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006304:	63c2      	str	r2, [r0, #60]	; 0x3c
  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8006306:	f003 0221 	and.w	r2, r3, #33	; 0x21
 800630a:	2a21      	cmp	r2, #33	; 0x21
 800630c:	d041      	beq.n	8006392 <I2C_DMAXferCplt+0xb2>
 800630e:	f003 0222 	and.w	r2, r3, #34	; 0x22
 8006312:	2a22      	cmp	r2, #34	; 0x22
 8006314:	d03b      	beq.n	800638e <I2C_DMAXferCplt+0xae>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8006316:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800631a:	2b00      	cmp	r3, #0
 800631c:	d036      	beq.n	800638c <I2C_DMAXferCplt+0xac>
    if (hi2c->XferCount == (uint16_t)1)
 800631e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006320:	b29b      	uxth	r3, r3
 8006322:	2b01      	cmp	r3, #1
 8006324:	d058      	beq.n	80063d8 <I2C_DMAXferCplt+0xf8>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006326:	6822      	ldr	r2, [r4, #0]
 8006328:	6853      	ldr	r3, [r2, #4]
 800632a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800632e:	6053      	str	r3, [r2, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006330:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 8006334:	d006      	beq.n	8006344 <I2C_DMAXferCplt+0x64>
 8006336:	2d08      	cmp	r5, #8
 8006338:	d004      	beq.n	8006344 <I2C_DMAXferCplt+0x64>
 800633a:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 800633e:	d001      	beq.n	8006344 <I2C_DMAXferCplt+0x64>
 8006340:	2d20      	cmp	r5, #32
 8006342:	d104      	bne.n	800634e <I2C_DMAXferCplt+0x6e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006344:	6822      	ldr	r2, [r4, #0]
 8006346:	6813      	ldr	r3, [r2, #0]
 8006348:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800634c:	6013      	str	r3, [r2, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800634e:	6822      	ldr	r2, [r4, #0]
 8006350:	6853      	ldr	r3, [r2, #4]
 8006352:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006356:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006358:	6822      	ldr	r2, [r4, #0]
 800635a:	6853      	ldr	r3, [r2, #4]
 800635c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006360:	6053      	str	r3, [r2, #4]
    hi2c->XferCount = 0U;
 8006362:	2300      	movs	r3, #0
 8006364:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006366:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006368:	2b00      	cmp	r3, #0
 800636a:	d13b      	bne.n	80063e4 <I2C_DMAXferCplt+0x104>
      hi2c->State = HAL_I2C_STATE_READY;
 800636c:	2320      	movs	r3, #32
 800636e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006372:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8006376:	b2db      	uxtb	r3, r3
 8006378:	2b40      	cmp	r3, #64	; 0x40
 800637a:	d037      	beq.n	80063ec <I2C_DMAXferCplt+0x10c>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800637c:	2300      	movs	r3, #0
 800637e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006382:	2312      	movs	r3, #18
 8006384:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8006386:	4620      	mov	r0, r4
 8006388:	f7ff fceb 	bl	8005d62 <HAL_I2C_MasterRxCpltCallback>
 800638c:	bd38      	pop	{r3, r4, r5, pc}
  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800638e:	2920      	cmp	r1, #32
 8006390:	d1c1      	bne.n	8006316 <I2C_DMAXferCplt+0x36>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006392:	6821      	ldr	r1, [r4, #0]
 8006394:	684a      	ldr	r2, [r1, #4]
 8006396:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800639a:	604a      	str	r2, [r1, #4]
    hi2c->XferCount = 0U;
 800639c:	2200      	movs	r2, #0
 800639e:	8562      	strh	r2, [r4, #42]	; 0x2a
    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80063a0:	2b29      	cmp	r3, #41	; 0x29
 80063a2:	d007      	beq.n	80063b4 <I2C_DMAXferCplt+0xd4>
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80063a4:	2b2a      	cmp	r3, #42	; 0x2a
 80063a6:	d00e      	beq.n	80063c6 <I2C_DMAXferCplt+0xe6>
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80063a8:	6822      	ldr	r2, [r4, #0]
 80063aa:	6853      	ldr	r3, [r2, #4]
 80063ac:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80063b0:	6053      	str	r3, [r2, #4]
 80063b2:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80063b4:	2321      	movs	r3, #33	; 0x21
 80063b6:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80063b8:	2328      	movs	r3, #40	; 0x28
 80063ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80063be:	4620      	mov	r0, r4
 80063c0:	f7ff fcd0 	bl	8005d64 <HAL_I2C_SlaveTxCpltCallback>
 80063c4:	e7f0      	b.n	80063a8 <I2C_DMAXferCplt+0xc8>
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80063c6:	2322      	movs	r3, #34	; 0x22
 80063c8:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80063ca:	2328      	movs	r3, #40	; 0x28
 80063cc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80063d0:	4620      	mov	r0, r4
 80063d2:	f7ff fcee 	bl	8005db2 <HAL_I2C_SlaveRxCpltCallback>
 80063d6:	e7e7      	b.n	80063a8 <I2C_DMAXferCplt+0xc8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063d8:	6822      	ldr	r2, [r4, #0]
 80063da:	6813      	ldr	r3, [r2, #0]
 80063dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063e0:	6013      	str	r3, [r2, #0]
 80063e2:	e7a0      	b.n	8006326 <I2C_DMAXferCplt+0x46>
      HAL_I2C_ErrorCallback(hi2c);
 80063e4:	4620      	mov	r0, r4
 80063e6:	f7ff ff5b 	bl	80062a0 <HAL_I2C_ErrorCallback>
 80063ea:	bd38      	pop	{r3, r4, r5, pc}
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063ec:	2300      	movs	r3, #0
 80063ee:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80063f2:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80063f4:	4620      	mov	r0, r4
 80063f6:	f7ff fe6b 	bl	80060d0 <HAL_I2C_MemRxCpltCallback>
 80063fa:	bd38      	pop	{r3, r4, r5, pc}

080063fc <HAL_I2C_AbortCpltCallback>:
{
 80063fc:	4770      	bx	lr

080063fe <I2C_DMAAbort>:
{
 80063fe:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006400:	6b80      	ldr	r0, [r0, #56]	; 0x38
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006402:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  hi2c->hdmatx->XferCpltCallback = NULL;
 8006406:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8006408:	2300      	movs	r3, #0
 800640a:	63cb      	str	r3, [r1, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 800640c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800640e:	63cb      	str	r3, [r1, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006410:	6804      	ldr	r4, [r0, #0]
 8006412:	6821      	ldr	r1, [r4, #0]
 8006414:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006418:	6021      	str	r1, [r4, #0]
  hi2c->XferCount = 0U;
 800641a:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2c->hdmatx->XferAbortCallback = NULL;
 800641c:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800641e:	650b      	str	r3, [r1, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8006420:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8006422:	650b      	str	r3, [r1, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8006424:	6801      	ldr	r1, [r0, #0]
 8006426:	680b      	ldr	r3, [r1, #0]
 8006428:	f023 0301 	bic.w	r3, r3, #1
 800642c:	600b      	str	r3, [r1, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800642e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006432:	b2db      	uxtb	r3, r3
 8006434:	2b60      	cmp	r3, #96	; 0x60
 8006436:	d00d      	beq.n	8006454 <I2C_DMAAbort+0x56>
 8006438:	b2d2      	uxtb	r2, r2
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800643a:	f002 0228 	and.w	r2, r2, #40	; 0x28
 800643e:	2a28      	cmp	r2, #40	; 0x28
 8006440:	d012      	beq.n	8006468 <I2C_DMAAbort+0x6a>
      hi2c->State = HAL_I2C_STATE_READY;
 8006442:	2320      	movs	r3, #32
 8006444:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006448:	2300      	movs	r3, #0
 800644a:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800644e:	f7ff ff27 	bl	80062a0 <HAL_I2C_ErrorCallback>
 8006452:	bd10      	pop	{r4, pc}
    hi2c->State         = HAL_I2C_STATE_READY;
 8006454:	2320      	movs	r3, #32
 8006456:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800645a:	2300      	movs	r3, #0
 800645c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006460:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8006462:	f7ff ffcb 	bl	80063fc <HAL_I2C_AbortCpltCallback>
 8006466:	bd10      	pop	{r4, pc}
      __HAL_I2C_ENABLE(hi2c);
 8006468:	6802      	ldr	r2, [r0, #0]
 800646a:	6813      	ldr	r3, [r2, #0]
 800646c:	f043 0301 	orr.w	r3, r3, #1
 8006470:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006472:	6802      	ldr	r2, [r0, #0]
 8006474:	6813      	ldr	r3, [r2, #0]
 8006476:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800647a:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800647c:	2300      	movs	r3, #0
 800647e:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006480:	2328      	movs	r3, #40	; 0x28
 8006482:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8006486:	e7e2      	b.n	800644e <I2C_DMAAbort+0x50>

08006488 <I2C_ITError>:
{
 8006488:	b510      	push	{r4, lr}
 800648a:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800648c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006490:	b2db      	uxtb	r3, r3
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006492:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8006496:	b2d2      	uxtb	r2, r2
 8006498:	2a10      	cmp	r2, #16
 800649a:	d033      	beq.n	8006504 <I2C_ITError+0x7c>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800649c:	f003 0228 	and.w	r2, r3, #40	; 0x28
 80064a0:	2a28      	cmp	r2, #40	; 0x28
 80064a2:	d037      	beq.n	8006514 <I2C_ITError+0x8c>
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80064a4:	6822      	ldr	r2, [r4, #0]
 80064a6:	6852      	ldr	r2, [r2, #4]
 80064a8:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80064ac:	d104      	bne.n	80064b8 <I2C_ITError+0x30>
 80064ae:	2b60      	cmp	r3, #96	; 0x60
 80064b0:	d002      	beq.n	80064b8 <I2C_ITError+0x30>
      hi2c->State = HAL_I2C_STATE_READY;
 80064b2:	2320      	movs	r3, #32
 80064b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 80064b8:	2300      	movs	r3, #0
 80064ba:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80064bc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80064c0:	6823      	ldr	r3, [r4, #0]
 80064c2:	685a      	ldr	r2, [r3, #4]
 80064c4:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80064c8:	d048      	beq.n	800655c <I2C_ITError+0xd4>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80064ca:	685a      	ldr	r2, [r3, #4]
 80064cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064d0:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80064d2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80064d4:	f892 3035 	ldrb.w	r3, [r2, #53]	; 0x35
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d020      	beq.n	8006520 <I2C_ITError+0x98>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80064de:	4b42      	ldr	r3, [pc, #264]	; (80065e8 <I2C_ITError+0x160>)
 80064e0:	6513      	str	r3, [r2, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80064e2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80064e4:	f7fb fa81 	bl	80019ea <HAL_DMA_Abort_IT>
 80064e8:	2800      	cmp	r0, #0
 80064ea:	d049      	beq.n	8006580 <I2C_ITError+0xf8>
        __HAL_I2C_DISABLE(hi2c);
 80064ec:	6822      	ldr	r2, [r4, #0]
 80064ee:	6813      	ldr	r3, [r2, #0]
 80064f0:	f023 0301 	bic.w	r3, r3, #1
 80064f4:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80064f6:	2320      	movs	r3, #32
 80064f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80064fc:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80064fe:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8006500:	4798      	blx	r3
 8006502:	e03d      	b.n	8006580 <I2C_ITError+0xf8>
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006504:	2b22      	cmp	r3, #34	; 0x22
 8006506:	d1c9      	bne.n	800649c <I2C_ITError+0x14>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006508:	6801      	ldr	r1, [r0, #0]
 800650a:	680a      	ldr	r2, [r1, #0]
 800650c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006510:	600a      	str	r2, [r1, #0]
 8006512:	e7c3      	b.n	800649c <I2C_ITError+0x14>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006514:	2300      	movs	r3, #0
 8006516:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006518:	2328      	movs	r3, #40	; 0x28
 800651a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 800651e:	e7cf      	b.n	80064c0 <I2C_ITError+0x38>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006520:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006522:	4a31      	ldr	r2, [pc, #196]	; (80065e8 <I2C_ITError+0x160>)
 8006524:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006526:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006528:	f7fb fa5f 	bl	80019ea <HAL_DMA_Abort_IT>
 800652c:	b340      	cbz	r0, 8006580 <I2C_ITError+0xf8>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800652e:	6823      	ldr	r3, [r4, #0]
 8006530:	695a      	ldr	r2, [r3, #20]
 8006532:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006536:	d005      	beq.n	8006544 <I2C_ITError+0xbc>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006538:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 800653e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006540:	3301      	adds	r3, #1
 8006542:	6263      	str	r3, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8006544:	6822      	ldr	r2, [r4, #0]
 8006546:	6813      	ldr	r3, [r2, #0]
 8006548:	f023 0301 	bic.w	r3, r3, #1
 800654c:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 800654e:	2320      	movs	r3, #32
 8006550:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006554:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006556:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8006558:	4798      	blx	r3
 800655a:	e011      	b.n	8006580 <I2C_ITError+0xf8>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800655c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8006560:	b2d2      	uxtb	r2, r2
 8006562:	2a60      	cmp	r2, #96	; 0x60
 8006564:	d016      	beq.n	8006594 <I2C_ITError+0x10c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006566:	695a      	ldr	r2, [r3, #20]
 8006568:	f012 0f40 	tst.w	r2, #64	; 0x40
 800656c:	d005      	beq.n	800657a <I2C_ITError+0xf2>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800656e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8006574:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006576:	3301      	adds	r3, #1
 8006578:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 800657a:	4620      	mov	r0, r4
 800657c:	f7ff fe90 	bl	80062a0 <HAL_I2C_ErrorCallback>
  CurrentState = hi2c->State;
 8006580:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8006584:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006586:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8006588:	f012 0f04 	tst.w	r2, #4
 800658c:	d001      	beq.n	8006592 <I2C_ITError+0x10a>
 800658e:	2b28      	cmp	r3, #40	; 0x28
 8006590:	d018      	beq.n	80065c4 <I2C_ITError+0x13c>
 8006592:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8006594:	2220      	movs	r2, #32
 8006596:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800659a:	2200      	movs	r2, #0
 800659c:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800659e:	695a      	ldr	r2, [r3, #20]
 80065a0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80065a4:	d005      	beq.n	80065b2 <I2C_ITError+0x12a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065a6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80065a8:	691b      	ldr	r3, [r3, #16]
 80065aa:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80065ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065ae:	3301      	adds	r3, #1
 80065b0:	6263      	str	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 80065b2:	6822      	ldr	r2, [r4, #0]
 80065b4:	6813      	ldr	r3, [r2, #0]
 80065b6:	f023 0301 	bic.w	r3, r3, #1
 80065ba:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 80065bc:	4620      	mov	r0, r4
 80065be:	f7ff ff1d 	bl	80063fc <HAL_I2C_AbortCpltCallback>
 80065c2:	e7dd      	b.n	8006580 <I2C_ITError+0xf8>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80065c4:	6822      	ldr	r2, [r4, #0]
 80065c6:	6853      	ldr	r3, [r2, #4]
 80065c8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80065cc:	6053      	str	r3, [r2, #4]
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80065ce:	4b07      	ldr	r3, [pc, #28]	; (80065ec <I2C_ITError+0x164>)
 80065d0:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80065d2:	2300      	movs	r3, #0
 80065d4:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80065d6:	2220      	movs	r2, #32
 80065d8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80065dc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80065e0:	4620      	mov	r0, r4
 80065e2:	f7ff fc35 	bl	8005e50 <HAL_I2C_ListenCpltCallback>
}
 80065e6:	e7d4      	b.n	8006592 <I2C_ITError+0x10a>
 80065e8:	080063ff 	.word	0x080063ff
 80065ec:	ffff0000 	.word	0xffff0000

080065f0 <HAL_I2C_Master_Abort_IT>:
  if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 80065f0:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	2b10      	cmp	r3, #16
 80065f8:	d001      	beq.n	80065fe <HAL_I2C_Master_Abort_IT+0xe>
    return HAL_ERROR;
 80065fa:	2001      	movs	r0, #1
 80065fc:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80065fe:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006602:	2b01      	cmp	r3, #1
 8006604:	d101      	bne.n	800660a <HAL_I2C_Master_Abort_IT+0x1a>
 8006606:	2002      	movs	r0, #2
 8006608:	4770      	bx	lr
{
 800660a:	b510      	push	{r4, lr}
    __HAL_LOCK(hi2c);
 800660c:	2301      	movs	r3, #1
 800660e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006612:	2400      	movs	r4, #0
 8006614:	6304      	str	r4, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_ABORT;
 8006616:	2360      	movs	r3, #96	; 0x60
 8006618:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800661c:	6802      	ldr	r2, [r0, #0]
 800661e:	6813      	ldr	r3, [r2, #0]
 8006620:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006624:	6013      	str	r3, [r2, #0]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006626:	6802      	ldr	r2, [r0, #0]
 8006628:	6813      	ldr	r3, [r2, #0]
 800662a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800662e:	6013      	str	r3, [r2, #0]
    hi2c->XferCount = 0U;
 8006630:	8544      	strh	r4, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006632:	6802      	ldr	r2, [r0, #0]
 8006634:	6853      	ldr	r3, [r2, #4]
 8006636:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800663a:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hi2c);
 800663c:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    I2C_ITError(hi2c);
 8006640:	f7ff ff22 	bl	8006488 <I2C_ITError>
    return HAL_OK;
 8006644:	4620      	mov	r0, r4
 8006646:	bd10      	pop	{r4, pc}

08006648 <I2C_Slave_STOPF>:
{
 8006648:	b530      	push	{r4, r5, lr}
 800664a:	b083      	sub	sp, #12
 800664c:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800664e:	f890 503d 	ldrb.w	r5, [r0, #61]	; 0x3d
 8006652:	b2ed      	uxtb	r5, r5
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006654:	6802      	ldr	r2, [r0, #0]
 8006656:	6853      	ldr	r3, [r2, #4]
 8006658:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800665c:	6053      	str	r3, [r2, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800665e:	2300      	movs	r3, #0
 8006660:	9301      	str	r3, [sp, #4]
 8006662:	6803      	ldr	r3, [r0, #0]
 8006664:	695a      	ldr	r2, [r3, #20]
 8006666:	9201      	str	r2, [sp, #4]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	f042 0201 	orr.w	r2, r2, #1
 800666e:	601a      	str	r2, [r3, #0]
 8006670:	9b01      	ldr	r3, [sp, #4]
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006672:	6802      	ldr	r2, [r0, #0]
 8006674:	6813      	ldr	r3, [r2, #0]
 8006676:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800667a:	6013      	str	r3, [r2, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800667c:	6803      	ldr	r3, [r0, #0]
 800667e:	685a      	ldr	r2, [r3, #4]
 8006680:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8006684:	d020      	beq.n	80066c8 <I2C_Slave_STOPF+0x80>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006686:	2d22      	cmp	r5, #34	; 0x22
 8006688:	d059      	beq.n	800673e <I2C_Slave_STOPF+0xf6>
 800668a:	2d2a      	cmp	r5, #42	; 0x2a
 800668c:	d057      	beq.n	800673e <I2C_Slave_STOPF+0xf6>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800668e:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8006690:	6812      	ldr	r2, [r2, #0]
 8006692:	6852      	ldr	r2, [r2, #4]
 8006694:	b292      	uxth	r2, r2
 8006696:	8542      	strh	r2, [r0, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8006698:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800669a:	b292      	uxth	r2, r2
 800669c:	b11a      	cbz	r2, 80066a6 <I2C_Slave_STOPF+0x5e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800669e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80066a0:	f042 0204 	orr.w	r2, r2, #4
 80066a4:	6402      	str	r2, [r0, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80066a6:	685a      	ldr	r2, [r3, #4]
 80066a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80066ac:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80066ae:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80066b0:	f7fb fb97 	bl	8001de2 <HAL_DMA_GetState>
 80066b4:	2801      	cmp	r0, #1
 80066b6:	d007      	beq.n	80066c8 <I2C_Slave_STOPF+0x80>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80066b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80066ba:	4a46      	ldr	r2, [pc, #280]	; (80067d4 <I2C_Slave_STOPF+0x18c>)
 80066bc:	651a      	str	r2, [r3, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80066be:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80066c0:	f7fb f993 	bl	80019ea <HAL_DMA_Abort_IT>
 80066c4:	2800      	cmp	r0, #0
 80066c6:	d15b      	bne.n	8006780 <I2C_Slave_STOPF+0x138>
  if (hi2c->XferCount != 0U)
 80066c8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	b333      	cbz	r3, 800671c <I2C_Slave_STOPF+0xd4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80066ce:	6823      	ldr	r3, [r4, #0]
 80066d0:	695a      	ldr	r2, [r3, #20]
 80066d2:	f012 0f04 	tst.w	r2, #4
 80066d6:	d00a      	beq.n	80066ee <I2C_Slave_STOPF+0xa6>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066d8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80066da:	691b      	ldr	r3, [r3, #16]
 80066dc:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80066de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066e0:	3301      	adds	r3, #1
 80066e2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80066e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	3b01      	subs	r3, #1
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80066ee:	6823      	ldr	r3, [r4, #0]
 80066f0:	695a      	ldr	r2, [r3, #20]
 80066f2:	f012 0f40 	tst.w	r2, #64	; 0x40
 80066f6:	d00a      	beq.n	800670e <I2C_Slave_STOPF+0xc6>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066f8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80066fa:	691b      	ldr	r3, [r3, #16]
 80066fc:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80066fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006700:	3301      	adds	r3, #1
 8006702:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8006704:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006706:	b29b      	uxth	r3, r3
 8006708:	3b01      	subs	r3, #1
 800670a:	b29b      	uxth	r3, r3
 800670c:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 800670e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006710:	b29b      	uxth	r3, r3
 8006712:	b11b      	cbz	r3, 800671c <I2C_Slave_STOPF+0xd4>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006714:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006716:	f043 0304 	orr.w	r3, r3, #4
 800671a:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800671c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800671e:	2b00      	cmp	r3, #0
 8006720:	d132      	bne.n	8006788 <I2C_Slave_STOPF+0x140>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006722:	2d2a      	cmp	r5, #42	; 0x2a
 8006724:	d034      	beq.n	8006790 <I2C_Slave_STOPF+0x148>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006726:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800672a:	b2db      	uxtb	r3, r3
 800672c:	2b28      	cmp	r3, #40	; 0x28
 800672e:	d038      	beq.n	80067a2 <I2C_Slave_STOPF+0x15a>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006730:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006732:	2b22      	cmp	r3, #34	; 0x22
 8006734:	d042      	beq.n	80067bc <I2C_Slave_STOPF+0x174>
 8006736:	2d22      	cmp	r5, #34	; 0x22
 8006738:	d040      	beq.n	80067bc <I2C_Slave_STOPF+0x174>
}
 800673a:	b003      	add	sp, #12
 800673c:	bd30      	pop	{r4, r5, pc}
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800673e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006740:	6812      	ldr	r2, [r2, #0]
 8006742:	6852      	ldr	r2, [r2, #4]
 8006744:	b292      	uxth	r2, r2
 8006746:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8006748:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800674a:	b292      	uxth	r2, r2
 800674c:	b11a      	cbz	r2, 8006756 <I2C_Slave_STOPF+0x10e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800674e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8006750:	f042 0204 	orr.w	r2, r2, #4
 8006754:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006756:	685a      	ldr	r2, [r3, #4]
 8006758:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800675c:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800675e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006760:	f7fb fb3f 	bl	8001de2 <HAL_DMA_GetState>
 8006764:	2801      	cmp	r0, #1
 8006766:	d0af      	beq.n	80066c8 <I2C_Slave_STOPF+0x80>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006768:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800676a:	4a1a      	ldr	r2, [pc, #104]	; (80067d4 <I2C_Slave_STOPF+0x18c>)
 800676c:	651a      	str	r2, [r3, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800676e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006770:	f7fb f93b 	bl	80019ea <HAL_DMA_Abort_IT>
 8006774:	2800      	cmp	r0, #0
 8006776:	d0a7      	beq.n	80066c8 <I2C_Slave_STOPF+0x80>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006778:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800677a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800677c:	4798      	blx	r3
 800677e:	e7a3      	b.n	80066c8 <I2C_Slave_STOPF+0x80>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006780:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8006782:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8006784:	4798      	blx	r3
 8006786:	e79f      	b.n	80066c8 <I2C_Slave_STOPF+0x80>
    I2C_ITError(hi2c);
 8006788:	4620      	mov	r0, r4
 800678a:	f7ff fe7d 	bl	8006488 <I2C_ITError>
 800678e:	e7d4      	b.n	800673a <I2C_Slave_STOPF+0xf2>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006790:	2300      	movs	r3, #0
 8006792:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006794:	2328      	movs	r3, #40	; 0x28
 8006796:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800679a:	4620      	mov	r0, r4
 800679c:	f7ff fb09 	bl	8005db2 <HAL_I2C_SlaveRxCpltCallback>
 80067a0:	e7c1      	b.n	8006726 <I2C_Slave_STOPF+0xde>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80067a2:	4b0d      	ldr	r3, [pc, #52]	; (80067d8 <I2C_Slave_STOPF+0x190>)
 80067a4:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80067a6:	2300      	movs	r3, #0
 80067a8:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80067aa:	2220      	movs	r2, #32
 80067ac:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80067b0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80067b4:	4620      	mov	r0, r4
 80067b6:	f7ff fb4b 	bl	8005e50 <HAL_I2C_ListenCpltCallback>
 80067ba:	e7be      	b.n	800673a <I2C_Slave_STOPF+0xf2>
        hi2c->PreviousState = I2C_STATE_NONE;
 80067bc:	2300      	movs	r3, #0
 80067be:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80067c0:	2220      	movs	r2, #32
 80067c2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80067c6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80067ca:	4620      	mov	r0, r4
 80067cc:	f7ff faf1 	bl	8005db2 <HAL_I2C_SlaveRxCpltCallback>
}
 80067d0:	e7b3      	b.n	800673a <I2C_Slave_STOPF+0xf2>
 80067d2:	bf00      	nop
 80067d4:	080063ff 	.word	0x080063ff
 80067d8:	ffff0000 	.word	0xffff0000

080067dc <HAL_I2C_EV_IRQHandler>:
{
 80067dc:	b570      	push	{r4, r5, r6, lr}
 80067de:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80067e0:	6802      	ldr	r2, [r0, #0]
 80067e2:	6855      	ldr	r5, [r2, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80067e4:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80067e6:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80067ea:	b2db      	uxtb	r3, r3
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80067ec:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80067f0:	2b10      	cmp	r3, #16
 80067f2:	d014      	beq.n	800681e <HAL_I2C_EV_IRQHandler+0x42>
 80067f4:	b2c8      	uxtb	r0, r1
 80067f6:	2b40      	cmp	r3, #64	; 0x40
 80067f8:	d011      	beq.n	800681e <HAL_I2C_EV_IRQHandler+0x42>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80067fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d079      	beq.n	80068f4 <HAL_I2C_EV_IRQHandler+0x118>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006800:	6953      	ldr	r3, [r2, #20]
  uint32_t sr2itflags               = 0U;
 8006802:	2100      	movs	r1, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006804:	f013 0f02 	tst.w	r3, #2
 8006808:	d077      	beq.n	80068fa <HAL_I2C_EV_IRQHandler+0x11e>
 800680a:	f415 7f00 	tst.w	r5, #512	; 0x200
 800680e:	d074      	beq.n	80068fa <HAL_I2C_EV_IRQHandler+0x11e>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006810:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006812:	b103      	cbz	r3, 8006816 <HAL_I2C_EV_IRQHandler+0x3a>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006814:	6991      	ldr	r1, [r2, #24]
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006816:	4620      	mov	r0, r4
 8006818:	f7ff faf3 	bl	8005e02 <I2C_Slave_ADDR>
 800681c:	bd70      	pop	{r4, r5, r6, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800681e:	6990      	ldr	r0, [r2, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006820:	6953      	ldr	r3, [r2, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006822:	f013 0101 	ands.w	r1, r3, #1
 8006826:	d109      	bne.n	800683c <HAL_I2C_EV_IRQHandler+0x60>
 8006828:	f5b6 0f2a 	cmp.w	r6, #11141120	; 0xaa0000
 800682c:	d032      	beq.n	8006894 <HAL_I2C_EV_IRQHandler+0xb8>
 800682e:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8006832:	d02d      	beq.n	8006890 <HAL_I2C_EV_IRQHandler+0xb4>
 8006834:	2600      	movs	r6, #0
 8006836:	2e00      	cmp	r6, #0
 8006838:	f040 808f 	bne.w	800695a <HAL_I2C_EV_IRQHandler+0x17e>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800683c:	b111      	cbz	r1, 8006844 <HAL_I2C_EV_IRQHandler+0x68>
 800683e:	f415 7f00 	tst.w	r5, #512	; 0x200
 8006842:	d129      	bne.n	8006898 <HAL_I2C_EV_IRQHandler+0xbc>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006844:	f013 0f08 	tst.w	r3, #8
 8006848:	d002      	beq.n	8006850 <HAL_I2C_EV_IRQHandler+0x74>
 800684a:	f415 7f00 	tst.w	r5, #512	; 0x200
 800684e:	d12a      	bne.n	80068a6 <HAL_I2C_EV_IRQHandler+0xca>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006850:	f013 0f02 	tst.w	r3, #2
 8006854:	d002      	beq.n	800685c <HAL_I2C_EV_IRQHandler+0x80>
 8006856:	f415 7f00 	tst.w	r5, #512	; 0x200
 800685a:	d128      	bne.n	80068ae <HAL_I2C_EV_IRQHandler+0xd2>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800685c:	f010 0f04 	tst.w	r0, #4
 8006860:	d02d      	beq.n	80068be <HAL_I2C_EV_IRQHandler+0xe2>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006862:	6852      	ldr	r2, [r2, #4]
 8006864:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8006868:	d177      	bne.n	800695a <HAL_I2C_EV_IRQHandler+0x17e>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800686a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800686e:	d005      	beq.n	800687c <HAL_I2C_EV_IRQHandler+0xa0>
 8006870:	f415 6f80 	tst.w	r5, #1024	; 0x400
 8006874:	d002      	beq.n	800687c <HAL_I2C_EV_IRQHandler+0xa0>
 8006876:	f013 0f04 	tst.w	r3, #4
 800687a:	d01c      	beq.n	80068b6 <HAL_I2C_EV_IRQHandler+0xda>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800687c:	f013 0f04 	tst.w	r3, #4
 8006880:	d06b      	beq.n	800695a <HAL_I2C_EV_IRQHandler+0x17e>
 8006882:	f415 7f00 	tst.w	r5, #512	; 0x200
 8006886:	d068      	beq.n	800695a <HAL_I2C_EV_IRQHandler+0x17e>
          I2C_MasterTransmit_BTF(hi2c);
 8006888:	4620      	mov	r0, r4
 800688a:	f7ff fbd2 	bl	8006032 <I2C_MasterTransmit_BTF>
 800688e:	bd70      	pop	{r4, r5, r6, pc}
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006890:	2601      	movs	r6, #1
 8006892:	e7d0      	b.n	8006836 <HAL_I2C_EV_IRQHandler+0x5a>
 8006894:	2601      	movs	r6, #1
 8006896:	e7ce      	b.n	8006836 <HAL_I2C_EV_IRQHandler+0x5a>
      I2C_ConvertOtherXferOptions(hi2c);
 8006898:	4620      	mov	r0, r4
 800689a:	f7fc fbee 	bl	800307a <I2C_ConvertOtherXferOptions>
      I2C_Master_SB(hi2c);
 800689e:	4620      	mov	r0, r4
 80068a0:	f7fc fa42 	bl	8002d28 <I2C_Master_SB>
 80068a4:	bd70      	pop	{r4, r5, r6, pc}
      I2C_Master_ADD10(hi2c);
 80068a6:	4620      	mov	r0, r4
 80068a8:	f7fc fa95 	bl	8002dd6 <I2C_Master_ADD10>
 80068ac:	bd70      	pop	{r4, r5, r6, pc}
      I2C_Master_ADDR(hi2c);
 80068ae:	4620      	mov	r0, r4
 80068b0:	f7fc faa8 	bl	8002e04 <I2C_Master_ADDR>
 80068b4:	bd70      	pop	{r4, r5, r6, pc}
          I2C_MasterTransmit_TXE(hi2c);
 80068b6:	4620      	mov	r0, r4
 80068b8:	f7ff fb15 	bl	8005ee6 <I2C_MasterTransmit_TXE>
 80068bc:	bd70      	pop	{r4, r5, r6, pc}
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80068be:	6852      	ldr	r2, [r2, #4]
 80068c0:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80068c4:	d149      	bne.n	800695a <HAL_I2C_EV_IRQHandler+0x17e>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80068c6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80068ca:	d005      	beq.n	80068d8 <HAL_I2C_EV_IRQHandler+0xfc>
 80068cc:	f415 6f80 	tst.w	r5, #1024	; 0x400
 80068d0:	d002      	beq.n	80068d8 <HAL_I2C_EV_IRQHandler+0xfc>
 80068d2:	f013 0f04 	tst.w	r3, #4
 80068d6:	d009      	beq.n	80068ec <HAL_I2C_EV_IRQHandler+0x110>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068d8:	f013 0f04 	tst.w	r3, #4
 80068dc:	d03d      	beq.n	800695a <HAL_I2C_EV_IRQHandler+0x17e>
 80068de:	f415 7f00 	tst.w	r5, #512	; 0x200
 80068e2:	d03a      	beq.n	800695a <HAL_I2C_EV_IRQHandler+0x17e>
          I2C_MasterReceive_BTF(hi2c);
 80068e4:	4620      	mov	r0, r4
 80068e6:	f7ff fc47 	bl	8006178 <I2C_MasterReceive_BTF>
 80068ea:	bd70      	pop	{r4, r5, r6, pc}
          I2C_MasterReceive_RXNE(hi2c);
 80068ec:	4620      	mov	r0, r4
 80068ee:	f7ff fbf0 	bl	80060d2 <I2C_MasterReceive_RXNE>
 80068f2:	bd70      	pop	{r4, r5, r6, pc}
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80068f4:	6991      	ldr	r1, [r2, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80068f6:	6953      	ldr	r3, [r2, #20]
 80068f8:	e784      	b.n	8006804 <HAL_I2C_EV_IRQHandler+0x28>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068fa:	f013 0f10 	tst.w	r3, #16
 80068fe:	d002      	beq.n	8006906 <HAL_I2C_EV_IRQHandler+0x12a>
 8006900:	f415 7f00 	tst.w	r5, #512	; 0x200
 8006904:	d116      	bne.n	8006934 <HAL_I2C_EV_IRQHandler+0x158>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006906:	2821      	cmp	r0, #33	; 0x21
 8006908:	d018      	beq.n	800693c <HAL_I2C_EV_IRQHandler+0x160>
 800690a:	2829      	cmp	r0, #41	; 0x29
 800690c:	d016      	beq.n	800693c <HAL_I2C_EV_IRQHandler+0x160>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800690e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006912:	d005      	beq.n	8006920 <HAL_I2C_EV_IRQHandler+0x144>
 8006914:	f415 6f80 	tst.w	r5, #1024	; 0x400
 8006918:	d002      	beq.n	8006920 <HAL_I2C_EV_IRQHandler+0x144>
 800691a:	f013 0f04 	tst.w	r3, #4
 800691e:	d025      	beq.n	800696c <HAL_I2C_EV_IRQHandler+0x190>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006920:	f013 0f04 	tst.w	r3, #4
 8006924:	d019      	beq.n	800695a <HAL_I2C_EV_IRQHandler+0x17e>
 8006926:	f415 7f00 	tst.w	r5, #512	; 0x200
 800692a:	d016      	beq.n	800695a <HAL_I2C_EV_IRQHandler+0x17e>
        I2C_SlaveReceive_BTF(hi2c);
 800692c:	4620      	mov	r0, r4
 800692e:	f7fc fb7b 	bl	8003028 <I2C_SlaveReceive_BTF>
 8006932:	e012      	b.n	800695a <HAL_I2C_EV_IRQHandler+0x17e>
      I2C_Slave_STOPF(hi2c);
 8006934:	4620      	mov	r0, r4
 8006936:	f7ff fe87 	bl	8006648 <I2C_Slave_STOPF>
 800693a:	bd70      	pop	{r4, r5, r6, pc}
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800693c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006940:	d005      	beq.n	800694e <HAL_I2C_EV_IRQHandler+0x172>
 8006942:	f415 6f80 	tst.w	r5, #1024	; 0x400
 8006946:	d002      	beq.n	800694e <HAL_I2C_EV_IRQHandler+0x172>
 8006948:	f013 0f04 	tst.w	r3, #4
 800694c:	d006      	beq.n	800695c <HAL_I2C_EV_IRQHandler+0x180>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800694e:	f013 0f04 	tst.w	r3, #4
 8006952:	d002      	beq.n	800695a <HAL_I2C_EV_IRQHandler+0x17e>
 8006954:	f415 7f00 	tst.w	r5, #512	; 0x200
 8006958:	d104      	bne.n	8006964 <HAL_I2C_EV_IRQHandler+0x188>
 800695a:	bd70      	pop	{r4, r5, r6, pc}
        I2C_SlaveTransmit_TXE(hi2c);
 800695c:	4620      	mov	r0, r4
 800695e:	f7ff fa02 	bl	8005d66 <I2C_SlaveTransmit_TXE>
 8006962:	bd70      	pop	{r4, r5, r6, pc}
        I2C_SlaveTransmit_BTF(hi2c);
 8006964:	4620      	mov	r0, r4
 8006966:	f7fc fb4f 	bl	8003008 <I2C_SlaveTransmit_BTF>
 800696a:	bd70      	pop	{r4, r5, r6, pc}
        I2C_SlaveReceive_RXNE(hi2c);
 800696c:	4620      	mov	r0, r4
 800696e:	f7ff fa21 	bl	8005db4 <I2C_SlaveReceive_RXNE>
 8006972:	bd70      	pop	{r4, r5, r6, pc}

08006974 <HAL_I2C_ER_IRQHandler>:
{
 8006974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006976:	4604      	mov	r4, r0
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006978:	6803      	ldr	r3, [r0, #0]
 800697a:	695d      	ldr	r5, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800697c:	685f      	ldr	r7, [r3, #4]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800697e:	f415 7f80 	tst.w	r5, #256	; 0x100
 8006982:	d007      	beq.n	8006994 <HAL_I2C_ER_IRQHandler+0x20>
 8006984:	f417 7f80 	tst.w	r7, #256	; 0x100
 8006988:	d03b      	beq.n	8006a02 <HAL_I2C_ER_IRQHandler+0x8e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800698a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800698e:	615a      	str	r2, [r3, #20]
    error |= HAL_I2C_ERROR_BERR;
 8006990:	2601      	movs	r6, #1
 8006992:	e000      	b.n	8006996 <HAL_I2C_ER_IRQHandler+0x22>
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006994:	2600      	movs	r6, #0
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006996:	f415 7f00 	tst.w	r5, #512	; 0x200
 800699a:	d008      	beq.n	80069ae <HAL_I2C_ER_IRQHandler+0x3a>
 800699c:	f417 7f80 	tst.w	r7, #256	; 0x100
 80069a0:	d005      	beq.n	80069ae <HAL_I2C_ER_IRQHandler+0x3a>
    error |= HAL_I2C_ERROR_ARLO;
 80069a2:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80069a6:	6823      	ldr	r3, [r4, #0]
 80069a8:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80069ac:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80069ae:	f415 6f80 	tst.w	r5, #1024	; 0x400
 80069b2:	d018      	beq.n	80069e6 <HAL_I2C_ER_IRQHandler+0x72>
 80069b4:	f417 7f80 	tst.w	r7, #256	; 0x100
 80069b8:	d015      	beq.n	80069e6 <HAL_I2C_ER_IRQHandler+0x72>
    tmp1 = hi2c->Mode;
 80069ba:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80069be:	b2db      	uxtb	r3, r3
    tmp2 = hi2c->XferCount;
 80069c0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80069c2:	b291      	uxth	r1, r2
    tmp3 = hi2c->State;
 80069c4:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80069c8:	b2d2      	uxtb	r2, r2
    tmp4 = hi2c->PreviousState;
 80069ca:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80069cc:	2b20      	cmp	r3, #32
 80069ce:	d01a      	beq.n	8006a06 <HAL_I2C_ER_IRQHandler+0x92>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069d0:	6823      	ldr	r3, [r4, #0]
 80069d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80069d6:	615a      	str	r2, [r3, #20]
      error |= HAL_I2C_ERROR_AF;
 80069d8:	f046 0604 	orr.w	r6, r6, #4
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 80069dc:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	2b10      	cmp	r3, #16
 80069e4:	d01d      	beq.n	8006a22 <HAL_I2C_ER_IRQHandler+0xae>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80069e6:	f415 6f00 	tst.w	r5, #2048	; 0x800
 80069ea:	d008      	beq.n	80069fe <HAL_I2C_ER_IRQHandler+0x8a>
 80069ec:	f417 7f80 	tst.w	r7, #256	; 0x100
 80069f0:	d005      	beq.n	80069fe <HAL_I2C_ER_IRQHandler+0x8a>
    error |= HAL_I2C_ERROR_OVR;
 80069f2:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80069f6:	6823      	ldr	r3, [r4, #0]
 80069f8:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80069fc:	615a      	str	r2, [r3, #20]
  if (error != HAL_I2C_ERROR_NONE)
 80069fe:	b9b6      	cbnz	r6, 8006a2e <HAL_I2C_ER_IRQHandler+0xba>
 8006a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006a02:	2600      	movs	r6, #0
 8006a04:	e7c7      	b.n	8006996 <HAL_I2C_ER_IRQHandler+0x22>
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006a06:	2900      	cmp	r1, #0
 8006a08:	d1e2      	bne.n	80069d0 <HAL_I2C_ER_IRQHandler+0x5c>
 8006a0a:	2a21      	cmp	r2, #33	; 0x21
 8006a0c:	d005      	beq.n	8006a1a <HAL_I2C_ER_IRQHandler+0xa6>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006a0e:	2a29      	cmp	r2, #41	; 0x29
 8006a10:	d003      	beq.n	8006a1a <HAL_I2C_ER_IRQHandler+0xa6>
 8006a12:	2a28      	cmp	r2, #40	; 0x28
 8006a14:	d1dc      	bne.n	80069d0 <HAL_I2C_ER_IRQHandler+0x5c>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006a16:	2821      	cmp	r0, #33	; 0x21
 8006a18:	d1da      	bne.n	80069d0 <HAL_I2C_ER_IRQHandler+0x5c>
      I2C_Slave_AF(hi2c);
 8006a1a:	4620      	mov	r0, r4
 8006a1c:	f7ff fa19 	bl	8005e52 <I2C_Slave_AF>
 8006a20:	e7e1      	b.n	80069e6 <HAL_I2C_ER_IRQHandler+0x72>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a22:	6822      	ldr	r2, [r4, #0]
 8006a24:	6813      	ldr	r3, [r2, #0]
 8006a26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006a2a:	6013      	str	r3, [r2, #0]
 8006a2c:	e7db      	b.n	80069e6 <HAL_I2C_ER_IRQHandler+0x72>
    hi2c->ErrorCode |= error;
 8006a2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a30:	431e      	orrs	r6, r3
 8006a32:	6426      	str	r6, [r4, #64]	; 0x40
    I2C_ITError(hi2c);
 8006a34:	4620      	mov	r0, r4
 8006a36:	f7ff fd27 	bl	8006488 <I2C_ITError>
}
 8006a3a:	e7e1      	b.n	8006a00 <HAL_I2C_ER_IRQHandler+0x8c>

08006a3c <HAL_I2C_GetState>:
  return hi2c->State;
 8006a3c:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 8006a40:	4770      	bx	lr

08006a42 <HAL_I2C_GetMode>:
  return hi2c->Mode;
 8006a42:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
}
 8006a46:	4770      	bx	lr

08006a48 <HAL_I2C_GetError>:
  return hi2c->ErrorCode;
 8006a48:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 8006a4a:	4770      	bx	lr

08006a4c <I2S_WaitFlagStateUntilTimeout>:
  * @param  State Value of the flag expected
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State, uint32_t Timeout)
{
 8006a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a50:	4605      	mov	r5, r0
 8006a52:	460f      	mov	r7, r1
 8006a54:	4616      	mov	r6, r2
 8006a56:	461c      	mov	r4, r3
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8006a58:	f7fa fbf8 	bl	800124c <HAL_GetTick>
 8006a5c:	4680      	mov	r8, r0

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006a5e:	682b      	ldr	r3, [r5, #0]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	ea37 0303 	bics.w	r3, r7, r3
 8006a66:	bf0c      	ite	eq
 8006a68:	2301      	moveq	r3, #1
 8006a6a:	2300      	movne	r3, #0
 8006a6c:	42b3      	cmp	r3, r6
 8006a6e:	d013      	beq.n	8006a98 <I2S_WaitFlagStateUntilTimeout+0x4c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a70:	f1b4 3fff 	cmp.w	r4, #4294967295
 8006a74:	d0f3      	beq.n	8006a5e <I2S_WaitFlagStateUntilTimeout+0x12>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8006a76:	f7fa fbe9 	bl	800124c <HAL_GetTick>
 8006a7a:	eba0 0008 	sub.w	r0, r0, r8
 8006a7e:	4284      	cmp	r4, r0
 8006a80:	d901      	bls.n	8006a86 <I2S_WaitFlagStateUntilTimeout+0x3a>
 8006a82:	2c00      	cmp	r4, #0
 8006a84:	d1eb      	bne.n	8006a5e <I2S_WaitFlagStateUntilTimeout+0x12>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8006a86:	2301      	movs	r3, #1
 8006a88:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40

        return HAL_TIMEOUT;
 8006a92:	2003      	movs	r0, #3
 8006a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      }
    }
  }
  return HAL_OK;
 8006a98:	2000      	movs	r0, #0
}
 8006a9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
{
 8006a9e:	4770      	bx	lr

08006aa0 <HAL_I2S_Init>:
  if (hi2s == NULL)
 8006aa0:	2800      	cmp	r0, #0
 8006aa2:	f000 80bf 	beq.w	8006c24 <HAL_I2S_Init+0x184>
{
 8006aa6:	b570      	push	{r4, r5, r6, lr}
 8006aa8:	4604      	mov	r4, r0
  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006aaa:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d051      	beq.n	8006b56 <HAL_I2S_Init+0xb6>
  hi2s->State = HAL_I2S_STATE_BUSY;
 8006ab2:	2202      	movs	r2, #2
 8006ab4:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006ab8:	6821      	ldr	r1, [r4, #0]
 8006aba:	69cb      	ldr	r3, [r1, #28]
 8006abc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006ac0:	f023 030f 	bic.w	r3, r3, #15
 8006ac4:	61cb      	str	r3, [r1, #28]
  hi2s->Instance->I2SPR = 0x0002U;
 8006ac6:	6823      	ldr	r3, [r4, #0]
 8006ac8:	621a      	str	r2, [r3, #32]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006aca:	6963      	ldr	r3, [r4, #20]
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d063      	beq.n	8006b98 <HAL_I2S_Init+0xf8>
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006ad0:	68e3      	ldr	r3, [r4, #12]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d146      	bne.n	8006b64 <HAL_I2S_Init+0xc4>
      packetlength = 16U;
 8006ad6:	2510      	movs	r5, #16
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006ad8:	68a3      	ldr	r3, [r4, #8]
 8006ada:	2b20      	cmp	r3, #32
 8006adc:	d800      	bhi.n	8006ae0 <HAL_I2S_Init+0x40>
      packetlength = packetlength * 2U;
 8006ade:	006d      	lsls	r5, r5, #1
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8006ae0:	2001      	movs	r0, #1
 8006ae2:	f001 ffdb 	bl	8008a9c <HAL_RCCEx_GetPeriphCLKFreq>
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006ae6:	6923      	ldr	r3, [r4, #16]
 8006ae8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006aec:	d03c      	beq.n	8006b68 <HAL_I2S_Init+0xc8>
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006aee:	fbb0 f0f5 	udiv	r0, r0, r5
 8006af2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006af6:	0043      	lsls	r3, r0, #1
 8006af8:	6962      	ldr	r2, [r4, #20]
 8006afa:	fbb3 f3f2 	udiv	r3, r3, r2
 8006afe:	3305      	adds	r3, #5
    tmp = tmp / 10U;
 8006b00:	4a49      	ldr	r2, [pc, #292]	; (8006c28 <HAL_I2S_Init+0x188>)
 8006b02:	fba2 2303 	umull	r2, r3, r2, r3
 8006b06:	08db      	lsrs	r3, r3, #3
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006b08:	f003 0201 	and.w	r2, r3, #1
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006b0c:	1a9b      	subs	r3, r3, r2
 8006b0e:	085b      	lsrs	r3, r3, #1
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006b10:	0212      	lsls	r2, r2, #8
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006b12:	1e99      	subs	r1, r3, #2
 8006b14:	29fd      	cmp	r1, #253	; 0xfd
 8006b16:	d841      	bhi.n	8006b9c <HAL_I2S_Init+0xfc>
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006b18:	6821      	ldr	r1, [r4, #0]
 8006b1a:	6920      	ldr	r0, [r4, #16]
 8006b1c:	4302      	orrs	r2, r0
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006b22:	6821      	ldr	r1, [r4, #0]
 8006b24:	69cb      	ldr	r3, [r1, #28]
 8006b26:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006b2a:	f023 030f 	bic.w	r3, r3, #15
 8006b2e:	6862      	ldr	r2, [r4, #4]
 8006b30:	68a0      	ldr	r0, [r4, #8]
 8006b32:	4302      	orrs	r2, r0
 8006b34:	68e0      	ldr	r0, [r4, #12]
 8006b36:	4302      	orrs	r2, r0
 8006b38:	69a0      	ldr	r0, [r4, #24]
 8006b3a:	4302      	orrs	r2, r0
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006b42:	61cb      	str	r3, [r1, #28]
  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006b44:	6a23      	ldr	r3, [r4, #32]
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d02e      	beq.n	8006ba8 <HAL_I2S_Init+0x108>
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006b4a:	2000      	movs	r0, #0
 8006b4c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  return HAL_OK;
 8006b54:	bd70      	pop	{r4, r5, r6, pc}
    hi2s->Lock = HAL_UNLOCKED;
 8006b56:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006b5a:	4b34      	ldr	r3, [pc, #208]	; (8006c2c <HAL_I2S_Init+0x18c>)
 8006b5c:	6343      	str	r3, [r0, #52]	; 0x34
    HAL_I2S_MspInit(hi2s);
 8006b5e:	f006 f839 	bl	800cbd4 <HAL_I2S_MspInit>
 8006b62:	e7a6      	b.n	8006ab2 <HAL_I2S_Init+0x12>
      packetlength = 32U;
 8006b64:	2520      	movs	r5, #32
 8006b66:	e7b7      	b.n	8006ad8 <HAL_I2S_Init+0x38>
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006b68:	68e3      	ldr	r3, [r4, #12]
 8006b6a:	b153      	cbz	r3, 8006b82 <HAL_I2S_Init+0xe2>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006b6c:	00ad      	lsls	r5, r5, #2
 8006b6e:	fbb0 f0f5 	udiv	r0, r0, r5
 8006b72:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006b76:	0043      	lsls	r3, r0, #1
 8006b78:	6962      	ldr	r2, [r4, #20]
 8006b7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b7e:	3305      	adds	r3, #5
 8006b80:	e7be      	b.n	8006b00 <HAL_I2S_Init+0x60>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006b82:	00ed      	lsls	r5, r5, #3
 8006b84:	fbb0 f0f5 	udiv	r0, r0, r5
 8006b88:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006b8c:	0043      	lsls	r3, r0, #1
 8006b8e:	6962      	ldr	r2, [r4, #20]
 8006b90:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b94:	3305      	adds	r3, #5
 8006b96:	e7b3      	b.n	8006b00 <HAL_I2S_Init+0x60>
    i2sodd = 0U;
 8006b98:	2200      	movs	r2, #0
 8006b9a:	e7ba      	b.n	8006b12 <HAL_I2S_Init+0x72>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006b9c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006b9e:	f043 0310 	orr.w	r3, r3, #16
 8006ba2:	6463      	str	r3, [r4, #68]	; 0x44
    return  HAL_ERROR;
 8006ba4:	2001      	movs	r0, #1
 8006ba6:	bd70      	pop	{r4, r5, r6, pc}
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006ba8:	4b21      	ldr	r3, [pc, #132]	; (8006c30 <HAL_I2S_Init+0x190>)
 8006baa:	6363      	str	r3, [r4, #52]	; 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006bac:	6822      	ldr	r2, [r4, #0]
 8006bae:	4b21      	ldr	r3, [pc, #132]	; (8006c34 <HAL_I2S_Init+0x194>)
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d02b      	beq.n	8006c0c <HAL_I2S_Init+0x16c>
 8006bb4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006bb8:	69d3      	ldr	r3, [r2, #28]
 8006bba:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006bbe:	f023 030f 	bic.w	r3, r3, #15
 8006bc2:	61d3      	str	r3, [r2, #28]
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006bc4:	6822      	ldr	r2, [r4, #0]
 8006bc6:	4b1b      	ldr	r3, [pc, #108]	; (8006c34 <HAL_I2S_Init+0x194>)
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d021      	beq.n	8006c10 <HAL_I2S_Init+0x170>
 8006bcc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006bd0:	2202      	movs	r2, #2
 8006bd2:	621a      	str	r2, [r3, #32]
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006bd4:	6822      	ldr	r2, [r4, #0]
 8006bd6:	4b17      	ldr	r3, [pc, #92]	; (8006c34 <HAL_I2S_Init+0x194>)
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d01c      	beq.n	8006c16 <HAL_I2S_Init+0x176>
 8006bdc:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
 8006be0:	69ca      	ldr	r2, [r1, #28]
 8006be2:	b292      	uxth	r2, r2
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006be4:	6863      	ldr	r3, [r4, #4]
 8006be6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bea:	d016      	beq.n	8006c1a <HAL_I2S_Init+0x17a>
 8006bec:	b9c3      	cbnz	r3, 8006c20 <HAL_I2S_Init+0x180>
      tmp = I2S_MODE_SLAVE_RX;
 8006bee:	f44f 7080 	mov.w	r0, #256	; 0x100
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8006bf2:	68a5      	ldr	r5, [r4, #8]
 8006bf4:	68e6      	ldr	r6, [r4, #12]
                                    (uint16_t)hi2s->Init.CPOL))));
 8006bf6:	8b23      	ldrh	r3, [r4, #24]
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8006bf8:	4333      	orrs	r3, r6
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	432b      	orrs	r3, r5
 8006bfe:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8006c00:	4303      	orrs	r3, r0
 8006c02:	4313      	orrs	r3, r2
 8006c04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006c08:	61cb      	str	r3, [r1, #28]
 8006c0a:	e79e      	b.n	8006b4a <HAL_I2S_Init+0xaa>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006c0c:	4a0a      	ldr	r2, [pc, #40]	; (8006c38 <HAL_I2S_Init+0x198>)
 8006c0e:	e7d3      	b.n	8006bb8 <HAL_I2S_Init+0x118>
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006c10:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006c14:	e7dc      	b.n	8006bd0 <HAL_I2S_Init+0x130>
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006c16:	4908      	ldr	r1, [pc, #32]	; (8006c38 <HAL_I2S_Init+0x198>)
 8006c18:	e7e2      	b.n	8006be0 <HAL_I2S_Init+0x140>
      tmp = I2S_MODE_SLAVE_RX;
 8006c1a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006c1e:	e7e8      	b.n	8006bf2 <HAL_I2S_Init+0x152>
      tmp = I2S_MODE_SLAVE_TX;
 8006c20:	2000      	movs	r0, #0
 8006c22:	e7e6      	b.n	8006bf2 <HAL_I2S_Init+0x152>
    return HAL_ERROR;
 8006c24:	2001      	movs	r0, #1
 8006c26:	4770      	bx	lr
 8006c28:	cccccccd 	.word	0xcccccccd
 8006c2c:	08007493 	.word	0x08007493
 8006c30:	08007f4d 	.word	0x08007f4d
 8006c34:	40003800 	.word	0x40003800
 8006c38:	40003400 	.word	0x40003400
{
 8006c3c:	4770      	bx	lr

08006c3e <HAL_I2S_DeInit>:
  if (hi2s == NULL)
 8006c3e:	b190      	cbz	r0, 8006c66 <HAL_I2S_DeInit+0x28>
{
 8006c40:	b510      	push	{r4, lr}
 8006c42:	4604      	mov	r4, r0
  hi2s->State = HAL_I2S_STATE_BUSY;
 8006c44:	2302      	movs	r3, #2
 8006c46:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_I2S_DISABLE(hi2s);
 8006c4a:	6802      	ldr	r2, [r0, #0]
 8006c4c:	69d3      	ldr	r3, [r2, #28]
 8006c4e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c52:	61d3      	str	r3, [r2, #28]
  HAL_I2S_MspDeInit(hi2s);
 8006c54:	f006 f88c 	bl	800cd70 <HAL_I2S_MspDeInit>
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006c58:	2000      	movs	r0, #0
 8006c5a:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_RESET;
 8006c5c:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 8006c60:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  return HAL_OK;
 8006c64:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006c66:	2001      	movs	r0, #1
 8006c68:	4770      	bx	lr

08006c6a <HAL_I2S_Transmit>:
{
 8006c6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c6c:	b083      	sub	sp, #12
  if ((pData == NULL) || (Size == 0U))
 8006c6e:	2900      	cmp	r1, #0
 8006c70:	f000 809b 	beq.w	8006daa <HAL_I2S_Transmit+0x140>
 8006c74:	460c      	mov	r4, r1
 8006c76:	2a00      	cmp	r2, #0
 8006c78:	f000 8099 	beq.w	8006dae <HAL_I2S_Transmit+0x144>
  __HAL_LOCK(hi2s);
 8006c7c:	f890 1040 	ldrb.w	r1, [r0, #64]	; 0x40
 8006c80:	b2c9      	uxtb	r1, r1
 8006c82:	2901      	cmp	r1, #1
 8006c84:	f000 8097 	beq.w	8006db6 <HAL_I2S_Transmit+0x14c>
 8006c88:	2101      	movs	r1, #1
 8006c8a:	f880 1040 	strb.w	r1, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8006c8e:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8006c92:	b2c9      	uxtb	r1, r1
 8006c94:	2901      	cmp	r1, #1
 8006c96:	d004      	beq.n	8006ca2 <HAL_I2S_Transmit+0x38>
    __HAL_UNLOCK(hi2s);
 8006c98:	2300      	movs	r3, #0
 8006c9a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8006c9e:	2702      	movs	r7, #2
 8006ca0:	e086      	b.n	8006db0 <HAL_I2S_Transmit+0x146>
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8006ca2:	2103      	movs	r1, #3
 8006ca4:	f880 1041 	strb.w	r1, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006ca8:	2100      	movs	r1, #0
 8006caa:	6441      	str	r1, [r0, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8006cac:	6244      	str	r4, [r0, #36]	; 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006cae:	6801      	ldr	r1, [r0, #0]
 8006cb0:	69c9      	ldr	r1, [r1, #28]
 8006cb2:	f001 0107 	and.w	r1, r1, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006cb6:	2903      	cmp	r1, #3
 8006cb8:	d03c      	beq.n	8006d34 <HAL_I2S_Transmit+0xca>
 8006cba:	2905      	cmp	r1, #5
 8006cbc:	d03a      	beq.n	8006d34 <HAL_I2S_Transmit+0xca>
    hi2s->TxXferSize = Size;
 8006cbe:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8006cc0:	8542      	strh	r2, [r0, #42]	; 0x2a
  tmpreg_cfgr = hi2s->Instance->I2SCFGR;
 8006cc2:	6802      	ldr	r2, [r0, #0]
 8006cc4:	69d6      	ldr	r6, [r2, #28]
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8006cc6:	69d1      	ldr	r1, [r2, #28]
 8006cc8:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8006ccc:	d103      	bne.n	8006cd6 <HAL_I2S_Transmit+0x6c>
    __HAL_I2S_ENABLE(hi2s);
 8006cce:	69d1      	ldr	r1, [r2, #28]
 8006cd0:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8006cd4:	61d1      	str	r1, [r2, #28]
 8006cd6:	461d      	mov	r5, r3
 8006cd8:	4604      	mov	r4, r0
  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8006cda:	2201      	movs	r2, #1
 8006cdc:	2102      	movs	r1, #2
 8006cde:	f7ff feb5 	bl	8006a4c <I2S_WaitFlagStateUntilTimeout>
 8006ce2:	4607      	mov	r7, r0
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	d12a      	bne.n	8006d3e <HAL_I2S_Transmit+0xd4>
  while (hi2s->TxXferCount > 0U)
 8006ce8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d03c      	beq.n	8006d6a <HAL_I2S_Transmit+0x100>
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006cf0:	6823      	ldr	r3, [r4, #0]
 8006cf2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006cf4:	8812      	ldrh	r2, [r2, #0]
 8006cf6:	60da      	str	r2, [r3, #12]
    hi2s->pTxBuffPtr++;
 8006cf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006cfa:	3302      	adds	r3, #2
 8006cfc:	6263      	str	r3, [r4, #36]	; 0x24
    hi2s->TxXferCount--;
 8006cfe:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006d00:	b292      	uxth	r2, r2
 8006d02:	3a01      	subs	r2, #1
 8006d04:	b292      	uxth	r2, r2
 8006d06:	8562      	strh	r2, [r4, #42]	; 0x2a
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8006d08:	462b      	mov	r3, r5
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	2102      	movs	r1, #2
 8006d0e:	4620      	mov	r0, r4
 8006d10:	f7ff fe9c 	bl	8006a4c <I2S_WaitFlagStateUntilTimeout>
 8006d14:	b9f0      	cbnz	r0, 8006d54 <HAL_I2S_Transmit+0xea>
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
 8006d16:	6823      	ldr	r3, [r4, #0]
 8006d18:	689a      	ldr	r2, [r3, #8]
 8006d1a:	f012 0f08 	tst.w	r2, #8
 8006d1e:	d0e3      	beq.n	8006ce8 <HAL_I2S_Transmit+0x7e>
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006d20:	2200      	movs	r2, #0
 8006d22:	9201      	str	r2, [sp, #4]
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	9301      	str	r3, [sp, #4]
 8006d28:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006d2a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006d2c:	f043 0304 	orr.w	r3, r3, #4
 8006d30:	6463      	str	r3, [r4, #68]	; 0x44
 8006d32:	e7d9      	b.n	8006ce8 <HAL_I2S_Transmit+0x7e>
    hi2s->TxXferSize = (Size << 1U);
 8006d34:	0052      	lsls	r2, r2, #1
 8006d36:	b292      	uxth	r2, r2
 8006d38:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8006d3a:	8542      	strh	r2, [r0, #42]	; 0x2a
 8006d3c:	e7c1      	b.n	8006cc2 <HAL_I2S_Transmit+0x58>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006d3e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006d40:	f043 0301 	orr.w	r3, r3, #1
 8006d44:	6463      	str	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8006d46:	2701      	movs	r7, #1
 8006d48:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2s);
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8006d52:	e02d      	b.n	8006db0 <HAL_I2S_Transmit+0x146>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006d54:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006d56:	f043 0301 	orr.w	r3, r3, #1
 8006d5a:	6463      	str	r3, [r4, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8006d5c:	2701      	movs	r7, #1
 8006d5e:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2s);
 8006d62:	2300      	movs	r3, #0
 8006d64:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8006d68:	e022      	b.n	8006db0 <HAL_I2S_Transmit+0x146>
  if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX) || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX))
 8006d6a:	f416 7640 	ands.w	r6, r6, #768	; 0x300
 8006d6e:	d009      	beq.n	8006d84 <HAL_I2S_Transmit+0x11a>
 8006d70:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8006d74:	d006      	beq.n	8006d84 <HAL_I2S_Transmit+0x11a>
  hi2s->State = HAL_I2S_STATE_READY;
 8006d76:	2301      	movs	r3, #1
 8006d78:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  return HAL_OK;
 8006d82:	e015      	b.n	8006db0 <HAL_I2S_Transmit+0x146>
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK)
 8006d84:	462b      	mov	r3, r5
 8006d86:	2200      	movs	r2, #0
 8006d88:	2180      	movs	r1, #128	; 0x80
 8006d8a:	4620      	mov	r0, r4
 8006d8c:	f7ff fe5e 	bl	8006a4c <I2S_WaitFlagStateUntilTimeout>
 8006d90:	2800      	cmp	r0, #0
 8006d92:	d0f0      	beq.n	8006d76 <HAL_I2S_Transmit+0x10c>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006d94:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006d96:	f043 0301 	orr.w	r3, r3, #1
 8006d9a:	6463      	str	r3, [r4, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8006d9c:	2701      	movs	r7, #1
 8006d9e:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2s);
 8006da2:	2300      	movs	r3, #0
 8006da4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8006da8:	e002      	b.n	8006db0 <HAL_I2S_Transmit+0x146>
    return  HAL_ERROR;
 8006daa:	2701      	movs	r7, #1
 8006dac:	e000      	b.n	8006db0 <HAL_I2S_Transmit+0x146>
 8006dae:	2701      	movs	r7, #1
}
 8006db0:	4638      	mov	r0, r7
 8006db2:	b003      	add	sp, #12
 8006db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hi2s);
 8006db6:	2702      	movs	r7, #2
 8006db8:	e7fa      	b.n	8006db0 <HAL_I2S_Transmit+0x146>

08006dba <HAL_I2S_Receive>:
  if ((pData == NULL) || (Size == 0U))
 8006dba:	2900      	cmp	r1, #0
 8006dbc:	f000 8081 	beq.w	8006ec2 <HAL_I2S_Receive+0x108>
{
 8006dc0:	b530      	push	{r4, r5, lr}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	460c      	mov	r4, r1
  if ((pData == NULL) || (Size == 0U))
 8006dc6:	2a00      	cmp	r2, #0
 8006dc8:	d07d      	beq.n	8006ec6 <HAL_I2S_Receive+0x10c>
  __HAL_LOCK(hi2s);
 8006dca:	f890 1040 	ldrb.w	r1, [r0, #64]	; 0x40
 8006dce:	b2c9      	uxtb	r1, r1
 8006dd0:	2901      	cmp	r1, #1
 8006dd2:	d07b      	beq.n	8006ecc <HAL_I2S_Receive+0x112>
 8006dd4:	2101      	movs	r1, #1
 8006dd6:	f880 1040 	strb.w	r1, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8006dda:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8006dde:	b2c9      	uxtb	r1, r1
 8006de0:	2901      	cmp	r1, #1
 8006de2:	d004      	beq.n	8006dee <HAL_I2S_Receive+0x34>
    __HAL_UNLOCK(hi2s);
 8006de4:	2300      	movs	r3, #0
 8006de6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8006dea:	2002      	movs	r0, #2
 8006dec:	e06c      	b.n	8006ec8 <HAL_I2S_Receive+0x10e>
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8006dee:	2104      	movs	r1, #4
 8006df0:	f880 1041 	strb.w	r1, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006df4:	2100      	movs	r1, #0
 8006df6:	6441      	str	r1, [r0, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8006df8:	62c4      	str	r4, [r0, #44]	; 0x2c
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006dfa:	6801      	ldr	r1, [r0, #0]
 8006dfc:	69c9      	ldr	r1, [r1, #28]
 8006dfe:	f001 0107 	and.w	r1, r1, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006e02:	2903      	cmp	r1, #3
 8006e04:	d03e      	beq.n	8006e84 <HAL_I2S_Receive+0xca>
 8006e06:	2905      	cmp	r1, #5
 8006e08:	d03c      	beq.n	8006e84 <HAL_I2S_Receive+0xca>
    hi2s->RxXferSize = Size;
 8006e0a:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8006e0c:	8642      	strh	r2, [r0, #50]	; 0x32
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8006e0e:	6802      	ldr	r2, [r0, #0]
 8006e10:	69d1      	ldr	r1, [r2, #28]
 8006e12:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8006e16:	d103      	bne.n	8006e20 <HAL_I2S_Receive+0x66>
    __HAL_I2S_ENABLE(hi2s);
 8006e18:	69d1      	ldr	r1, [r2, #28]
 8006e1a:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8006e1e:	61d1      	str	r1, [r2, #28]
 8006e20:	461d      	mov	r5, r3
 8006e22:	4604      	mov	r4, r0
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8006e24:	6802      	ldr	r2, [r0, #0]
 8006e26:	69d3      	ldr	r3, [r2, #28]
 8006e28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e30:	d02d      	beq.n	8006e8e <HAL_I2S_Receive+0xd4>
  while (hi2s->RxXferCount > 0U)
 8006e32:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8006e34:	b292      	uxth	r2, r2
 8006e36:	2a00      	cmp	r2, #0
 8006e38:	d03c      	beq.n	8006eb4 <HAL_I2S_Receive+0xfa>
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout) != HAL_OK)
 8006e3a:	462b      	mov	r3, r5
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	4611      	mov	r1, r2
 8006e40:	4620      	mov	r0, r4
 8006e42:	f7ff fe03 	bl	8006a4c <I2S_WaitFlagStateUntilTimeout>
 8006e46:	2800      	cmp	r0, #0
 8006e48:	d129      	bne.n	8006e9e <HAL_I2S_Receive+0xe4>
    (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006e4a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006e4c:	6822      	ldr	r2, [r4, #0]
 8006e4e:	68d2      	ldr	r2, [r2, #12]
 8006e50:	801a      	strh	r2, [r3, #0]
    hi2s->pRxBuffPtr++;
 8006e52:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006e54:	3302      	adds	r3, #2
 8006e56:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2s->RxXferCount--;
 8006e58:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8006e5a:	b292      	uxth	r2, r2
 8006e5c:	3a01      	subs	r2, #1
 8006e5e:	b292      	uxth	r2, r2
 8006e60:	8662      	strh	r2, [r4, #50]	; 0x32
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 8006e62:	6823      	ldr	r3, [r4, #0]
 8006e64:	689a      	ldr	r2, [r3, #8]
 8006e66:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006e6a:	d0e2      	beq.n	8006e32 <HAL_I2S_Receive+0x78>
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	9201      	str	r2, [sp, #4]
 8006e70:	68da      	ldr	r2, [r3, #12]
 8006e72:	9201      	str	r2, [sp, #4]
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	9301      	str	r3, [sp, #4]
 8006e78:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006e7a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006e7c:	f043 0302 	orr.w	r3, r3, #2
 8006e80:	6463      	str	r3, [r4, #68]	; 0x44
 8006e82:	e7d6      	b.n	8006e32 <HAL_I2S_Receive+0x78>
    hi2s->RxXferSize = (Size << 1U);
 8006e84:	0052      	lsls	r2, r2, #1
 8006e86:	b292      	uxth	r2, r2
 8006e88:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8006e8a:	8642      	strh	r2, [r0, #50]	; 0x32
 8006e8c:	e7bf      	b.n	8006e0e <HAL_I2S_Receive+0x54>
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006e8e:	2300      	movs	r3, #0
 8006e90:	9300      	str	r3, [sp, #0]
 8006e92:	68d3      	ldr	r3, [r2, #12]
 8006e94:	9300      	str	r3, [sp, #0]
 8006e96:	6893      	ldr	r3, [r2, #8]
 8006e98:	9300      	str	r3, [sp, #0]
 8006e9a:	9b00      	ldr	r3, [sp, #0]
 8006e9c:	e7c9      	b.n	8006e32 <HAL_I2S_Receive+0x78>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006e9e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006ea0:	f043 0301 	orr.w	r3, r3, #1
 8006ea4:	6463      	str	r3, [r4, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8006ea6:	2001      	movs	r0, #1
 8006ea8:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2s);
 8006eac:	2300      	movs	r3, #0
 8006eae:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8006eb2:	e009      	b.n	8006ec8 <HAL_I2S_Receive+0x10e>
  hi2s->State = HAL_I2S_STATE_READY;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 8006eba:	2000      	movs	r0, #0
 8006ebc:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  return HAL_OK;
 8006ec0:	e002      	b.n	8006ec8 <HAL_I2S_Receive+0x10e>
    return  HAL_ERROR;
 8006ec2:	2001      	movs	r0, #1
 8006ec4:	4770      	bx	lr
 8006ec6:	2001      	movs	r0, #1
}
 8006ec8:	b003      	add	sp, #12
 8006eca:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hi2s);
 8006ecc:	2002      	movs	r0, #2
 8006ece:	e7fb      	b.n	8006ec8 <HAL_I2S_Receive+0x10e>

08006ed0 <HAL_I2S_Transmit_IT>:
  if ((pData == NULL) || (Size == 0U))
 8006ed0:	2900      	cmp	r1, #0
 8006ed2:	d03c      	beq.n	8006f4e <HAL_I2S_Transmit_IT+0x7e>
{
 8006ed4:	b410      	push	{r4}
  if ((pData == NULL) || (Size == 0U))
 8006ed6:	2a00      	cmp	r2, #0
 8006ed8:	d03b      	beq.n	8006f52 <HAL_I2S_Transmit_IT+0x82>
  __HAL_LOCK(hi2s);
 8006eda:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d039      	beq.n	8006f58 <HAL_I2S_Transmit_IT+0x88>
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8006eea:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d004      	beq.n	8006efe <HAL_I2S_Transmit_IT+0x2e>
    __HAL_UNLOCK(hi2s);
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8006efa:	2002      	movs	r0, #2
 8006efc:	e02a      	b.n	8006f54 <HAL_I2S_Transmit_IT+0x84>
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8006efe:	2303      	movs	r3, #3
 8006f00:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006f04:	2300      	movs	r3, #0
 8006f06:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8006f08:	6241      	str	r1, [r0, #36]	; 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006f0a:	6803      	ldr	r3, [r0, #0]
 8006f0c:	69db      	ldr	r3, [r3, #28]
 8006f0e:	f003 0307 	and.w	r3, r3, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006f12:	2b03      	cmp	r3, #3
 8006f14:	d016      	beq.n	8006f44 <HAL_I2S_Transmit_IT+0x74>
 8006f16:	2b05      	cmp	r3, #5
 8006f18:	d014      	beq.n	8006f44 <HAL_I2S_Transmit_IT+0x74>
    hi2s->TxXferSize = Size;
 8006f1a:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8006f1c:	8542      	strh	r2, [r0, #42]	; 0x2a
  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006f1e:	6802      	ldr	r2, [r0, #0]
 8006f20:	6853      	ldr	r3, [r2, #4]
 8006f22:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8006f26:	6053      	str	r3, [r2, #4]
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8006f28:	6803      	ldr	r3, [r0, #0]
 8006f2a:	69da      	ldr	r2, [r3, #28]
 8006f2c:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8006f30:	d103      	bne.n	8006f3a <HAL_I2S_Transmit_IT+0x6a>
    __HAL_I2S_ENABLE(hi2s);
 8006f32:	69da      	ldr	r2, [r3, #28]
 8006f34:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f38:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2s);
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 8006f40:	4618      	mov	r0, r3
 8006f42:	e007      	b.n	8006f54 <HAL_I2S_Transmit_IT+0x84>
    hi2s->TxXferSize = (Size << 1U);
 8006f44:	0052      	lsls	r2, r2, #1
 8006f46:	b292      	uxth	r2, r2
 8006f48:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8006f4a:	8542      	strh	r2, [r0, #42]	; 0x2a
 8006f4c:	e7e7      	b.n	8006f1e <HAL_I2S_Transmit_IT+0x4e>
    return  HAL_ERROR;
 8006f4e:	2001      	movs	r0, #1
 8006f50:	4770      	bx	lr
 8006f52:	2001      	movs	r0, #1
}
 8006f54:	bc10      	pop	{r4}
 8006f56:	4770      	bx	lr
  __HAL_LOCK(hi2s);
 8006f58:	2002      	movs	r0, #2
 8006f5a:	e7fb      	b.n	8006f54 <HAL_I2S_Transmit_IT+0x84>

08006f5c <HAL_I2S_Receive_IT>:
  if ((pData == NULL) || (Size == 0U))
 8006f5c:	2900      	cmp	r1, #0
 8006f5e:	d03c      	beq.n	8006fda <HAL_I2S_Receive_IT+0x7e>
{
 8006f60:	b410      	push	{r4}
  if ((pData == NULL) || (Size == 0U))
 8006f62:	2a00      	cmp	r2, #0
 8006f64:	d03b      	beq.n	8006fde <HAL_I2S_Receive_IT+0x82>
  __HAL_LOCK(hi2s);
 8006f66:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d039      	beq.n	8006fe4 <HAL_I2S_Receive_IT+0x88>
 8006f70:	2301      	movs	r3, #1
 8006f72:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8006f76:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d004      	beq.n	8006f8a <HAL_I2S_Receive_IT+0x2e>
    __HAL_UNLOCK(hi2s);
 8006f80:	2300      	movs	r3, #0
 8006f82:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8006f86:	2002      	movs	r0, #2
 8006f88:	e02a      	b.n	8006fe0 <HAL_I2S_Receive_IT+0x84>
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8006f8a:	2304      	movs	r3, #4
 8006f8c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006f90:	2300      	movs	r3, #0
 8006f92:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8006f94:	62c1      	str	r1, [r0, #44]	; 0x2c
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006f96:	6803      	ldr	r3, [r0, #0]
 8006f98:	69db      	ldr	r3, [r3, #28]
 8006f9a:	f003 0307 	and.w	r3, r3, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006f9e:	2b03      	cmp	r3, #3
 8006fa0:	d016      	beq.n	8006fd0 <HAL_I2S_Receive_IT+0x74>
 8006fa2:	2b05      	cmp	r3, #5
 8006fa4:	d014      	beq.n	8006fd0 <HAL_I2S_Receive_IT+0x74>
    hi2s->RxXferSize = Size;
 8006fa6:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8006fa8:	8642      	strh	r2, [r0, #50]	; 0x32
  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006faa:	6802      	ldr	r2, [r0, #0]
 8006fac:	6853      	ldr	r3, [r2, #4]
 8006fae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006fb2:	6053      	str	r3, [r2, #4]
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8006fb4:	6803      	ldr	r3, [r0, #0]
 8006fb6:	69da      	ldr	r2, [r3, #28]
 8006fb8:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8006fbc:	d103      	bne.n	8006fc6 <HAL_I2S_Receive_IT+0x6a>
    __HAL_I2S_ENABLE(hi2s);
 8006fbe:	69da      	ldr	r2, [r3, #28]
 8006fc0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006fc4:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2s);
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 8006fcc:	4618      	mov	r0, r3
 8006fce:	e007      	b.n	8006fe0 <HAL_I2S_Receive_IT+0x84>
    hi2s->RxXferSize = (Size << 1U);
 8006fd0:	0052      	lsls	r2, r2, #1
 8006fd2:	b292      	uxth	r2, r2
 8006fd4:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8006fd6:	8642      	strh	r2, [r0, #50]	; 0x32
 8006fd8:	e7e7      	b.n	8006faa <HAL_I2S_Receive_IT+0x4e>
    return  HAL_ERROR;
 8006fda:	2001      	movs	r0, #1
 8006fdc:	4770      	bx	lr
 8006fde:	2001      	movs	r0, #1
}
 8006fe0:	bc10      	pop	{r4}
 8006fe2:	4770      	bx	lr
  __HAL_LOCK(hi2s);
 8006fe4:	2002      	movs	r0, #2
 8006fe6:	e7fb      	b.n	8006fe0 <HAL_I2S_Receive_IT+0x84>

08006fe8 <HAL_I2S_Transmit_DMA>:
  if ((pData == NULL) || (Size == 0U))
 8006fe8:	2900      	cmp	r1, #0
 8006fea:	d05e      	beq.n	80070aa <HAL_I2S_Transmit_DMA+0xc2>
{
 8006fec:	b510      	push	{r4, lr}
  if ((pData == NULL) || (Size == 0U))
 8006fee:	2a00      	cmp	r2, #0
 8006ff0:	d05e      	beq.n	80070b0 <HAL_I2S_Transmit_DMA+0xc8>
  __HAL_LOCK(hi2s);
 8006ff2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d05c      	beq.n	80070b6 <HAL_I2S_Transmit_DMA+0xce>
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8007002:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8007006:	b2db      	uxtb	r3, r3
 8007008:	2b01      	cmp	r3, #1
 800700a:	d004      	beq.n	8007016 <HAL_I2S_Transmit_DMA+0x2e>
    __HAL_UNLOCK(hi2s);
 800700c:	2300      	movs	r3, #0
 800700e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8007012:	2302      	movs	r3, #2
 8007014:	e04d      	b.n	80070b2 <HAL_I2S_Transmit_DMA+0xca>
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8007016:	2303      	movs	r3, #3
 8007018:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800701c:	2300      	movs	r3, #0
 800701e:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8007020:	6241      	str	r1, [r0, #36]	; 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8007022:	6803      	ldr	r3, [r0, #0]
 8007024:	69db      	ldr	r3, [r3, #28]
 8007026:	f003 0307 	and.w	r3, r3, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800702a:	2b03      	cmp	r3, #3
 800702c:	d02d      	beq.n	800708a <HAL_I2S_Transmit_DMA+0xa2>
 800702e:	2b05      	cmp	r3, #5
 8007030:	d02b      	beq.n	800708a <HAL_I2S_Transmit_DMA+0xa2>
    hi2s->TxXferSize = Size;
 8007032:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8007034:	8542      	strh	r2, [r0, #42]	; 0x2a
 8007036:	4604      	mov	r4, r0
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8007038:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800703a:	4a20      	ldr	r2, [pc, #128]	; (80070bc <HAL_I2S_Transmit_DMA+0xd4>)
 800703c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800703e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007040:	4a1f      	ldr	r2, [pc, #124]	; (80070c0 <HAL_I2S_Transmit_DMA+0xd8>)
 8007042:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8007044:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007046:	4a1f      	ldr	r2, [pc, #124]	; (80070c4 <HAL_I2S_Transmit_DMA+0xdc>)
 8007048:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize))
 800704a:	6802      	ldr	r2, [r0, #0]
 800704c:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 800704e:	b29b      	uxth	r3, r3
 8007050:	320c      	adds	r2, #12
 8007052:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8007054:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8007056:	f7fa fc44 	bl	80018e2 <HAL_DMA_Start_IT>
 800705a:	4603      	mov	r3, r0
 800705c:	b9d0      	cbnz	r0, 8007094 <HAL_I2S_Transmit_DMA+0xac>
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800705e:	6822      	ldr	r2, [r4, #0]
 8007060:	69d1      	ldr	r1, [r2, #28]
 8007062:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8007066:	d103      	bne.n	8007070 <HAL_I2S_Transmit_DMA+0x88>
    __HAL_I2S_ENABLE(hi2s);
 8007068:	69d1      	ldr	r1, [r2, #28]
 800706a:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800706e:	61d1      	str	r1, [r2, #28]
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8007070:	6822      	ldr	r2, [r4, #0]
 8007072:	6851      	ldr	r1, [r2, #4]
 8007074:	f011 0f02 	tst.w	r1, #2
 8007078:	d103      	bne.n	8007082 <HAL_I2S_Transmit_DMA+0x9a>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800707a:	6851      	ldr	r1, [r2, #4]
 800707c:	f041 0102 	orr.w	r1, r1, #2
 8007080:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hi2s);
 8007082:	2200      	movs	r2, #0
 8007084:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  return HAL_OK;
 8007088:	e013      	b.n	80070b2 <HAL_I2S_Transmit_DMA+0xca>
    hi2s->TxXferSize = (Size << 1U);
 800708a:	0052      	lsls	r2, r2, #1
 800708c:	b292      	uxth	r2, r2
 800708e:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8007090:	8542      	strh	r2, [r0, #42]	; 0x2a
 8007092:	e7d0      	b.n	8007036 <HAL_I2S_Transmit_DMA+0x4e>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007094:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007096:	f043 0308 	orr.w	r3, r3, #8
 800709a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800709c:	2301      	movs	r3, #1
 800709e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2s);
 80070a2:	2200      	movs	r2, #0
 80070a4:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_ERROR;
 80070a8:	e003      	b.n	80070b2 <HAL_I2S_Transmit_DMA+0xca>
    return  HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	4770      	bx	lr
    return  HAL_ERROR;
 80070b0:	2301      	movs	r3, #1
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hi2s);
 80070b6:	2302      	movs	r3, #2
 80070b8:	e7fb      	b.n	80070b2 <HAL_I2S_Transmit_DMA+0xca>
 80070ba:	bf00      	nop
 80070bc:	080073bf 	.word	0x080073bf
 80070c0:	08007403 	.word	0x08007403
 80070c4:	08007563 	.word	0x08007563

080070c8 <HAL_I2S_Receive_DMA>:
  if ((pData == NULL) || (Size == 0U))
 80070c8:	2900      	cmp	r1, #0
 80070ca:	d06d      	beq.n	80071a8 <HAL_I2S_Receive_DMA+0xe0>
{
 80070cc:	b510      	push	{r4, lr}
 80070ce:	b082      	sub	sp, #8
  if ((pData == NULL) || (Size == 0U))
 80070d0:	2a00      	cmp	r2, #0
 80070d2:	d06c      	beq.n	80071ae <HAL_I2S_Receive_DMA+0xe6>
  __HAL_LOCK(hi2s);
 80070d4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d06b      	beq.n	80071b6 <HAL_I2S_Receive_DMA+0xee>
 80070de:	2301      	movs	r3, #1
 80070e0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 80070e4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d004      	beq.n	80070f8 <HAL_I2S_Receive_DMA+0x30>
    __HAL_UNLOCK(hi2s);
 80070ee:	2300      	movs	r3, #0
 80070f0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 80070f4:	2302      	movs	r3, #2
 80070f6:	e05b      	b.n	80071b0 <HAL_I2S_Receive_DMA+0xe8>
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 80070f8:	2304      	movs	r3, #4
 80070fa:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80070fe:	2300      	movs	r3, #0
 8007100:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8007102:	62c1      	str	r1, [r0, #44]	; 0x2c
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8007104:	6803      	ldr	r3, [r0, #0]
 8007106:	69db      	ldr	r3, [r3, #28]
 8007108:	f003 0307 	and.w	r3, r3, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800710c:	2b03      	cmp	r3, #3
 800710e:	d033      	beq.n	8007178 <HAL_I2S_Receive_DMA+0xb0>
 8007110:	2b05      	cmp	r3, #5
 8007112:	d031      	beq.n	8007178 <HAL_I2S_Receive_DMA+0xb0>
    hi2s->RxXferSize = Size;
 8007114:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8007116:	8642      	strh	r2, [r0, #50]	; 0x32
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8007118:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800711a:	4a28      	ldr	r2, [pc, #160]	; (80071bc <HAL_I2S_Receive_DMA+0xf4>)
 800711c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 800711e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8007120:	4a27      	ldr	r2, [pc, #156]	; (80071c0 <HAL_I2S_Receive_DMA+0xf8>)
 8007122:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8007124:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8007126:	4a27      	ldr	r2, [pc, #156]	; (80071c4 <HAL_I2S_Receive_DMA+0xfc>)
 8007128:	64da      	str	r2, [r3, #76]	; 0x4c
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800712a:	6801      	ldr	r1, [r0, #0]
 800712c:	69cb      	ldr	r3, [r1, #28]
 800712e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007132:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007136:	d024      	beq.n	8007182 <HAL_I2S_Receive_DMA+0xba>
 8007138:	4604      	mov	r4, r0
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr, hi2s->RxXferSize))
 800713a:	8e03      	ldrh	r3, [r0, #48]	; 0x30
 800713c:	b29b      	uxth	r3, r3
 800713e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8007140:	310c      	adds	r1, #12
 8007142:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 8007144:	f7fa fbcd 	bl	80018e2 <HAL_DMA_Start_IT>
 8007148:	4603      	mov	r3, r0
 800714a:	bb10      	cbnz	r0, 8007192 <HAL_I2S_Receive_DMA+0xca>
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800714c:	6822      	ldr	r2, [r4, #0]
 800714e:	69d1      	ldr	r1, [r2, #28]
 8007150:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8007154:	d103      	bne.n	800715e <HAL_I2S_Receive_DMA+0x96>
    __HAL_I2S_ENABLE(hi2s);
 8007156:	69d1      	ldr	r1, [r2, #28]
 8007158:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800715c:	61d1      	str	r1, [r2, #28]
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800715e:	6822      	ldr	r2, [r4, #0]
 8007160:	6851      	ldr	r1, [r2, #4]
 8007162:	f011 0f01 	tst.w	r1, #1
 8007166:	d103      	bne.n	8007170 <HAL_I2S_Receive_DMA+0xa8>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8007168:	6851      	ldr	r1, [r2, #4]
 800716a:	f041 0101 	orr.w	r1, r1, #1
 800716e:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hi2s);
 8007170:	2200      	movs	r2, #0
 8007172:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  return HAL_OK;
 8007176:	e01b      	b.n	80071b0 <HAL_I2S_Receive_DMA+0xe8>
    hi2s->RxXferSize = (Size << 1U);
 8007178:	0052      	lsls	r2, r2, #1
 800717a:	b292      	uxth	r2, r2
 800717c:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 800717e:	8642      	strh	r2, [r0, #50]	; 0x32
 8007180:	e7ca      	b.n	8007118 <HAL_I2S_Receive_DMA+0x50>
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007182:	2300      	movs	r3, #0
 8007184:	9301      	str	r3, [sp, #4]
 8007186:	68cb      	ldr	r3, [r1, #12]
 8007188:	9301      	str	r3, [sp, #4]
 800718a:	688b      	ldr	r3, [r1, #8]
 800718c:	9301      	str	r3, [sp, #4]
 800718e:	9b01      	ldr	r3, [sp, #4]
 8007190:	e7d2      	b.n	8007138 <HAL_I2S_Receive_DMA+0x70>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007192:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007194:	f043 0308 	orr.w	r3, r3, #8
 8007198:	6463      	str	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800719a:	2301      	movs	r3, #1
 800719c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2s);
 80071a0:	2200      	movs	r2, #0
 80071a2:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_ERROR;
 80071a6:	e003      	b.n	80071b0 <HAL_I2S_Receive_DMA+0xe8>
    return  HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	4770      	bx	lr
    return  HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	b002      	add	sp, #8
 80071b4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hi2s);
 80071b6:	2302      	movs	r3, #2
 80071b8:	e7fa      	b.n	80071b0 <HAL_I2S_Receive_DMA+0xe8>
 80071ba:	bf00      	nop
 80071bc:	08007429 	.word	0x08007429
 80071c0:	0800746d 	.word	0x0800746d
 80071c4:	08007563 	.word	0x08007563

080071c8 <HAL_I2S_DMAPause>:
  __HAL_LOCK(hi2s);
 80071c8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d034      	beq.n	800723c <HAL_I2S_DMAPause+0x74>
 80071d2:	2301      	movs	r3, #1
 80071d4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80071d8:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	2b03      	cmp	r3, #3
 80071e0:	d00e      	beq.n	8007200 <HAL_I2S_DMAPause+0x38>
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80071e2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	2b04      	cmp	r3, #4
 80071ea:	d00f      	beq.n	800720c <HAL_I2S_DMAPause+0x44>
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80071ec:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	2b05      	cmp	r3, #5
 80071f4:	d010      	beq.n	8007218 <HAL_I2S_DMAPause+0x50>
  __HAL_UNLOCK(hi2s);
 80071f6:	2300      	movs	r3, #0
 80071f8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 80071fc:	4618      	mov	r0, r3
 80071fe:	4770      	bx	lr
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007200:	6802      	ldr	r2, [r0, #0]
 8007202:	6853      	ldr	r3, [r2, #4]
 8007204:	f023 0302 	bic.w	r3, r3, #2
 8007208:	6053      	str	r3, [r2, #4]
 800720a:	e7f4      	b.n	80071f6 <HAL_I2S_DMAPause+0x2e>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800720c:	6802      	ldr	r2, [r0, #0]
 800720e:	6853      	ldr	r3, [r2, #4]
 8007210:	f023 0301 	bic.w	r3, r3, #1
 8007214:	6053      	str	r3, [r2, #4]
 8007216:	e7ee      	b.n	80071f6 <HAL_I2S_DMAPause+0x2e>
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007218:	6802      	ldr	r2, [r0, #0]
 800721a:	6853      	ldr	r3, [r2, #4]
 800721c:	f023 0303 	bic.w	r3, r3, #3
 8007220:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007222:	6802      	ldr	r2, [r0, #0]
 8007224:	4b06      	ldr	r3, [pc, #24]	; (8007240 <HAL_I2S_DMAPause+0x78>)
 8007226:	429a      	cmp	r2, r3
 8007228:	d006      	beq.n	8007238 <HAL_I2S_DMAPause+0x70>
 800722a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800722e:	6853      	ldr	r3, [r2, #4]
 8007230:	f023 0303 	bic.w	r3, r3, #3
 8007234:	6053      	str	r3, [r2, #4]
 8007236:	e7de      	b.n	80071f6 <HAL_I2S_DMAPause+0x2e>
 8007238:	4a02      	ldr	r2, [pc, #8]	; (8007244 <HAL_I2S_DMAPause+0x7c>)
 800723a:	e7f8      	b.n	800722e <HAL_I2S_DMAPause+0x66>
  __HAL_LOCK(hi2s);
 800723c:	2002      	movs	r0, #2
}
 800723e:	4770      	bx	lr
 8007240:	40003800 	.word	0x40003800
 8007244:	40003400 	.word	0x40003400

08007248 <HAL_I2S_DMAResume>:
  __HAL_LOCK(hi2s);
 8007248:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800724c:	b2db      	uxtb	r3, r3
 800724e:	2b01      	cmp	r3, #1
 8007250:	d04e      	beq.n	80072f0 <HAL_I2S_DMAResume+0xa8>
 8007252:	2301      	movs	r3, #1
 8007254:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8007258:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b03      	cmp	r3, #3
 8007260:	d017      	beq.n	8007292 <HAL_I2S_DMAResume+0x4a>
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8007262:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8007266:	b2db      	uxtb	r3, r3
 8007268:	2b04      	cmp	r3, #4
 800726a:	d018      	beq.n	800729e <HAL_I2S_DMAResume+0x56>
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800726c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8007270:	b2db      	uxtb	r3, r3
 8007272:	2b05      	cmp	r3, #5
 8007274:	d019      	beq.n	80072aa <HAL_I2S_DMAResume+0x62>
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8007276:	6803      	ldr	r3, [r0, #0]
 8007278:	69da      	ldr	r2, [r3, #28]
 800727a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800727e:	d103      	bne.n	8007288 <HAL_I2S_DMAResume+0x40>
    __HAL_I2S_ENABLE(hi2s);
 8007280:	69da      	ldr	r2, [r3, #28]
 8007282:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007286:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2s);
 8007288:	2300      	movs	r3, #0
 800728a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 800728e:	4618      	mov	r0, r3
 8007290:	4770      	bx	lr
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007292:	6802      	ldr	r2, [r0, #0]
 8007294:	6853      	ldr	r3, [r2, #4]
 8007296:	f043 0302 	orr.w	r3, r3, #2
 800729a:	6053      	str	r3, [r2, #4]
 800729c:	e7eb      	b.n	8007276 <HAL_I2S_DMAResume+0x2e>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800729e:	6802      	ldr	r2, [r0, #0]
 80072a0:	6853      	ldr	r3, [r2, #4]
 80072a2:	f043 0301 	orr.w	r3, r3, #1
 80072a6:	6053      	str	r3, [r2, #4]
 80072a8:	e7e5      	b.n	8007276 <HAL_I2S_DMAResume+0x2e>
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80072aa:	6802      	ldr	r2, [r0, #0]
 80072ac:	6853      	ldr	r3, [r2, #4]
 80072ae:	f043 0303 	orr.w	r3, r3, #3
 80072b2:	6053      	str	r3, [r2, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80072b4:	6802      	ldr	r2, [r0, #0]
 80072b6:	4b0f      	ldr	r3, [pc, #60]	; (80072f4 <HAL_I2S_DMAResume+0xac>)
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d014      	beq.n	80072e6 <HAL_I2S_DMAResume+0x9e>
 80072bc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80072c0:	6853      	ldr	r3, [r2, #4]
 80072c2:	f043 0303 	orr.w	r3, r3, #3
 80072c6:	6053      	str	r3, [r2, #4]
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 80072c8:	6802      	ldr	r2, [r0, #0]
 80072ca:	4b0a      	ldr	r3, [pc, #40]	; (80072f4 <HAL_I2S_DMAResume+0xac>)
 80072cc:	429a      	cmp	r2, r3
 80072ce:	d00c      	beq.n	80072ea <HAL_I2S_DMAResume+0xa2>
 80072d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80072d4:	69da      	ldr	r2, [r3, #28]
 80072d6:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80072da:	d1cc      	bne.n	8007276 <HAL_I2S_DMAResume+0x2e>
      __HAL_I2SEXT_ENABLE(hi2s);
 80072dc:	69da      	ldr	r2, [r3, #28]
 80072de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80072e2:	61da      	str	r2, [r3, #28]
 80072e4:	e7c7      	b.n	8007276 <HAL_I2S_DMAResume+0x2e>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80072e6:	4a04      	ldr	r2, [pc, #16]	; (80072f8 <HAL_I2S_DMAResume+0xb0>)
 80072e8:	e7ea      	b.n	80072c0 <HAL_I2S_DMAResume+0x78>
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 80072ea:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80072ee:	e7f1      	b.n	80072d4 <HAL_I2S_DMAResume+0x8c>
  __HAL_LOCK(hi2s);
 80072f0:	2002      	movs	r0, #2
}
 80072f2:	4770      	bx	lr
 80072f4:	40003800 	.word	0x40003800
 80072f8:	40003400 	.word	0x40003400

080072fc <HAL_I2S_DMAStop>:
{
 80072fc:	b538      	push	{r3, r4, r5, lr}
 80072fe:	4604      	mov	r4, r0
  CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007300:	6802      	ldr	r2, [r0, #0]
 8007302:	6853      	ldr	r3, [r2, #4]
 8007304:	f023 0302 	bic.w	r3, r3, #2
 8007308:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800730a:	6802      	ldr	r2, [r0, #0]
 800730c:	6853      	ldr	r3, [r2, #4]
 800730e:	f023 0301 	bic.w	r3, r3, #1
 8007312:	6053      	str	r3, [r2, #4]
  if (hi2s->hdmatx != NULL)
 8007314:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8007316:	b308      	cbz	r0, 800735c <HAL_I2S_DMAStop+0x60>
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8007318:	f7fa fb1d 	bl	8001956 <HAL_DMA_Abort>
 800731c:	4605      	mov	r5, r0
 800731e:	b120      	cbz	r0, 800732a <HAL_I2S_DMAStop+0x2e>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007320:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007322:	f043 0308 	orr.w	r3, r3, #8
 8007326:	6463      	str	r3, [r4, #68]	; 0x44
      errorcode = HAL_ERROR;
 8007328:	2501      	movs	r5, #1
  if (hi2s->hdmarx != NULL)
 800732a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800732c:	b138      	cbz	r0, 800733e <HAL_I2S_DMAStop+0x42>
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 800732e:	f7fa fb12 	bl	8001956 <HAL_DMA_Abort>
 8007332:	b120      	cbz	r0, 800733e <HAL_I2S_DMAStop+0x42>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007334:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007336:	f043 0308 	orr.w	r3, r3, #8
 800733a:	6463      	str	r3, [r4, #68]	; 0x44
      errorcode = HAL_ERROR;
 800733c:	2501      	movs	r5, #1
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800733e:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8007342:	b2db      	uxtb	r3, r3
 8007344:	2b05      	cmp	r3, #5
 8007346:	d00b      	beq.n	8007360 <HAL_I2S_DMAStop+0x64>
  __HAL_I2S_DISABLE(hi2s);
 8007348:	6822      	ldr	r2, [r4, #0]
 800734a:	69d3      	ldr	r3, [r2, #28]
 800734c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007350:	61d3      	str	r3, [r2, #28]
  hi2s->State = HAL_I2S_STATE_READY;
 8007352:	2301      	movs	r3, #1
 8007354:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
}
 8007358:	4628      	mov	r0, r5
 800735a:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef errorcode = HAL_OK;
 800735c:	2500      	movs	r5, #0
 800735e:	e7e4      	b.n	800732a <HAL_I2S_DMAStop+0x2e>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8007360:	6822      	ldr	r2, [r4, #0]
 8007362:	4b12      	ldr	r3, [pc, #72]	; (80073ac <HAL_I2S_DMAStop+0xb0>)
 8007364:	429a      	cmp	r2, r3
 8007366:	d01a      	beq.n	800739e <HAL_I2S_DMAStop+0xa2>
 8007368:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800736c:	6853      	ldr	r3, [r2, #4]
 800736e:	f023 0302 	bic.w	r3, r3, #2
 8007372:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8007374:	6822      	ldr	r2, [r4, #0]
 8007376:	4b0d      	ldr	r3, [pc, #52]	; (80073ac <HAL_I2S_DMAStop+0xb0>)
 8007378:	429a      	cmp	r2, r3
 800737a:	d012      	beq.n	80073a2 <HAL_I2S_DMAStop+0xa6>
 800737c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007380:	6853      	ldr	r3, [r2, #4]
 8007382:	f023 0301 	bic.w	r3, r3, #1
 8007386:	6053      	str	r3, [r2, #4]
    __HAL_I2SEXT_DISABLE(hi2s);
 8007388:	6822      	ldr	r2, [r4, #0]
 800738a:	4b08      	ldr	r3, [pc, #32]	; (80073ac <HAL_I2S_DMAStop+0xb0>)
 800738c:	429a      	cmp	r2, r3
 800738e:	d00a      	beq.n	80073a6 <HAL_I2S_DMAStop+0xaa>
 8007390:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007394:	69d3      	ldr	r3, [r2, #28]
 8007396:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800739a:	61d3      	str	r3, [r2, #28]
 800739c:	e7d4      	b.n	8007348 <HAL_I2S_DMAStop+0x4c>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800739e:	4a04      	ldr	r2, [pc, #16]	; (80073b0 <HAL_I2S_DMAStop+0xb4>)
 80073a0:	e7e4      	b.n	800736c <HAL_I2S_DMAStop+0x70>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 80073a2:	4a03      	ldr	r2, [pc, #12]	; (80073b0 <HAL_I2S_DMAStop+0xb4>)
 80073a4:	e7ec      	b.n	8007380 <HAL_I2S_DMAStop+0x84>
    __HAL_I2SEXT_DISABLE(hi2s);
 80073a6:	4a02      	ldr	r2, [pc, #8]	; (80073b0 <HAL_I2S_DMAStop+0xb4>)
 80073a8:	e7f4      	b.n	8007394 <HAL_I2S_DMAStop+0x98>
 80073aa:	bf00      	nop
 80073ac:	40003800 	.word	0x40003800
 80073b0:	40003400 	.word	0x40003400

080073b4 <HAL_I2S_IRQHandler>:
{
 80073b4:	b508      	push	{r3, lr}
  hi2s->IrqHandlerISR(hi2s);
 80073b6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80073b8:	4798      	blx	r3
 80073ba:	bd08      	pop	{r3, pc}
{
 80073bc:	4770      	bx	lr

080073be <I2S_DMATxHalfCplt>:
{
 80073be:	b508      	push	{r3, lr}
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80073c0:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80073c2:	f7f9 fe30 	bl	8001026 <HAL_I2S_TxHalfCpltCallback>
 80073c6:	bd08      	pop	{r3, pc}
{
 80073c8:	4770      	bx	lr

080073ca <I2S_Transmit_IT>:
{
 80073ca:	b508      	push	{r3, lr}
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80073cc:	6803      	ldr	r3, [r0, #0]
 80073ce:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80073d0:	8812      	ldrh	r2, [r2, #0]
 80073d2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80073d4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80073d6:	3302      	adds	r3, #2
 80073d8:	6243      	str	r3, [r0, #36]	; 0x24
  hi2s->TxXferCount--;
 80073da:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80073dc:	b29b      	uxth	r3, r3
 80073de:	3b01      	subs	r3, #1
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 80073e4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	b103      	cbz	r3, 80073ec <I2S_Transmit_IT+0x22>
 80073ea:	bd08      	pop	{r3, pc}
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80073ec:	6802      	ldr	r2, [r0, #0]
 80073ee:	6853      	ldr	r3, [r2, #4]
 80073f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80073f4:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 80073f6:	2301      	movs	r3, #1
 80073f8:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 80073fc:	f7f9 fe07 	bl	800100e <HAL_I2S_TxCpltCallback>
}
 8007400:	e7f3      	b.n	80073ea <I2S_Transmit_IT+0x20>

08007402 <I2S_DMATxCplt>:
{
 8007402:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007404:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8007406:	69c2      	ldr	r2, [r0, #28]
 8007408:	b94a      	cbnz	r2, 800741e <I2S_DMATxCplt+0x1c>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800740a:	6819      	ldr	r1, [r3, #0]
 800740c:	684a      	ldr	r2, [r1, #4]
 800740e:	f022 0202 	bic.w	r2, r2, #2
 8007412:	604a      	str	r2, [r1, #4]
    hi2s->TxXferCount = 0U;
 8007414:	2200      	movs	r2, #0
 8007416:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8007418:	2201      	movs	r2, #1
 800741a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  HAL_I2S_TxCpltCallback(hi2s);
 800741e:	4618      	mov	r0, r3
 8007420:	f7f9 fdf5 	bl	800100e <HAL_I2S_TxCpltCallback>
 8007424:	bd08      	pop	{r3, pc}
{
 8007426:	4770      	bx	lr

08007428 <I2S_DMARxHalfCplt>:
{
 8007428:	b508      	push	{r3, lr}
  HAL_I2S_RxHalfCpltCallback(hi2s);
 800742a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800742c:	f7f9 fe92 	bl	8001154 <HAL_I2S_RxHalfCpltCallback>
 8007430:	bd08      	pop	{r3, pc}
{
 8007432:	4770      	bx	lr

08007434 <I2S_Receive_IT>:
{
 8007434:	b508      	push	{r3, lr}
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007436:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8007438:	6802      	ldr	r2, [r0, #0]
 800743a:	68d2      	ldr	r2, [r2, #12]
 800743c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800743e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8007440:	3302      	adds	r3, #2
 8007442:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2s->RxXferCount--;
 8007444:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8007446:	b29b      	uxth	r3, r3
 8007448:	3b01      	subs	r3, #1
 800744a:	b29b      	uxth	r3, r3
 800744c:	8643      	strh	r3, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 800744e:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8007450:	b29b      	uxth	r3, r3
 8007452:	b103      	cbz	r3, 8007456 <I2S_Receive_IT+0x22>
 8007454:	bd08      	pop	{r3, pc}
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007456:	6802      	ldr	r2, [r0, #0]
 8007458:	6853      	ldr	r3, [r2, #4]
 800745a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800745e:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8007460:	2301      	movs	r3, #1
 8007462:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 8007466:	f7f9 fe70 	bl	800114a <HAL_I2S_RxCpltCallback>
}
 800746a:	e7f3      	b.n	8007454 <I2S_Receive_IT+0x20>

0800746c <I2S_DMARxCplt>:
{
 800746c:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800746e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8007470:	69c2      	ldr	r2, [r0, #28]
 8007472:	b94a      	cbnz	r2, 8007488 <I2S_DMARxCplt+0x1c>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8007474:	6819      	ldr	r1, [r3, #0]
 8007476:	684a      	ldr	r2, [r1, #4]
 8007478:	f022 0201 	bic.w	r2, r2, #1
 800747c:	604a      	str	r2, [r1, #4]
    hi2s->RxXferCount = 0U;
 800747e:	2200      	movs	r2, #0
 8007480:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8007482:	2201      	movs	r2, #1
 8007484:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  HAL_I2S_RxCpltCallback(hi2s);
 8007488:	4618      	mov	r0, r3
 800748a:	f7f9 fe5e 	bl	800114a <HAL_I2S_RxCpltCallback>
 800748e:	bd08      	pop	{r3, pc}
{
 8007490:	4770      	bx	lr

08007492 <I2S_IRQHandler>:
{
 8007492:	b510      	push	{r4, lr}
 8007494:	b084      	sub	sp, #16
 8007496:	4604      	mov	r4, r0
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8007498:	6802      	ldr	r2, [r0, #0]
 800749a:	6893      	ldr	r3, [r2, #8]
 800749c:	9303      	str	r3, [sp, #12]
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800749e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	2b04      	cmp	r3, #4
 80074a6:	d006      	beq.n	80074b6 <I2S_IRQHandler+0x24>
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80074a8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	2b03      	cmp	r3, #3
 80074b0:	d02c      	beq.n	800750c <I2S_IRQHandler+0x7a>
}
 80074b2:	b004      	add	sp, #16
 80074b4:	bd10      	pop	{r4, pc}
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80074b6:	9b03      	ldr	r3, [sp, #12]
 80074b8:	f013 0f01 	tst.w	r3, #1
 80074bc:	d003      	beq.n	80074c6 <I2S_IRQHandler+0x34>
 80074be:	6853      	ldr	r3, [r2, #4]
 80074c0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80074c4:	d11f      	bne.n	8007506 <I2S_IRQHandler+0x74>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80074c6:	9b03      	ldr	r3, [sp, #12]
 80074c8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80074cc:	d0ec      	beq.n	80074a8 <I2S_IRQHandler+0x16>
 80074ce:	6823      	ldr	r3, [r4, #0]
 80074d0:	685a      	ldr	r2, [r3, #4]
 80074d2:	f012 0f20 	tst.w	r2, #32
 80074d6:	d0e7      	beq.n	80074a8 <I2S_IRQHandler+0x16>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80074d8:	685a      	ldr	r2, [r3, #4]
 80074da:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80074de:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80074e0:	2300      	movs	r3, #0
 80074e2:	9301      	str	r3, [sp, #4]
 80074e4:	6823      	ldr	r3, [r4, #0]
 80074e6:	68da      	ldr	r2, [r3, #12]
 80074e8:	9201      	str	r2, [sp, #4]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	9301      	str	r3, [sp, #4]
 80074ee:	9b01      	ldr	r3, [sp, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 80074f0:	2301      	movs	r3, #1
 80074f2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80074f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80074f8:	f043 0302 	orr.w	r3, r3, #2
 80074fc:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80074fe:	4620      	mov	r0, r4
 8007500:	f7f9 fe2d 	bl	800115e <HAL_I2S_ErrorCallback>
 8007504:	e7d0      	b.n	80074a8 <I2S_IRQHandler+0x16>
      I2S_Receive_IT(hi2s);
 8007506:	f7ff ff95 	bl	8007434 <I2S_Receive_IT>
 800750a:	e7dc      	b.n	80074c6 <I2S_IRQHandler+0x34>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800750c:	9b03      	ldr	r3, [sp, #12]
 800750e:	f013 0f02 	tst.w	r3, #2
 8007512:	d004      	beq.n	800751e <I2S_IRQHandler+0x8c>
 8007514:	6823      	ldr	r3, [r4, #0]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	f013 0f80 	tst.w	r3, #128	; 0x80
 800751c:	d11d      	bne.n	800755a <I2S_IRQHandler+0xc8>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800751e:	9b03      	ldr	r3, [sp, #12]
 8007520:	f013 0f08 	tst.w	r3, #8
 8007524:	d0c5      	beq.n	80074b2 <I2S_IRQHandler+0x20>
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	685a      	ldr	r2, [r3, #4]
 800752a:	f012 0f20 	tst.w	r2, #32
 800752e:	d0c0      	beq.n	80074b2 <I2S_IRQHandler+0x20>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007530:	685a      	ldr	r2, [r3, #4]
 8007532:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007536:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007538:	2300      	movs	r3, #0
 800753a:	9302      	str	r3, [sp, #8]
 800753c:	6823      	ldr	r3, [r4, #0]
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	9302      	str	r3, [sp, #8]
 8007542:	9b02      	ldr	r3, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8007544:	2301      	movs	r3, #1
 8007546:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800754a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800754c:	f043 0304 	orr.w	r3, r3, #4
 8007550:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8007552:	4620      	mov	r0, r4
 8007554:	f7f9 fe03 	bl	800115e <HAL_I2S_ErrorCallback>
}
 8007558:	e7ab      	b.n	80074b2 <I2S_IRQHandler+0x20>
      I2S_Transmit_IT(hi2s);
 800755a:	4620      	mov	r0, r4
 800755c:	f7ff ff35 	bl	80073ca <I2S_Transmit_IT>
 8007560:	e7dd      	b.n	800751e <I2S_IRQHandler+0x8c>

08007562 <I2S_DMAError>:
{
 8007562:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007564:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007566:	6802      	ldr	r2, [r0, #0]
 8007568:	6853      	ldr	r3, [r2, #4]
 800756a:	f023 0303 	bic.w	r3, r3, #3
 800756e:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 8007570:	2300      	movs	r3, #0
 8007572:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8007574:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 8007576:	2301      	movs	r3, #1
 8007578:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800757c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800757e:	f043 0308 	orr.w	r3, r3, #8
 8007582:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_I2S_ErrorCallback(hi2s);
 8007584:	f7f9 fdeb 	bl	800115e <HAL_I2S_ErrorCallback>
 8007588:	bd08      	pop	{r3, pc}

0800758a <HAL_I2S_GetState>:
  return hi2s->State;
 800758a:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
}
 800758e:	4770      	bx	lr

08007590 <HAL_I2S_GetError>:
  return hi2s->ErrorCode;
 8007590:	6c40      	ldr	r0, [r0, #68]	; 0x44
}
 8007592:	4770      	bx	lr

08007594 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>:
  * @param i2sUsed I2S instance reference
  * @retval HAL status
  */
static HAL_StatusTypeDef I2SEx_FullDuplexWaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag,
    uint32_t State, uint32_t Timeout, I2S_UseTypeDef i2sUsed)
{
 8007594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007598:	4605      	mov	r5, r0
 800759a:	460e      	mov	r6, r1
 800759c:	4617      	mov	r7, r2
 800759e:	461c      	mov	r4, r3
 80075a0:	f89d 9020 	ldrb.w	r9, [sp, #32]
  uint32_t tickstart = HAL_GetTick();
 80075a4:	f7f9 fe52 	bl	800124c <HAL_GetTick>
 80075a8:	4680      	mov	r8, r0

  if (i2sUsed == I2S_USE_I2S)
 80075aa:	f1b9 0f00 	cmp.w	r9, #0
 80075ae:	d016      	beq.n	80075de <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x4a>
 80075b0:	e038      	b.n	8007624 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x90>
    /* Wait until flag is reset */
    while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
    {
      if (Timeout != HAL_MAX_DELAY)
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80075b2:	b12c      	cbz	r4, 80075c0 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x2c>
 80075b4:	f7f9 fe4a 	bl	800124c <HAL_GetTick>
 80075b8:	eba0 0008 	sub.w	r0, r0, r8
 80075bc:	4284      	cmp	r4, r0
 80075be:	d20e      	bcs.n	80075de <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x4a>
        {
          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80075c0:	2301      	movs	r3, #1
 80075c2:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2s);
 80075c6:	2300      	movs	r3, #0
 80075c8:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40

          return HAL_TIMEOUT;
 80075cc:	2003      	movs	r0, #3
 80075ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80075d2:	2301      	movs	r3, #1
 80075d4:	42bb      	cmp	r3, r7
 80075d6:	d009      	beq.n	80075ec <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x58>
      if (Timeout != HAL_MAX_DELAY)
 80075d8:	f1b4 3fff 	cmp.w	r4, #4294967295
 80075dc:	d1e9      	bne.n	80075b2 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x1e>
    while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80075de:	682b      	ldr	r3, [r5, #0]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	ea36 0303 	bics.w	r3, r6, r3
 80075e6:	d0f4      	beq.n	80075d2 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x3e>
 80075e8:	2300      	movs	r3, #0
 80075ea:	e7f3      	b.n	80075d4 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x40>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 80075ec:	2000      	movs	r0, #0
 80075ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80075f2:	b12c      	cbz	r4, 8007600 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x6c>
 80075f4:	f7f9 fe2a 	bl	800124c <HAL_GetTick>
 80075f8:	eba0 0008 	sub.w	r0, r0, r8
 80075fc:	4284      	cmp	r4, r0
 80075fe:	d211      	bcs.n	8007624 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x90>
          hi2s->State = HAL_I2S_STATE_READY;
 8007600:	2301      	movs	r3, #1
 8007602:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
          __HAL_UNLOCK(hi2s);
 8007606:	2300      	movs	r3, #0
 8007608:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
          return HAL_TIMEOUT;
 800760c:	2003      	movs	r0, #3
 800760e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    while (((__HAL_I2SEXT_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007612:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8007616:	e00b      	b.n	8007630 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x9c>
 8007618:	2301      	movs	r3, #1
 800761a:	42bb      	cmp	r3, r7
 800761c:	d00e      	beq.n	800763c <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0xa8>
      if (Timeout != HAL_MAX_DELAY)
 800761e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007622:	d1e6      	bne.n	80075f2 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x5e>
    while (((__HAL_I2SEXT_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007624:	682a      	ldr	r2, [r5, #0]
 8007626:	4b07      	ldr	r3, [pc, #28]	; (8007644 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0xb0>)
 8007628:	429a      	cmp	r2, r3
 800762a:	d0f2      	beq.n	8007612 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x7e>
 800762c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	ea36 0303 	bics.w	r3, r6, r3
 8007636:	d0ef      	beq.n	8007618 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x84>
 8007638:	2300      	movs	r3, #0
 800763a:	e7ee      	b.n	800761a <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x86>
  return HAL_OK;
 800763c:	2000      	movs	r0, #0
}
 800763e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007642:	bf00      	nop
 8007644:	40003800 	.word	0x40003800

08007648 <I2SEx_TxRxDMAError>:
{
 8007648:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800764a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800764c:	6802      	ldr	r2, [r0, #0]
 800764e:	6853      	ldr	r3, [r2, #4]
 8007650:	f023 0303 	bic.w	r3, r3, #3
 8007654:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007656:	6802      	ldr	r2, [r0, #0]
 8007658:	4b0b      	ldr	r3, [pc, #44]	; (8007688 <I2SEx_TxRxDMAError+0x40>)
 800765a:	429a      	cmp	r2, r3
 800765c:	d012      	beq.n	8007684 <I2SEx_TxRxDMAError+0x3c>
 800765e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007662:	6853      	ldr	r3, [r2, #4]
 8007664:	f023 0303 	bic.w	r3, r3, #3
 8007668:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 800766a:	2300      	movs	r3, #0
 800766c:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800766e:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 8007670:	2301      	movs	r3, #1
 8007672:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007676:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007678:	f043 0308 	orr.w	r3, r3, #8
 800767c:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_I2S_ErrorCallback(hi2s);
 800767e:	f7f9 fd6e 	bl	800115e <HAL_I2S_ErrorCallback>
 8007682:	bd08      	pop	{r3, pc}
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007684:	4a01      	ldr	r2, [pc, #4]	; (800768c <I2SEx_TxRxDMAError+0x44>)
 8007686:	e7ec      	b.n	8007662 <I2SEx_TxRxDMAError+0x1a>
 8007688:	40003800 	.word	0x40003800
 800768c:	40003400 	.word	0x40003400

08007690 <HAL_I2SEx_TransmitReceive>:
{
 8007690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007692:	b089      	sub	sp, #36	; 0x24
 8007694:	4604      	mov	r4, r0
 8007696:	4615      	mov	r5, r2
  if (hi2s->State != HAL_I2S_STATE_READY)
 8007698:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 800769c:	b2d2      	uxtb	r2, r2
 800769e:	2a01      	cmp	r2, #1
 80076a0:	d008      	beq.n	80076b4 <HAL_I2SEx_TransmitReceive+0x24>
    errorcode = HAL_BUSY;
 80076a2:	2002      	movs	r0, #2
  hi2s->State = HAL_I2S_STATE_READY;
 80076a4:	2301      	movs	r3, #1
 80076a6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 80076aa:	2300      	movs	r3, #0
 80076ac:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 80076b0:	b009      	add	sp, #36	; 0x24
 80076b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80076b4:	2900      	cmp	r1, #0
 80076b6:	f000 818f 	beq.w	80079d8 <HAL_I2SEx_TransmitReceive+0x348>
 80076ba:	2d00      	cmp	r5, #0
 80076bc:	f000 818e 	beq.w	80079dc <HAL_I2SEx_TransmitReceive+0x34c>
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	f000 818d 	beq.w	80079e0 <HAL_I2SEx_TransmitReceive+0x350>
  __HAL_LOCK(hi2s);
 80076c6:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 80076ca:	b2d2      	uxtb	r2, r2
 80076cc:	2a01      	cmp	r2, #1
 80076ce:	f000 8189 	beq.w	80079e4 <HAL_I2SEx_TransmitReceive+0x354>
 80076d2:	2201      	movs	r2, #1
 80076d4:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80076d8:	6802      	ldr	r2, [r0, #0]
 80076da:	69d2      	ldr	r2, [r2, #28]
 80076dc:	f002 0207 	and.w	r2, r2, #7
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 80076e0:	2a03      	cmp	r2, #3
 80076e2:	d03f      	beq.n	8007764 <HAL_I2SEx_TransmitReceive+0xd4>
 80076e4:	2a05      	cmp	r2, #5
 80076e6:	d03d      	beq.n	8007764 <HAL_I2SEx_TransmitReceive+0xd4>
    hi2s->TxXferSize  = Size;
 80076e8:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 80076ea:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 80076ec:	8603      	strh	r3, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 80076ee:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80076f0:	2300      	movs	r3, #0
 80076f2:	6463      	str	r3, [r4, #68]	; 0x44
  hi2s->State = HAL_I2S_STATE_BUSY_TX_RX;
 80076f4:	2305      	movs	r3, #5
 80076f6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 80076fa:	6823      	ldr	r3, [r4, #0]
 80076fc:	69df      	ldr	r7, [r3, #28]
 80076fe:	f407 7740 	and.w	r7, r7, #768	; 0x300
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 8007702:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
 8007706:	d002      	beq.n	800770e <HAL_I2SEx_TransmitReceive+0x7e>
 8007708:	2f00      	cmp	r7, #0
 800770a:	f040 80b4 	bne.w	8007876 <HAL_I2SEx_TransmitReceive+0x1e6>
    hi2s->Instance->DR = (*pTxData++);
 800770e:	1c8e      	adds	r6, r1, #2
 8007710:	880a      	ldrh	r2, [r1, #0]
 8007712:	60da      	str	r2, [r3, #12]
    hi2s->TxXferCount--;
 8007714:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007716:	b29b      	uxth	r3, r3
 8007718:	3b01      	subs	r3, #1
 800771a:	b29b      	uxth	r3, r3
 800771c:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2SEXT_ENABLE(hi2s);
 800771e:	6822      	ldr	r2, [r4, #0]
 8007720:	4b94      	ldr	r3, [pc, #592]	; (8007974 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8007722:	429a      	cmp	r2, r3
 8007724:	d025      	beq.n	8007772 <HAL_I2SEx_TransmitReceive+0xe2>
 8007726:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800772a:	69d3      	ldr	r3, [r2, #28]
 800772c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007730:	61d3      	str	r3, [r2, #28]
    __HAL_I2S_ENABLE(hi2s);
 8007732:	6822      	ldr	r2, [r4, #0]
 8007734:	69d3      	ldr	r3, [r2, #28]
 8007736:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800773a:	61d3      	str	r3, [r2, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX)
 800773c:	6822      	ldr	r2, [r4, #0]
 800773e:	69d3      	ldr	r3, [r2, #28]
 8007740:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007744:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007748:	d11f      	bne.n	800778a <HAL_I2SEx_TransmitReceive+0xfa>
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 800774a:	2300      	movs	r3, #0
 800774c:	9302      	str	r3, [sp, #8]
 800774e:	4b89      	ldr	r3, [pc, #548]	; (8007974 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8007750:	429a      	cmp	r2, r3
 8007752:	d010      	beq.n	8007776 <HAL_I2SEx_TransmitReceive+0xe6>
 8007754:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007758:	68da      	ldr	r2, [r3, #12]
 800775a:	9202      	str	r2, [sp, #8]
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	9302      	str	r3, [sp, #8]
 8007760:	9b02      	ldr	r3, [sp, #8]
 8007762:	e012      	b.n	800778a <HAL_I2SEx_TransmitReceive+0xfa>
    hi2s->TxXferSize  = (Size << 1U);
 8007764:	005b      	lsls	r3, r3, #1
 8007766:	b29b      	uxth	r3, r3
 8007768:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 800776a:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 800776c:	8623      	strh	r3, [r4, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 800776e:	8663      	strh	r3, [r4, #50]	; 0x32
 8007770:	e7be      	b.n	80076f0 <HAL_I2SEx_TransmitReceive+0x60>
    __HAL_I2SEXT_ENABLE(hi2s);
 8007772:	4a81      	ldr	r2, [pc, #516]	; (8007978 <HAL_I2SEx_TransmitReceive+0x2e8>)
 8007774:	e7d9      	b.n	800772a <HAL_I2SEx_TransmitReceive+0x9a>
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8007776:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800777a:	e7ed      	b.n	8007758 <HAL_I2SEx_TransmitReceive+0xc8>
      if (hi2s->TxXferCount > 0U)
 800777c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800777e:	b29b      	uxth	r3, r3
 8007780:	b98b      	cbnz	r3, 80077a6 <HAL_I2SEx_TransmitReceive+0x116>
      if (hi2s->RxXferCount > 0U)
 8007782:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8007784:	b29b      	uxth	r3, r3
 8007786:	2b00      	cmp	r3, #0
 8007788:	d13a      	bne.n	8007800 <HAL_I2SEx_TransmitReceive+0x170>
    while ((hi2s->RxXferCount > 0U) || (hi2s->TxXferCount > 0U))
 800778a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800778c:	b29b      	uxth	r3, r3
 800778e:	2b00      	cmp	r3, #0
 8007790:	d1f4      	bne.n	800777c <HAL_I2SEx_TransmitReceive+0xec>
 8007792:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007794:	b29b      	uxth	r3, r3
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1f0      	bne.n	800777c <HAL_I2SEx_TransmitReceive+0xec>
  if (hi2s->ErrorCode != HAL_I2S_ERROR_NONE)
 800779a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800779c:	2b00      	cmp	r3, #0
 800779e:	f040 8119 	bne.w	80079d4 <HAL_I2SEx_TransmitReceive+0x344>
  HAL_StatusTypeDef errorcode = HAL_OK;
 80077a2:	2000      	movs	r0, #0
 80077a4:	e77e      	b.n	80076a4 <HAL_I2SEx_TransmitReceive+0x14>
        if (I2SEx_FullDuplexWaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout, I2S_USE_I2S) != HAL_OK)
 80077a6:	2300      	movs	r3, #0
 80077a8:	9300      	str	r3, [sp, #0]
 80077aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077ac:	2201      	movs	r2, #1
 80077ae:	2102      	movs	r1, #2
 80077b0:	4620      	mov	r0, r4
 80077b2:	f7ff feef 	bl	8007594 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>
 80077b6:	b9c8      	cbnz	r0, 80077ec <HAL_I2SEx_TransmitReceive+0x15c>
        hi2s->Instance->DR = (*pTxData++);
 80077b8:	6823      	ldr	r3, [r4, #0]
 80077ba:	1cb1      	adds	r1, r6, #2
 80077bc:	8832      	ldrh	r2, [r6, #0]
 80077be:	60da      	str	r2, [r3, #12]
        hi2s->TxXferCount--;
 80077c0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	3b01      	subs	r3, #1
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	8563      	strh	r3, [r4, #42]	; 0x2a
        if ((__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET) && (tmp1 == I2S_MODE_SLAVE_TX))
 80077ca:	6823      	ldr	r3, [r4, #0]
 80077cc:	689a      	ldr	r2, [r3, #8]
 80077ce:	f012 0f08 	tst.w	r2, #8
 80077d2:	d011      	beq.n	80077f8 <HAL_I2SEx_TransmitReceive+0x168>
 80077d4:	b997      	cbnz	r7, 80077fc <HAL_I2SEx_TransmitReceive+0x16c>
          __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80077d6:	2200      	movs	r2, #0
 80077d8:	9203      	str	r2, [sp, #12]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	9303      	str	r3, [sp, #12]
 80077de:	9b03      	ldr	r3, [sp, #12]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80077e0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80077e2:	f043 0304 	orr.w	r3, r3, #4
 80077e6:	6463      	str	r3, [r4, #68]	; 0x44
        hi2s->Instance->DR = (*pTxData++);
 80077e8:	460e      	mov	r6, r1
 80077ea:	e7ca      	b.n	8007782 <HAL_I2SEx_TransmitReceive+0xf2>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80077ec:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80077ee:	f043 0301 	orr.w	r3, r3, #1
 80077f2:	6463      	str	r3, [r4, #68]	; 0x44
          errorcode = HAL_ERROR;
 80077f4:	2001      	movs	r0, #1
          goto error;
 80077f6:	e755      	b.n	80076a4 <HAL_I2SEx_TransmitReceive+0x14>
        hi2s->Instance->DR = (*pTxData++);
 80077f8:	460e      	mov	r6, r1
 80077fa:	e7c2      	b.n	8007782 <HAL_I2SEx_TransmitReceive+0xf2>
 80077fc:	460e      	mov	r6, r1
 80077fe:	e7c0      	b.n	8007782 <HAL_I2SEx_TransmitReceive+0xf2>
        if (I2SEx_FullDuplexWaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout, I2S_USE_I2SEXT) != HAL_OK)
 8007800:	2101      	movs	r1, #1
 8007802:	9100      	str	r1, [sp, #0]
 8007804:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007806:	460a      	mov	r2, r1
 8007808:	4620      	mov	r0, r4
 800780a:	f7ff fec3 	bl	8007594 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>
 800780e:	bb20      	cbnz	r0, 800785a <HAL_I2SEx_TransmitReceive+0x1ca>
        (*pRxData++) = I2SxEXT(hi2s->Instance)->DR;
 8007810:	1caa      	adds	r2, r5, #2
 8007812:	6821      	ldr	r1, [r4, #0]
 8007814:	4b57      	ldr	r3, [pc, #348]	; (8007974 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8007816:	4299      	cmp	r1, r3
 8007818:	d025      	beq.n	8007866 <HAL_I2SEx_TransmitReceive+0x1d6>
 800781a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	802b      	strh	r3, [r5, #0]
        hi2s->RxXferCount--;
 8007822:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8007824:	b29b      	uxth	r3, r3
 8007826:	3b01      	subs	r3, #1
 8007828:	b29b      	uxth	r3, r3
 800782a:	8663      	strh	r3, [r4, #50]	; 0x32
        if (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 800782c:	6823      	ldr	r3, [r4, #0]
 800782e:	4951      	ldr	r1, [pc, #324]	; (8007974 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8007830:	428b      	cmp	r3, r1
 8007832:	d01b      	beq.n	800786c <HAL_I2SEx_TransmitReceive+0x1dc>
 8007834:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
 8007838:	6889      	ldr	r1, [r1, #8]
 800783a:	f011 0f40 	tst.w	r1, #64	; 0x40
 800783e:	d018      	beq.n	8007872 <HAL_I2SEx_TransmitReceive+0x1e2>
          __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007840:	2100      	movs	r1, #0
 8007842:	9104      	str	r1, [sp, #16]
 8007844:	68d9      	ldr	r1, [r3, #12]
 8007846:	9104      	str	r1, [sp, #16]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	9304      	str	r3, [sp, #16]
 800784c:	9b04      	ldr	r3, [sp, #16]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800784e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007850:	f043 0302 	orr.w	r3, r3, #2
 8007854:	6463      	str	r3, [r4, #68]	; 0x44
        (*pRxData++) = I2SxEXT(hi2s->Instance)->DR;
 8007856:	4615      	mov	r5, r2
 8007858:	e797      	b.n	800778a <HAL_I2SEx_TransmitReceive+0xfa>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800785a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800785c:	f043 0301 	orr.w	r3, r3, #1
 8007860:	6463      	str	r3, [r4, #68]	; 0x44
          errorcode = HAL_ERROR;
 8007862:	2001      	movs	r0, #1
          goto error;
 8007864:	e71e      	b.n	80076a4 <HAL_I2SEx_TransmitReceive+0x14>
        (*pRxData++) = I2SxEXT(hi2s->Instance)->DR;
 8007866:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800786a:	e7d8      	b.n	800781e <HAL_I2SEx_TransmitReceive+0x18e>
        if (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 800786c:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 8007870:	e7e2      	b.n	8007838 <HAL_I2SEx_TransmitReceive+0x1a8>
        (*pRxData++) = I2SxEXT(hi2s->Instance)->DR;
 8007872:	4615      	mov	r5, r2
 8007874:	e789      	b.n	800778a <HAL_I2SEx_TransmitReceive+0xfa>
    I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 8007876:	4a3f      	ldr	r2, [pc, #252]	; (8007974 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d027      	beq.n	80078cc <HAL_I2SEx_TransmitReceive+0x23c>
 800787c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007880:	1c8e      	adds	r6, r1, #2
 8007882:	880b      	ldrh	r3, [r1, #0]
 8007884:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 8007886:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007888:	b29b      	uxth	r3, r3
 800788a:	3b01      	subs	r3, #1
 800788c:	b29b      	uxth	r3, r3
 800788e:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2SEXT_ENABLE(hi2s);
 8007890:	6822      	ldr	r2, [r4, #0]
 8007892:	4b38      	ldr	r3, [pc, #224]	; (8007974 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8007894:	429a      	cmp	r2, r3
 8007896:	d01c      	beq.n	80078d2 <HAL_I2SEx_TransmitReceive+0x242>
 8007898:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800789c:	69d3      	ldr	r3, [r2, #28]
 800789e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80078a2:	61d3      	str	r3, [r2, #28]
    __HAL_I2S_ENABLE(hi2s);
 80078a4:	6822      	ldr	r2, [r4, #0]
 80078a6:	69d3      	ldr	r3, [r2, #28]
 80078a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80078ac:	61d3      	str	r3, [r2, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80078ae:	6822      	ldr	r2, [r4, #0]
 80078b0:	69d3      	ldr	r3, [r2, #28]
 80078b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80078ba:	d113      	bne.n	80078e4 <HAL_I2SEx_TransmitReceive+0x254>
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80078bc:	2300      	movs	r3, #0
 80078be:	9305      	str	r3, [sp, #20]
 80078c0:	68d3      	ldr	r3, [r2, #12]
 80078c2:	9305      	str	r3, [sp, #20]
 80078c4:	6893      	ldr	r3, [r2, #8]
 80078c6:	9305      	str	r3, [sp, #20]
 80078c8:	9b05      	ldr	r3, [sp, #20]
 80078ca:	e00b      	b.n	80078e4 <HAL_I2SEx_TransmitReceive+0x254>
    I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 80078cc:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80078d0:	e7d6      	b.n	8007880 <HAL_I2SEx_TransmitReceive+0x1f0>
    __HAL_I2SEXT_ENABLE(hi2s);
 80078d2:	4a29      	ldr	r2, [pc, #164]	; (8007978 <HAL_I2SEx_TransmitReceive+0x2e8>)
 80078d4:	e7e2      	b.n	800789c <HAL_I2SEx_TransmitReceive+0x20c>
      if (hi2s->TxXferCount > 0U)
 80078d6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80078d8:	b29b      	uxth	r3, r3
 80078da:	b963      	cbnz	r3, 80078f6 <HAL_I2SEx_TransmitReceive+0x266>
      if (hi2s->RxXferCount > 0U)
 80078dc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80078de:	b29b      	uxth	r3, r3
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d14b      	bne.n	800797c <HAL_I2SEx_TransmitReceive+0x2ec>
    while ((hi2s->RxXferCount > 0U) || (hi2s->TxXferCount > 0U))
 80078e4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d1f4      	bne.n	80078d6 <HAL_I2SEx_TransmitReceive+0x246>
 80078ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1f0      	bne.n	80078d6 <HAL_I2SEx_TransmitReceive+0x246>
 80078f4:	e751      	b.n	800779a <HAL_I2SEx_TransmitReceive+0x10a>
        if (I2SEx_FullDuplexWaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout, I2S_USE_I2SEXT) != HAL_OK)
 80078f6:	2201      	movs	r2, #1
 80078f8:	9200      	str	r2, [sp, #0]
 80078fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078fc:	2102      	movs	r1, #2
 80078fe:	4620      	mov	r0, r4
 8007900:	f7ff fe48 	bl	8007594 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>
 8007904:	b9e0      	cbnz	r0, 8007940 <HAL_I2SEx_TransmitReceive+0x2b0>
        I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 8007906:	6822      	ldr	r2, [r4, #0]
 8007908:	4b1a      	ldr	r3, [pc, #104]	; (8007974 <HAL_I2SEx_TransmitReceive+0x2e4>)
 800790a:	429a      	cmp	r2, r3
 800790c:	d01e      	beq.n	800794c <HAL_I2SEx_TransmitReceive+0x2bc>
 800790e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007912:	1cb2      	adds	r2, r6, #2
 8007914:	8831      	ldrh	r1, [r6, #0]
 8007916:	60d9      	str	r1, [r3, #12]
        hi2s->TxXferCount--;
 8007918:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800791a:	b29b      	uxth	r3, r3
 800791c:	3b01      	subs	r3, #1
 800791e:	b29b      	uxth	r3, r3
 8007920:	8563      	strh	r3, [r4, #42]	; 0x2a
        if ((__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET) && (tmp1 == I2S_MODE_SLAVE_RX))
 8007922:	6823      	ldr	r3, [r4, #0]
 8007924:	4913      	ldr	r1, [pc, #76]	; (8007974 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8007926:	428b      	cmp	r3, r1
 8007928:	d013      	beq.n	8007952 <HAL_I2SEx_TransmitReceive+0x2c2>
 800792a:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
 800792e:	6889      	ldr	r1, [r1, #8]
 8007930:	f011 0f08 	tst.w	r1, #8
 8007934:	d01b      	beq.n	800796e <HAL_I2SEx_TransmitReceive+0x2de>
 8007936:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
 800793a:	d00d      	beq.n	8007958 <HAL_I2SEx_TransmitReceive+0x2c8>
        I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 800793c:	4616      	mov	r6, r2
 800793e:	e7cd      	b.n	80078dc <HAL_I2SEx_TransmitReceive+0x24c>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8007940:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007942:	f043 0301 	orr.w	r3, r3, #1
 8007946:	6463      	str	r3, [r4, #68]	; 0x44
          errorcode = HAL_ERROR;
 8007948:	2001      	movs	r0, #1
          goto error;
 800794a:	e6ab      	b.n	80076a4 <HAL_I2SEx_TransmitReceive+0x14>
        I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 800794c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8007950:	e7df      	b.n	8007912 <HAL_I2SEx_TransmitReceive+0x282>
        if ((__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET) && (tmp1 == I2S_MODE_SLAVE_RX))
 8007952:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 8007956:	e7ea      	b.n	800792e <HAL_I2SEx_TransmitReceive+0x29e>
          __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007958:	2100      	movs	r1, #0
 800795a:	9106      	str	r1, [sp, #24]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	9306      	str	r3, [sp, #24]
 8007960:	9b06      	ldr	r3, [sp, #24]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007962:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007964:	f043 0304 	orr.w	r3, r3, #4
 8007968:	6463      	str	r3, [r4, #68]	; 0x44
        I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 800796a:	4616      	mov	r6, r2
 800796c:	e7b6      	b.n	80078dc <HAL_I2SEx_TransmitReceive+0x24c>
 800796e:	4616      	mov	r6, r2
 8007970:	e7b4      	b.n	80078dc <HAL_I2SEx_TransmitReceive+0x24c>
 8007972:	bf00      	nop
 8007974:	40003800 	.word	0x40003800
 8007978:	40003400 	.word	0x40003400
        if (I2SEx_FullDuplexWaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout, I2S_USE_I2S) != HAL_OK)
 800797c:	2300      	movs	r3, #0
 800797e:	9300      	str	r3, [sp, #0]
 8007980:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007982:	2201      	movs	r2, #1
 8007984:	4611      	mov	r1, r2
 8007986:	4620      	mov	r0, r4
 8007988:	f7ff fe04 	bl	8007594 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>
 800798c:	b9d0      	cbnz	r0, 80079c4 <HAL_I2SEx_TransmitReceive+0x334>
        (*pRxData++) = hi2s->Instance->DR;
 800798e:	1caa      	adds	r2, r5, #2
 8007990:	6823      	ldr	r3, [r4, #0]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	802b      	strh	r3, [r5, #0]
        hi2s->RxXferCount--;
 8007996:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8007998:	b29b      	uxth	r3, r3
 800799a:	3b01      	subs	r3, #1
 800799c:	b29b      	uxth	r3, r3
 800799e:	8663      	strh	r3, [r4, #50]	; 0x32
        if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 80079a0:	6823      	ldr	r3, [r4, #0]
 80079a2:	6899      	ldr	r1, [r3, #8]
 80079a4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80079a8:	d012      	beq.n	80079d0 <HAL_I2SEx_TransmitReceive+0x340>
          __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80079aa:	2100      	movs	r1, #0
 80079ac:	9107      	str	r1, [sp, #28]
 80079ae:	68d9      	ldr	r1, [r3, #12]
 80079b0:	9107      	str	r1, [sp, #28]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	9307      	str	r3, [sp, #28]
 80079b6:	9b07      	ldr	r3, [sp, #28]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80079b8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80079ba:	f043 0302 	orr.w	r3, r3, #2
 80079be:	6463      	str	r3, [r4, #68]	; 0x44
        (*pRxData++) = hi2s->Instance->DR;
 80079c0:	4615      	mov	r5, r2
 80079c2:	e78f      	b.n	80078e4 <HAL_I2SEx_TransmitReceive+0x254>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80079c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80079c6:	f043 0301 	orr.w	r3, r3, #1
 80079ca:	6463      	str	r3, [r4, #68]	; 0x44
          errorcode = HAL_ERROR;
 80079cc:	2001      	movs	r0, #1
          goto error;
 80079ce:	e669      	b.n	80076a4 <HAL_I2SEx_TransmitReceive+0x14>
        (*pRxData++) = hi2s->Instance->DR;
 80079d0:	4615      	mov	r5, r2
 80079d2:	e787      	b.n	80078e4 <HAL_I2SEx_TransmitReceive+0x254>
    errorcode = HAL_ERROR;
 80079d4:	2001      	movs	r0, #1
 80079d6:	e665      	b.n	80076a4 <HAL_I2SEx_TransmitReceive+0x14>
    return  HAL_ERROR;
 80079d8:	2001      	movs	r0, #1
 80079da:	e669      	b.n	80076b0 <HAL_I2SEx_TransmitReceive+0x20>
 80079dc:	2001      	movs	r0, #1
 80079de:	e667      	b.n	80076b0 <HAL_I2SEx_TransmitReceive+0x20>
 80079e0:	2001      	movs	r0, #1
 80079e2:	e665      	b.n	80076b0 <HAL_I2SEx_TransmitReceive+0x20>
  __HAL_LOCK(hi2s);
 80079e4:	2002      	movs	r0, #2
 80079e6:	e663      	b.n	80076b0 <HAL_I2SEx_TransmitReceive+0x20>

080079e8 <HAL_I2SEx_TransmitReceive_IT>:
{
 80079e8:	b410      	push	{r4}
  if (hi2s->State != HAL_I2S_STATE_READY)
 80079ea:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 80079ee:	b2e4      	uxtb	r4, r4
 80079f0:	2c01      	cmp	r4, #1
 80079f2:	d006      	beq.n	8007a02 <HAL_I2SEx_TransmitReceive_IT+0x1a>
    errorcode = HAL_BUSY;
 80079f4:	2302      	movs	r3, #2
  __HAL_UNLOCK(hi2s);
 80079f6:	2200      	movs	r2, #0
 80079f8:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	bc10      	pop	{r4}
 8007a00:	4770      	bx	lr
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007a02:	2900      	cmp	r1, #0
 8007a04:	f000 809a 	beq.w	8007b3c <HAL_I2SEx_TransmitReceive_IT+0x154>
 8007a08:	2a00      	cmp	r2, #0
 8007a0a:	f000 8099 	beq.w	8007b40 <HAL_I2SEx_TransmitReceive_IT+0x158>
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	f000 8098 	beq.w	8007b44 <HAL_I2SEx_TransmitReceive_IT+0x15c>
  __HAL_LOCK(hi2s);
 8007a14:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8007a18:	b2e4      	uxtb	r4, r4
 8007a1a:	2c01      	cmp	r4, #1
 8007a1c:	f000 8094 	beq.w	8007b48 <HAL_I2SEx_TransmitReceive_IT+0x160>
 8007a20:	2401      	movs	r4, #1
 8007a22:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  hi2s->pTxBuffPtr = pTxData;
 8007a26:	6241      	str	r1, [r0, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 8007a28:	62c2      	str	r2, [r0, #44]	; 0x2c
  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8007a2a:	6802      	ldr	r2, [r0, #0]
 8007a2c:	69d2      	ldr	r2, [r2, #28]
 8007a2e:	f002 0207 	and.w	r2, r2, #7
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 8007a32:	2a03      	cmp	r2, #3
 8007a34:	d043      	beq.n	8007abe <HAL_I2SEx_TransmitReceive_IT+0xd6>
 8007a36:	2a05      	cmp	r2, #5
 8007a38:	d041      	beq.n	8007abe <HAL_I2SEx_TransmitReceive_IT+0xd6>
    hi2s->TxXferSize  = Size;
 8007a3a:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8007a3c:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 8007a3e:	8603      	strh	r3, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8007a40:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007a42:	2300      	movs	r3, #0
 8007a44:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 8007a46:	2305      	movs	r3, #5
 8007a48:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007a4c:	6843      	ldr	r3, [r0, #4]
 8007a4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a52:	d001      	beq.n	8007a58 <HAL_I2SEx_TransmitReceive_IT+0x70>
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d13b      	bne.n	8007ad0 <HAL_I2SEx_TransmitReceive_IT+0xe8>
    __HAL_I2SEXT_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007a58:	6802      	ldr	r2, [r0, #0]
 8007a5a:	4b3c      	ldr	r3, [pc, #240]	; (8007b4c <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d035      	beq.n	8007acc <HAL_I2SEx_TransmitReceive_IT+0xe4>
 8007a60:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007a64:	6853      	ldr	r3, [r2, #4]
 8007a66:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007a6a:	6053      	str	r3, [r2, #4]
    __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007a6c:	6802      	ldr	r2, [r0, #0]
 8007a6e:	6853      	ldr	r3, [r2, #4]
 8007a70:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8007a74:	6053      	str	r3, [r2, #4]
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007a76:	6802      	ldr	r2, [r0, #0]
 8007a78:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007a7a:	1c99      	adds	r1, r3, #2
 8007a7c:	6241      	str	r1, [r0, #36]	; 0x24
 8007a7e:	881b      	ldrh	r3, [r3, #0]
 8007a80:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 8007a82:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	3b01      	subs	r3, #1
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	8543      	strh	r3, [r0, #42]	; 0x2a
    if (hi2s->TxXferCount == 0U)
 8007a8c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	b923      	cbnz	r3, 8007a9c <HAL_I2SEx_TransmitReceive_IT+0xb4>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007a92:	6802      	ldr	r2, [r0, #0]
 8007a94:	6853      	ldr	r3, [r2, #4]
 8007a96:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a9a:	6053      	str	r3, [r2, #4]
  __HAL_I2SEXT_ENABLE(hi2s);
 8007a9c:	6802      	ldr	r2, [r0, #0]
 8007a9e:	4b2b      	ldr	r3, [pc, #172]	; (8007b4c <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d049      	beq.n	8007b38 <HAL_I2SEx_TransmitReceive_IT+0x150>
 8007aa4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007aa8:	69d3      	ldr	r3, [r2, #28]
 8007aaa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007aae:	61d3      	str	r3, [r2, #28]
  __HAL_I2S_ENABLE(hi2s);
 8007ab0:	6802      	ldr	r2, [r0, #0]
 8007ab2:	69d3      	ldr	r3, [r2, #28]
 8007ab4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007ab8:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007aba:	2300      	movs	r3, #0
 8007abc:	e79b      	b.n	80079f6 <HAL_I2SEx_TransmitReceive_IT+0xe>
    hi2s->TxXferSize  = (Size << 1U);
 8007abe:	005b      	lsls	r3, r3, #1
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8007ac4:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 8007ac6:	8603      	strh	r3, [r0, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8007ac8:	8643      	strh	r3, [r0, #50]	; 0x32
 8007aca:	e7ba      	b.n	8007a42 <HAL_I2SEx_TransmitReceive_IT+0x5a>
    __HAL_I2SEXT_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007acc:	4a20      	ldr	r2, [pc, #128]	; (8007b50 <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8007ace:	e7c9      	b.n	8007a64 <HAL_I2SEx_TransmitReceive_IT+0x7c>
    __HAL_I2SEXT_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ad0:	6802      	ldr	r2, [r0, #0]
 8007ad2:	4b1e      	ldr	r3, [pc, #120]	; (8007b4c <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d029      	beq.n	8007b2c <HAL_I2SEx_TransmitReceive_IT+0x144>
 8007ad8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007adc:	6853      	ldr	r3, [r2, #4]
 8007ade:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8007ae2:	6053      	str	r3, [r2, #4]
    __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007ae4:	6802      	ldr	r2, [r0, #0]
 8007ae6:	6853      	ldr	r3, [r2, #4]
 8007ae8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007aec:	6053      	str	r3, [r2, #4]
    I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007aee:	6802      	ldr	r2, [r0, #0]
 8007af0:	4b16      	ldr	r3, [pc, #88]	; (8007b4c <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d01c      	beq.n	8007b30 <HAL_I2SEx_TransmitReceive_IT+0x148>
 8007af6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007afa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007afc:	1c99      	adds	r1, r3, #2
 8007afe:	6241      	str	r1, [r0, #36]	; 0x24
 8007b00:	881b      	ldrh	r3, [r3, #0]
 8007b02:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 8007b04:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	3b01      	subs	r3, #1
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	8543      	strh	r3, [r0, #42]	; 0x2a
    if (hi2s->TxXferCount == 0U)
 8007b0e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d1c2      	bne.n	8007a9c <HAL_I2SEx_TransmitReceive_IT+0xb4>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007b16:	6802      	ldr	r2, [r0, #0]
 8007b18:	4b0c      	ldr	r3, [pc, #48]	; (8007b4c <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d00a      	beq.n	8007b34 <HAL_I2SEx_TransmitReceive_IT+0x14c>
 8007b1e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007b22:	6853      	ldr	r3, [r2, #4]
 8007b24:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007b28:	6053      	str	r3, [r2, #4]
 8007b2a:	e7b7      	b.n	8007a9c <HAL_I2SEx_TransmitReceive_IT+0xb4>
    __HAL_I2SEXT_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007b2c:	4a08      	ldr	r2, [pc, #32]	; (8007b50 <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8007b2e:	e7d5      	b.n	8007adc <HAL_I2SEx_TransmitReceive_IT+0xf4>
    I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007b30:	4a07      	ldr	r2, [pc, #28]	; (8007b50 <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8007b32:	e7e2      	b.n	8007afa <HAL_I2SEx_TransmitReceive_IT+0x112>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007b34:	4a06      	ldr	r2, [pc, #24]	; (8007b50 <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8007b36:	e7f4      	b.n	8007b22 <HAL_I2SEx_TransmitReceive_IT+0x13a>
  __HAL_I2SEXT_ENABLE(hi2s);
 8007b38:	4a05      	ldr	r2, [pc, #20]	; (8007b50 <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8007b3a:	e7b5      	b.n	8007aa8 <HAL_I2SEx_TransmitReceive_IT+0xc0>
    return  HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e75d      	b.n	80079fc <HAL_I2SEx_TransmitReceive_IT+0x14>
 8007b40:	2301      	movs	r3, #1
 8007b42:	e75b      	b.n	80079fc <HAL_I2SEx_TransmitReceive_IT+0x14>
 8007b44:	2301      	movs	r3, #1
 8007b46:	e759      	b.n	80079fc <HAL_I2SEx_TransmitReceive_IT+0x14>
  __HAL_LOCK(hi2s);
 8007b48:	2302      	movs	r3, #2
 8007b4a:	e757      	b.n	80079fc <HAL_I2SEx_TransmitReceive_IT+0x14>
 8007b4c:	40003800 	.word	0x40003800
 8007b50:	40003400 	.word	0x40003400

08007b54 <HAL_I2SEx_TransmitReceive_DMA>:
{
 8007b54:	b570      	push	{r4, r5, r6, lr}
 8007b56:	b082      	sub	sp, #8
 8007b58:	4604      	mov	r4, r0
 8007b5a:	4616      	mov	r6, r2
  if (hi2s->State != HAL_I2S_STATE_READY)
 8007b5c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8007b60:	b2d2      	uxtb	r2, r2
 8007b62:	2a01      	cmp	r2, #1
 8007b64:	d005      	beq.n	8007b72 <HAL_I2SEx_TransmitReceive_DMA+0x1e>
    errorcode = HAL_BUSY;
 8007b66:	2002      	movs	r0, #2
  __HAL_UNLOCK(hi2s);
 8007b68:	2300      	movs	r3, #0
 8007b6a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8007b6e:	b002      	add	sp, #8
 8007b70:	bd70      	pop	{r4, r5, r6, pc}
 8007b72:	460d      	mov	r5, r1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007b74:	2900      	cmp	r1, #0
 8007b76:	f000 80d1 	beq.w	8007d1c <HAL_I2SEx_TransmitReceive_DMA+0x1c8>
 8007b7a:	2e00      	cmp	r6, #0
 8007b7c:	f000 80d0 	beq.w	8007d20 <HAL_I2SEx_TransmitReceive_DMA+0x1cc>
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	f000 80cf 	beq.w	8007d24 <HAL_I2SEx_TransmitReceive_DMA+0x1d0>
  __HAL_LOCK(hi2s);
 8007b86:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8007b8a:	b2d2      	uxtb	r2, r2
 8007b8c:	2a01      	cmp	r2, #1
 8007b8e:	f000 80cb 	beq.w	8007d28 <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 8007b92:	2201      	movs	r2, #1
 8007b94:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  hi2s->pTxBuffPtr = pTxData;
 8007b98:	6261      	str	r1, [r4, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 8007b9a:	62c6      	str	r6, [r0, #44]	; 0x2c
  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8007b9c:	6802      	ldr	r2, [r0, #0]
 8007b9e:	69d2      	ldr	r2, [r2, #28]
 8007ba0:	f002 0207 	and.w	r2, r2, #7
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 8007ba4:	2a03      	cmp	r2, #3
 8007ba6:	d05a      	beq.n	8007c5e <HAL_I2SEx_TransmitReceive_DMA+0x10a>
 8007ba8:	2a05      	cmp	r2, #5
 8007baa:	d058      	beq.n	8007c5e <HAL_I2SEx_TransmitReceive_DMA+0x10a>
    hi2s->TxXferSize  = Size;
 8007bac:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8007bae:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 8007bb0:	8603      	strh	r3, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8007bb2:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	6463      	str	r3, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 8007bb8:	2305      	movs	r3, #5
 8007bba:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 8007bbe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007bc0:	495a      	ldr	r1, [pc, #360]	; (8007d2c <HAL_I2SEx_TransmitReceive_DMA+0x1d8>)
 8007bc2:	6419      	str	r1, [r3, #64]	; 0x40
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8007bc4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007bc6:	4a5a      	ldr	r2, [pc, #360]	; (8007d30 <HAL_I2SEx_TransmitReceive_DMA+0x1dc>)
 8007bc8:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 8007bca:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007bcc:	4b59      	ldr	r3, [pc, #356]	; (8007d34 <HAL_I2SEx_TransmitReceive_DMA+0x1e0>)
 8007bce:	64c3      	str	r3, [r0, #76]	; 0x4c
  hi2s->hdmatx->XferHalfCpltCallback  = I2SEx_TxRxDMAHalfCplt;
 8007bd0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007bd2:	6401      	str	r1, [r0, #64]	; 0x40
  hi2s->hdmatx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8007bd4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007bd6:	63ca      	str	r2, [r1, #60]	; 0x3c
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 8007bd8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007bda:	64d3      	str	r3, [r2, #76]	; 0x4c
  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 8007bdc:	6822      	ldr	r2, [r4, #0]
 8007bde:	69d3      	ldr	r3, [r2, #28]
 8007be0:	f403 7340 	and.w	r3, r3, #768	; 0x300
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 8007be4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007be8:	d001      	beq.n	8007bee <HAL_I2SEx_TransmitReceive_DMA+0x9a>
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d145      	bne.n	8007c7a <HAL_I2SEx_TransmitReceive_DMA+0x126>
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8007bee:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007bf0:	4b51      	ldr	r3, [pc, #324]	; (8007d38 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	d03a      	beq.n	8007c6c <HAL_I2SEx_TransmitReceive_DMA+0x118>
 8007bf6:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
 8007bfa:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8007bfc:	b29b      	uxth	r3, r3
 8007bfe:	4632      	mov	r2, r6
 8007c00:	310c      	adds	r1, #12
 8007c02:	f7f9 fe6e 	bl	80018e2 <HAL_DMA_Start_IT>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8007c06:	6822      	ldr	r2, [r4, #0]
 8007c08:	4b4b      	ldr	r3, [pc, #300]	; (8007d38 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d030      	beq.n	8007c70 <HAL_I2SEx_TransmitReceive_DMA+0x11c>
 8007c0e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007c12:	6853      	ldr	r3, [r2, #4]
 8007c14:	f043 0301 	orr.w	r3, r3, #1
 8007c18:	6053      	str	r3, [r2, #4]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8007c1a:	6822      	ldr	r2, [r4, #0]
 8007c1c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	320c      	adds	r2, #12
 8007c22:	4629      	mov	r1, r5
 8007c24:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007c26:	f7f9 fe5c 	bl	80018e2 <HAL_DMA_Start_IT>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007c2a:	6822      	ldr	r2, [r4, #0]
 8007c2c:	6853      	ldr	r3, [r2, #4]
 8007c2e:	f043 0302 	orr.w	r3, r3, #2
 8007c32:	6053      	str	r3, [r2, #4]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	69da      	ldr	r2, [r3, #28]
 8007c38:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8007c3c:	d16a      	bne.n	8007d14 <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
      __HAL_I2SEXT_ENABLE(hi2s);
 8007c3e:	4a3e      	ldr	r2, [pc, #248]	; (8007d38 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d017      	beq.n	8007c74 <HAL_I2SEx_TransmitReceive_DMA+0x120>
 8007c44:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007c48:	69d3      	ldr	r3, [r2, #28]
 8007c4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007c4e:	61d3      	str	r3, [r2, #28]
      __HAL_I2S_ENABLE(hi2s);
 8007c50:	6822      	ldr	r2, [r4, #0]
 8007c52:	69d3      	ldr	r3, [r2, #28]
 8007c54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007c58:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007c5a:	2000      	movs	r0, #0
 8007c5c:	e784      	b.n	8007b68 <HAL_I2SEx_TransmitReceive_DMA+0x14>
    hi2s->TxXferSize  = (Size << 1U);
 8007c5e:	005b      	lsls	r3, r3, #1
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8007c64:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 8007c66:	8623      	strh	r3, [r4, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8007c68:	8663      	strh	r3, [r4, #50]	; 0x32
 8007c6a:	e7a3      	b.n	8007bb4 <HAL_I2SEx_TransmitReceive_DMA+0x60>
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8007c6c:	4933      	ldr	r1, [pc, #204]	; (8007d3c <HAL_I2SEx_TransmitReceive_DMA+0x1e8>)
 8007c6e:	e7c4      	b.n	8007bfa <HAL_I2SEx_TransmitReceive_DMA+0xa6>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8007c70:	4a32      	ldr	r2, [pc, #200]	; (8007d3c <HAL_I2SEx_TransmitReceive_DMA+0x1e8>)
 8007c72:	e7ce      	b.n	8007c12 <HAL_I2SEx_TransmitReceive_DMA+0xbe>
      __HAL_I2SEXT_ENABLE(hi2s);
 8007c74:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8007c78:	e7e6      	b.n	8007c48 <HAL_I2SEx_TransmitReceive_DMA+0xf4>
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8007c7a:	69d3      	ldr	r3, [r2, #28]
 8007c7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c80:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c84:	d037      	beq.n	8007cf6 <HAL_I2SEx_TransmitReceive_DMA+0x1a2>
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 8007c86:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007c88:	4b2b      	ldr	r3, [pc, #172]	; (8007d38 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d03b      	beq.n	8007d06 <HAL_I2SEx_TransmitReceive_DMA+0x1b2>
 8007c8e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007c92:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	320c      	adds	r2, #12
 8007c98:	4629      	mov	r1, r5
 8007c9a:	f7f9 fe22 	bl	80018e2 <HAL_DMA_Start_IT>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8007c9e:	6822      	ldr	r2, [r4, #0]
 8007ca0:	4b25      	ldr	r3, [pc, #148]	; (8007d38 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d031      	beq.n	8007d0a <HAL_I2SEx_TransmitReceive_DMA+0x1b6>
 8007ca6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007caa:	6853      	ldr	r3, [r2, #4]
 8007cac:	f043 0302 	orr.w	r3, r3, #2
 8007cb0:	6053      	str	r3, [r2, #4]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8007cb2:	6821      	ldr	r1, [r4, #0]
 8007cb4:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	4632      	mov	r2, r6
 8007cba:	310c      	adds	r1, #12
 8007cbc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007cbe:	f7f9 fe10 	bl	80018e2 <HAL_DMA_Start_IT>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8007cc2:	6822      	ldr	r2, [r4, #0]
 8007cc4:	6853      	ldr	r3, [r2, #4]
 8007cc6:	f043 0301 	orr.w	r3, r3, #1
 8007cca:	6053      	str	r3, [r2, #4]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8007ccc:	6823      	ldr	r3, [r4, #0]
 8007cce:	69da      	ldr	r2, [r3, #28]
 8007cd0:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8007cd4:	d120      	bne.n	8007d18 <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
      __HAL_I2SEXT_ENABLE(hi2s);
 8007cd6:	4a18      	ldr	r2, [pc, #96]	; (8007d38 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d018      	beq.n	8007d0e <HAL_I2SEx_TransmitReceive_DMA+0x1ba>
 8007cdc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007ce0:	69d3      	ldr	r3, [r2, #28]
 8007ce2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007ce6:	61d3      	str	r3, [r2, #28]
      __HAL_I2S_ENABLE(hi2s);
 8007ce8:	6822      	ldr	r2, [r4, #0]
 8007cea:	69d3      	ldr	r3, [r2, #28]
 8007cec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007cf0:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007cf2:	2000      	movs	r0, #0
 8007cf4:	e738      	b.n	8007b68 <HAL_I2SEx_TransmitReceive_DMA+0x14>
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	9301      	str	r3, [sp, #4]
 8007cfa:	68d3      	ldr	r3, [r2, #12]
 8007cfc:	9301      	str	r3, [sp, #4]
 8007cfe:	6893      	ldr	r3, [r2, #8]
 8007d00:	9301      	str	r3, [sp, #4]
 8007d02:	9b01      	ldr	r3, [sp, #4]
 8007d04:	e7bf      	b.n	8007c86 <HAL_I2SEx_TransmitReceive_DMA+0x132>
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 8007d06:	4a0d      	ldr	r2, [pc, #52]	; (8007d3c <HAL_I2SEx_TransmitReceive_DMA+0x1e8>)
 8007d08:	e7c3      	b.n	8007c92 <HAL_I2SEx_TransmitReceive_DMA+0x13e>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8007d0a:	4a0c      	ldr	r2, [pc, #48]	; (8007d3c <HAL_I2SEx_TransmitReceive_DMA+0x1e8>)
 8007d0c:	e7cd      	b.n	8007caa <HAL_I2SEx_TransmitReceive_DMA+0x156>
      __HAL_I2SEXT_ENABLE(hi2s);
 8007d0e:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8007d12:	e7e5      	b.n	8007ce0 <HAL_I2SEx_TransmitReceive_DMA+0x18c>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007d14:	2000      	movs	r0, #0
 8007d16:	e727      	b.n	8007b68 <HAL_I2SEx_TransmitReceive_DMA+0x14>
 8007d18:	2000      	movs	r0, #0
 8007d1a:	e725      	b.n	8007b68 <HAL_I2SEx_TransmitReceive_DMA+0x14>
    return  HAL_ERROR;
 8007d1c:	2001      	movs	r0, #1
 8007d1e:	e726      	b.n	8007b6e <HAL_I2SEx_TransmitReceive_DMA+0x1a>
 8007d20:	2001      	movs	r0, #1
 8007d22:	e724      	b.n	8007b6e <HAL_I2SEx_TransmitReceive_DMA+0x1a>
 8007d24:	2001      	movs	r0, #1
 8007d26:	e722      	b.n	8007b6e <HAL_I2SEx_TransmitReceive_DMA+0x1a>
  __HAL_LOCK(hi2s);
 8007d28:	2002      	movs	r0, #2
 8007d2a:	e720      	b.n	8007b6e <HAL_I2SEx_TransmitReceive_DMA+0x1a>
 8007d2c:	08007d43 	.word	0x08007d43
 8007d30:	08007d4f 	.word	0x08007d4f
 8007d34:	08007649 	.word	0x08007649
 8007d38:	40003800 	.word	0x40003800
 8007d3c:	40003400 	.word	0x40003400

08007d40 <HAL_I2SEx_TxRxHalfCpltCallback>:
{
 8007d40:	4770      	bx	lr

08007d42 <I2SEx_TxRxDMAHalfCplt>:
{
 8007d42:	b508      	push	{r3, lr}
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 8007d44:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8007d46:	f7ff fffb 	bl	8007d40 <HAL_I2SEx_TxRxHalfCpltCallback>
 8007d4a:	bd08      	pop	{r3, pc}

08007d4c <HAL_I2SEx_TxRxCpltCallback>:
{
 8007d4c:	4770      	bx	lr

08007d4e <I2SEx_TxRxDMACplt>:
{
 8007d4e:	b538      	push	{r3, r4, r5, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d50:	6b85      	ldr	r5, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8007d52:	69c3      	ldr	r3, [r0, #28]
 8007d54:	b933      	cbnz	r3, 8007d64 <I2SEx_TxRxDMACplt+0x16>
 8007d56:	4604      	mov	r4, r0
    if (hi2s->hdmarx == hdma)
 8007d58:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8007d5a:	4298      	cmp	r0, r3
 8007d5c:	d003      	beq.n	8007d66 <I2SEx_TxRxDMACplt+0x18>
    if (hi2s->hdmatx == hdma)
 8007d5e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8007d60:	429c      	cmp	r4, r3
 8007d62:	d029      	beq.n	8007db8 <I2SEx_TxRxDMACplt+0x6a>
 8007d64:	bd38      	pop	{r3, r4, r5, pc}
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8007d66:	682b      	ldr	r3, [r5, #0]
 8007d68:	69da      	ldr	r2, [r3, #28]
 8007d6a:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8007d6e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8007d72:	d003      	beq.n	8007d7c <I2SEx_TxRxDMACplt+0x2e>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 8007d74:	69da      	ldr	r2, [r3, #28]
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8007d76:	f412 7f40 	tst.w	r2, #768	; 0x300
 8007d7a:	d118      	bne.n	8007dae <I2SEx_TxRxDMACplt+0x60>
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8007d7c:	4a23      	ldr	r2, [pc, #140]	; (8007e0c <I2SEx_TxRxDMACplt+0xbe>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d012      	beq.n	8007da8 <I2SEx_TxRxDMACplt+0x5a>
 8007d82:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007d86:	6853      	ldr	r3, [r2, #4]
 8007d88:	f023 0301 	bic.w	r3, r3, #1
 8007d8c:	6053      	str	r3, [r2, #4]
      hi2s->RxXferCount = 0U;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	866b      	strh	r3, [r5, #50]	; 0x32
      if (hi2s->TxXferCount == 0U)
 8007d92:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d1e1      	bne.n	8007d5e <I2SEx_TxRxDMACplt+0x10>
        hi2s->State = HAL_I2S_STATE_READY;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007da0:	4628      	mov	r0, r5
 8007da2:	f7ff ffd3 	bl	8007d4c <HAL_I2SEx_TxRxCpltCallback>
 8007da6:	e7da      	b.n	8007d5e <I2SEx_TxRxDMACplt+0x10>
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8007da8:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8007dac:	e7eb      	b.n	8007d86 <I2SEx_TxRxDMACplt+0x38>
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8007dae:	685a      	ldr	r2, [r3, #4]
 8007db0:	f022 0201 	bic.w	r2, r2, #1
 8007db4:	605a      	str	r2, [r3, #4]
 8007db6:	e7ea      	b.n	8007d8e <I2SEx_TxRxDMACplt+0x40>
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8007db8:	682b      	ldr	r3, [r5, #0]
 8007dba:	69da      	ldr	r2, [r3, #28]
 8007dbc:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8007dc0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8007dc4:	d003      	beq.n	8007dce <I2SEx_TxRxDMACplt+0x80>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 8007dc6:	69da      	ldr	r2, [r3, #28]
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8007dc8:	f412 7f40 	tst.w	r2, #768	; 0x300
 8007dcc:	d110      	bne.n	8007df0 <I2SEx_TxRxDMACplt+0xa2>
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007dce:	685a      	ldr	r2, [r3, #4]
 8007dd0:	f022 0202 	bic.w	r2, r2, #2
 8007dd4:	605a      	str	r2, [r3, #4]
      hi2s->TxXferCount = 0U;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	856b      	strh	r3, [r5, #42]	; 0x2a
      if (hi2s->RxXferCount == 0U)
 8007dda:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d1c0      	bne.n	8007d64 <I2SEx_TxRxDMACplt+0x16>
        hi2s->State = HAL_I2S_STATE_READY;
 8007de2:	2301      	movs	r3, #1
 8007de4:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007de8:	4628      	mov	r0, r5
 8007dea:	f7ff ffaf 	bl	8007d4c <HAL_I2SEx_TxRxCpltCallback>
}
 8007dee:	e7b9      	b.n	8007d64 <I2SEx_TxRxDMACplt+0x16>
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8007df0:	4a06      	ldr	r2, [pc, #24]	; (8007e0c <I2SEx_TxRxDMACplt+0xbe>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d006      	beq.n	8007e04 <I2SEx_TxRxDMACplt+0xb6>
 8007df6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007dfa:	6853      	ldr	r3, [r2, #4]
 8007dfc:	f023 0302 	bic.w	r3, r3, #2
 8007e00:	6053      	str	r3, [r2, #4]
 8007e02:	e7e8      	b.n	8007dd6 <I2SEx_TxRxDMACplt+0x88>
 8007e04:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8007e08:	e7f7      	b.n	8007dfa <I2SEx_TxRxDMACplt+0xac>
 8007e0a:	bf00      	nop
 8007e0c:	40003800 	.word	0x40003800

08007e10 <I2SEx_TxISR_I2S>:
{
 8007e10:	b508      	push	{r3, lr}
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007e12:	6802      	ldr	r2, [r0, #0]
 8007e14:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007e16:	1c99      	adds	r1, r3, #2
 8007e18:	6241      	str	r1, [r0, #36]	; 0x24
 8007e1a:	881b      	ldrh	r3, [r3, #0]
 8007e1c:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 8007e1e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	3b01      	subs	r3, #1
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8007e28:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	b93b      	cbnz	r3, 8007e3e <I2SEx_TxISR_I2S+0x2e>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007e2e:	6802      	ldr	r2, [r0, #0]
 8007e30:	6853      	ldr	r3, [r2, #4]
 8007e32:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007e36:	6053      	str	r3, [r2, #4]
    if (hi2s->RxXferCount == 0U)
 8007e38:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	b103      	cbz	r3, 8007e40 <I2SEx_TxISR_I2S+0x30>
 8007e3e:	bd08      	pop	{r3, pc}
      hi2s->State = HAL_I2S_STATE_READY;
 8007e40:	2301      	movs	r3, #1
 8007e42:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007e46:	f7ff ff81 	bl	8007d4c <HAL_I2SEx_TxRxCpltCallback>
}
 8007e4a:	e7f8      	b.n	8007e3e <I2SEx_TxISR_I2S+0x2e>

08007e4c <I2SEx_RxISR_I2SExt>:
{
 8007e4c:	b508      	push	{r3, lr}
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007e4e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8007e50:	1c9a      	adds	r2, r3, #2
 8007e52:	62c2      	str	r2, [r0, #44]	; 0x2c
 8007e54:	6801      	ldr	r1, [r0, #0]
 8007e56:	4a14      	ldr	r2, [pc, #80]	; (8007ea8 <I2SEx_RxISR_I2SExt+0x5c>)
 8007e58:	4291      	cmp	r1, r2
 8007e5a:	d019      	beq.n	8007e90 <I2SEx_RxISR_I2SExt+0x44>
 8007e5c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007e60:	68d2      	ldr	r2, [r2, #12]
 8007e62:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007e64:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	3b01      	subs	r3, #1
 8007e6a:	b29b      	uxth	r3, r3
 8007e6c:	8643      	strh	r3, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 8007e6e:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	b963      	cbnz	r3, 8007e8e <I2SEx_RxISR_I2SExt+0x42>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007e74:	6802      	ldr	r2, [r0, #0]
 8007e76:	4b0c      	ldr	r3, [pc, #48]	; (8007ea8 <I2SEx_RxISR_I2SExt+0x5c>)
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d00c      	beq.n	8007e96 <I2SEx_RxISR_I2SExt+0x4a>
 8007e7c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007e80:	6853      	ldr	r3, [r2, #4]
 8007e82:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8007e86:	6053      	str	r3, [r2, #4]
    if (hi2s->TxXferCount == 0U)
 8007e88:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	b12b      	cbz	r3, 8007e9a <I2SEx_RxISR_I2SExt+0x4e>
 8007e8e:	bd08      	pop	{r3, pc}
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007e90:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8007e94:	e7e4      	b.n	8007e60 <I2SEx_RxISR_I2SExt+0x14>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007e96:	4a05      	ldr	r2, [pc, #20]	; (8007eac <I2SEx_RxISR_I2SExt+0x60>)
 8007e98:	e7f2      	b.n	8007e80 <I2SEx_RxISR_I2SExt+0x34>
      hi2s->State = HAL_I2S_STATE_READY;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007ea0:	f7ff ff54 	bl	8007d4c <HAL_I2SEx_TxRxCpltCallback>
}
 8007ea4:	e7f3      	b.n	8007e8e <I2SEx_RxISR_I2SExt+0x42>
 8007ea6:	bf00      	nop
 8007ea8:	40003800 	.word	0x40003800
 8007eac:	40003400 	.word	0x40003400

08007eb0 <I2SEx_TxISR_I2SExt>:
{
 8007eb0:	b508      	push	{r3, lr}
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007eb2:	6802      	ldr	r2, [r0, #0]
 8007eb4:	4b14      	ldr	r3, [pc, #80]	; (8007f08 <I2SEx_TxISR_I2SExt+0x58>)
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d01c      	beq.n	8007ef4 <I2SEx_TxISR_I2SExt+0x44>
 8007eba:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007ebe:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007ec0:	1c99      	adds	r1, r3, #2
 8007ec2:	6241      	str	r1, [r0, #36]	; 0x24
 8007ec4:	881b      	ldrh	r3, [r3, #0]
 8007ec6:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 8007ec8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	3b01      	subs	r3, #1
 8007ece:	b29b      	uxth	r3, r3
 8007ed0:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8007ed2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	b963      	cbnz	r3, 8007ef2 <I2SEx_TxISR_I2SExt+0x42>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ed8:	6802      	ldr	r2, [r0, #0]
 8007eda:	4b0b      	ldr	r3, [pc, #44]	; (8007f08 <I2SEx_TxISR_I2SExt+0x58>)
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d00b      	beq.n	8007ef8 <I2SEx_TxISR_I2SExt+0x48>
 8007ee0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007ee4:	6853      	ldr	r3, [r2, #4]
 8007ee6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007eea:	6053      	str	r3, [r2, #4]
    if (hi2s->RxXferCount == 0U)
 8007eec:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	b123      	cbz	r3, 8007efc <I2SEx_TxISR_I2SExt+0x4c>
 8007ef2:	bd08      	pop	{r3, pc}
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007ef4:	4a05      	ldr	r2, [pc, #20]	; (8007f0c <I2SEx_TxISR_I2SExt+0x5c>)
 8007ef6:	e7e2      	b.n	8007ebe <I2SEx_TxISR_I2SExt+0xe>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ef8:	4a04      	ldr	r2, [pc, #16]	; (8007f0c <I2SEx_TxISR_I2SExt+0x5c>)
 8007efa:	e7f3      	b.n	8007ee4 <I2SEx_TxISR_I2SExt+0x34>
      hi2s->State = HAL_I2S_STATE_READY;
 8007efc:	2301      	movs	r3, #1
 8007efe:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007f02:	f7ff ff23 	bl	8007d4c <HAL_I2SEx_TxRxCpltCallback>
}
 8007f06:	e7f4      	b.n	8007ef2 <I2SEx_TxISR_I2SExt+0x42>
 8007f08:	40003800 	.word	0x40003800
 8007f0c:	40003400 	.word	0x40003400

08007f10 <I2SEx_RxISR_I2S>:
{
 8007f10:	b508      	push	{r3, lr}
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8007f12:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8007f14:	1c9a      	adds	r2, r3, #2
 8007f16:	62c2      	str	r2, [r0, #44]	; 0x2c
 8007f18:	6802      	ldr	r2, [r0, #0]
 8007f1a:	68d2      	ldr	r2, [r2, #12]
 8007f1c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007f1e:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8007f20:	b29b      	uxth	r3, r3
 8007f22:	3b01      	subs	r3, #1
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	8643      	strh	r3, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 8007f28:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	b93b      	cbnz	r3, 8007f3e <I2SEx_RxISR_I2S+0x2e>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007f2e:	6802      	ldr	r2, [r0, #0]
 8007f30:	6853      	ldr	r3, [r2, #4]
 8007f32:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8007f36:	6053      	str	r3, [r2, #4]
    if (hi2s->TxXferCount == 0U)
 8007f38:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	b103      	cbz	r3, 8007f40 <I2SEx_RxISR_I2S+0x30>
 8007f3e:	bd08      	pop	{r3, pc}
      hi2s->State = HAL_I2S_STATE_READY;
 8007f40:	2301      	movs	r3, #1
 8007f42:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007f46:	f7ff ff01 	bl	8007d4c <HAL_I2SEx_TxRxCpltCallback>
}
 8007f4a:	e7f8      	b.n	8007f3e <I2SEx_RxISR_I2S+0x2e>

08007f4c <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 8007f4c:	b510      	push	{r4, lr}
 8007f4e:	b086      	sub	sp, #24
 8007f50:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8007f52:	6803      	ldr	r3, [r0, #0]
 8007f54:	689a      	ldr	r2, [r3, #8]
 8007f56:	9205      	str	r2, [sp, #20]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8007f58:	4a70      	ldr	r2, [pc, #448]	; (800811c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d06f      	beq.n	800803e <HAL_I2SEx_FullDuplex_IRQHandler+0xf2>
 8007f5e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007f62:	6891      	ldr	r1, [r2, #8]
 8007f64:	9104      	str	r1, [sp, #16]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8007f66:	685b      	ldr	r3, [r3, #4]
 8007f68:	9303      	str	r3, [sp, #12]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8007f6a:	6853      	ldr	r3, [r2, #4]
 8007f6c:	9302      	str	r3, [sp, #8]
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007f6e:	6863      	ldr	r3, [r4, #4]
 8007f70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f74:	d001      	beq.n	8007f7a <HAL_I2SEx_FullDuplex_IRQHandler+0x2e>
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d170      	bne.n	800805c <HAL_I2SEx_FullDuplex_IRQHandler+0x110>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8007f7a:	9b05      	ldr	r3, [sp, #20]
 8007f7c:	f013 0f02 	tst.w	r3, #2
 8007f80:	d003      	beq.n	8007f8a <HAL_I2SEx_FullDuplex_IRQHandler+0x3e>
 8007f82:	9b03      	ldr	r3, [sp, #12]
 8007f84:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007f88:	d15c      	bne.n	8008044 <HAL_I2SEx_FullDuplex_IRQHandler+0xf8>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8007f8a:	9b04      	ldr	r3, [sp, #16]
 8007f8c:	f013 0f01 	tst.w	r3, #1
 8007f90:	d003      	beq.n	8007f9a <HAL_I2SEx_FullDuplex_IRQHandler+0x4e>
 8007f92:	9b02      	ldr	r3, [sp, #8]
 8007f94:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007f98:	d158      	bne.n	800804c <HAL_I2SEx_FullDuplex_IRQHandler+0x100>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007f9a:	9b04      	ldr	r3, [sp, #16]
 8007f9c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007fa0:	d024      	beq.n	8007fec <HAL_I2SEx_FullDuplex_IRQHandler+0xa0>
 8007fa2:	9b02      	ldr	r3, [sp, #8]
 8007fa4:	f013 0f20 	tst.w	r3, #32
 8007fa8:	d020      	beq.n	8007fec <HAL_I2SEx_FullDuplex_IRQHandler+0xa0>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007faa:	6822      	ldr	r2, [r4, #0]
 8007fac:	4b5b      	ldr	r3, [pc, #364]	; (800811c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d050      	beq.n	8008054 <HAL_I2SEx_FullDuplex_IRQHandler+0x108>
 8007fb2:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007fb6:	6853      	ldr	r3, [r2, #4]
 8007fb8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8007fbc:	6053      	str	r3, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007fbe:	6822      	ldr	r2, [r4, #0]
 8007fc0:	6853      	ldr	r3, [r2, #4]
 8007fc2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007fc6:	6053      	str	r3, [r2, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007fc8:	2300      	movs	r3, #0
 8007fca:	9300      	str	r3, [sp, #0]
 8007fcc:	6823      	ldr	r3, [r4, #0]
 8007fce:	68da      	ldr	r2, [r3, #12]
 8007fd0:	9200      	str	r2, [sp, #0]
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	9300      	str	r3, [sp, #0]
 8007fd6:	9b00      	ldr	r3, [sp, #0]
      hi2s->State = HAL_I2S_STATE_READY;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007fde:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007fe0:	f043 0302 	orr.w	r3, r3, #2
 8007fe4:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	f7f9 f8b9 	bl	800115e <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007fec:	9b05      	ldr	r3, [sp, #20]
 8007fee:	f013 0f08 	tst.w	r3, #8
 8007ff2:	d022      	beq.n	800803a <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
 8007ff4:	9b03      	ldr	r3, [sp, #12]
 8007ff6:	f013 0f20 	tst.w	r3, #32
 8007ffa:	d01e      	beq.n	800803a <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ffc:	6822      	ldr	r2, [r4, #0]
 8007ffe:	6853      	ldr	r3, [r2, #4]
 8008000:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008004:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008006:	6822      	ldr	r2, [r4, #0]
 8008008:	4b44      	ldr	r3, [pc, #272]	; (800811c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 800800a:	429a      	cmp	r2, r3
 800800c:	d024      	beq.n	8008058 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800800e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8008012:	6853      	ldr	r3, [r2, #4]
 8008014:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8008018:	6053      	str	r3, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800801a:	2300      	movs	r3, #0
 800801c:	9301      	str	r3, [sp, #4]
 800801e:	6823      	ldr	r3, [r4, #0]
 8008020:	689b      	ldr	r3, [r3, #8]
 8008022:	9301      	str	r3, [sp, #4]
 8008024:	9b01      	ldr	r3, [sp, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8008026:	2301      	movs	r3, #1
 8008028:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800802c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800802e:	f043 0304 	orr.w	r3, r3, #4
 8008032:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8008034:	4620      	mov	r0, r4
 8008036:	f7f9 f892 	bl	800115e <HAL_I2S_ErrorCallback>
}
 800803a:	b006      	add	sp, #24
 800803c:	bd10      	pop	{r4, pc}
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800803e:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8008042:	e78e      	b.n	8007f62 <HAL_I2SEx_FullDuplex_IRQHandler+0x16>
      I2SEx_TxISR_I2S(hi2s);
 8008044:	4620      	mov	r0, r4
 8008046:	f7ff fee3 	bl	8007e10 <I2SEx_TxISR_I2S>
 800804a:	e79e      	b.n	8007f8a <HAL_I2SEx_FullDuplex_IRQHandler+0x3e>
      I2SEx_RxISR_I2SExt(hi2s);
 800804c:	4620      	mov	r0, r4
 800804e:	f7ff fefd 	bl	8007e4c <I2SEx_RxISR_I2SExt>
 8008052:	e7a2      	b.n	8007f9a <HAL_I2SEx_FullDuplex_IRQHandler+0x4e>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008054:	4a32      	ldr	r2, [pc, #200]	; (8008120 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8008056:	e7ae      	b.n	8007fb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008058:	4a31      	ldr	r2, [pc, #196]	; (8008120 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 800805a:	e7da      	b.n	8008012 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800805c:	9b04      	ldr	r3, [sp, #16]
 800805e:	f013 0f02 	tst.w	r3, #2
 8008062:	d003      	beq.n	800806c <HAL_I2SEx_FullDuplex_IRQHandler+0x120>
 8008064:	9b02      	ldr	r3, [sp, #8]
 8008066:	f013 0f80 	tst.w	r3, #128	; 0x80
 800806a:	d14a      	bne.n	8008102 <HAL_I2SEx_FullDuplex_IRQHandler+0x1b6>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800806c:	9b05      	ldr	r3, [sp, #20]
 800806e:	f013 0f01 	tst.w	r3, #1
 8008072:	d003      	beq.n	800807c <HAL_I2SEx_FullDuplex_IRQHandler+0x130>
 8008074:	9b03      	ldr	r3, [sp, #12]
 8008076:	f013 0f40 	tst.w	r3, #64	; 0x40
 800807a:	d146      	bne.n	800810a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800807c:	9b05      	ldr	r3, [sp, #20]
 800807e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008082:	d01c      	beq.n	80080be <HAL_I2SEx_FullDuplex_IRQHandler+0x172>
 8008084:	9b03      	ldr	r3, [sp, #12]
 8008086:	f013 0f20 	tst.w	r3, #32
 800808a:	d018      	beq.n	80080be <HAL_I2SEx_FullDuplex_IRQHandler+0x172>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800808c:	6822      	ldr	r2, [r4, #0]
 800808e:	6853      	ldr	r3, [r2, #4]
 8008090:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8008094:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008096:	6822      	ldr	r2, [r4, #0]
 8008098:	4b20      	ldr	r3, [pc, #128]	; (800811c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 800809a:	429a      	cmp	r2, r3
 800809c:	d039      	beq.n	8008112 <HAL_I2SEx_FullDuplex_IRQHandler+0x1c6>
 800809e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80080a2:	6853      	ldr	r3, [r2, #4]
 80080a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80080a8:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 80080aa:	2301      	movs	r3, #1
 80080ac:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80080b0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80080b2:	f043 0302 	orr.w	r3, r3, #2
 80080b6:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80080b8:	4620      	mov	r0, r4
 80080ba:	f7f9 f850 	bl	800115e <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80080be:	9b04      	ldr	r3, [sp, #16]
 80080c0:	f013 0f08 	tst.w	r3, #8
 80080c4:	d0b9      	beq.n	800803a <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
 80080c6:	9b02      	ldr	r3, [sp, #8]
 80080c8:	f013 0f20 	tst.w	r3, #32
 80080cc:	d0b5      	beq.n	800803a <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80080ce:	6822      	ldr	r2, [r4, #0]
 80080d0:	4b12      	ldr	r3, [pc, #72]	; (800811c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 80080d2:	429a      	cmp	r2, r3
 80080d4:	d01f      	beq.n	8008116 <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
 80080d6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80080da:	6853      	ldr	r3, [r2, #4]
 80080dc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80080e0:	6053      	str	r3, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80080e2:	6822      	ldr	r2, [r4, #0]
 80080e4:	6853      	ldr	r3, [r2, #4]
 80080e6:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80080ea:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 80080ec:	2301      	movs	r3, #1
 80080ee:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80080f2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80080f4:	f043 0304 	orr.w	r3, r3, #4
 80080f8:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80080fa:	4620      	mov	r0, r4
 80080fc:	f7f9 f82f 	bl	800115e <HAL_I2S_ErrorCallback>
}
 8008100:	e79b      	b.n	800803a <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      I2SEx_TxISR_I2SExt(hi2s);
 8008102:	4620      	mov	r0, r4
 8008104:	f7ff fed4 	bl	8007eb0 <I2SEx_TxISR_I2SExt>
 8008108:	e7b0      	b.n	800806c <HAL_I2SEx_FullDuplex_IRQHandler+0x120>
      I2SEx_RxISR_I2S(hi2s);
 800810a:	4620      	mov	r0, r4
 800810c:	f7ff ff00 	bl	8007f10 <I2SEx_RxISR_I2S>
 8008110:	e7b4      	b.n	800807c <HAL_I2SEx_FullDuplex_IRQHandler+0x130>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008112:	4a03      	ldr	r2, [pc, #12]	; (8008120 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8008114:	e7c5      	b.n	80080a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008116:	4a02      	ldr	r2, [pc, #8]	; (8008120 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8008118:	e7df      	b.n	80080da <HAL_I2SEx_FullDuplex_IRQHandler+0x18e>
 800811a:	bf00      	nop
 800811c:	40003800 	.word	0x40003800
 8008120:	40003400 	.word	0x40003400
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
  return HAL_OK;
}
 8008124:	2000      	movs	r0, #0
 8008126:	4770      	bx	lr

08008128 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008128:	2800      	cmp	r0, #0
 800812a:	f000 81bb 	beq.w	80084a4 <HAL_RCC_OscConfig+0x37c>
{
 800812e:	b570      	push	{r4, r5, r6, lr}
 8008130:	b082      	sub	sp, #8
 8008132:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008134:	6803      	ldr	r3, [r0, #0]
 8008136:	f013 0f01 	tst.w	r3, #1
 800813a:	d03b      	beq.n	80081b4 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800813c:	4ba7      	ldr	r3, [pc, #668]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	f003 030c 	and.w	r3, r3, #12
 8008144:	2b04      	cmp	r3, #4
 8008146:	d02c      	beq.n	80081a2 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008148:	4ba4      	ldr	r3, [pc, #656]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 800814a:	689b      	ldr	r3, [r3, #8]
 800814c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008150:	2b08      	cmp	r3, #8
 8008152:	d021      	beq.n	8008198 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008154:	6863      	ldr	r3, [r4, #4]
 8008156:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800815a:	d04f      	beq.n	80081fc <HAL_RCC_OscConfig+0xd4>
 800815c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008160:	d052      	beq.n	8008208 <HAL_RCC_OscConfig+0xe0>
 8008162:	4b9e      	ldr	r3, [pc, #632]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800816a:	601a      	str	r2, [r3, #0]
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008172:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008174:	6863      	ldr	r3, [r4, #4]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d050      	beq.n	800821c <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800817a:	f7f9 f867 	bl	800124c <HAL_GetTick>
 800817e:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008180:	4b96      	ldr	r3, [pc, #600]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8008188:	d114      	bne.n	80081b4 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800818a:	f7f9 f85f 	bl	800124c <HAL_GetTick>
 800818e:	1b40      	subs	r0, r0, r5
 8008190:	2864      	cmp	r0, #100	; 0x64
 8008192:	d9f5      	bls.n	8008180 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8008194:	2003      	movs	r0, #3
 8008196:	e18a      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008198:	4b90      	ldr	r3, [pc, #576]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80081a0:	d0d8      	beq.n	8008154 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081a2:	4b8e      	ldr	r3, [pc, #568]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80081aa:	d003      	beq.n	80081b4 <HAL_RCC_OscConfig+0x8c>
 80081ac:	6863      	ldr	r3, [r4, #4]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f000 817a 	beq.w	80084a8 <HAL_RCC_OscConfig+0x380>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80081b4:	6823      	ldr	r3, [r4, #0]
 80081b6:	f013 0f02 	tst.w	r3, #2
 80081ba:	d055      	beq.n	8008268 <HAL_RCC_OscConfig+0x140>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80081bc:	4b87      	ldr	r3, [pc, #540]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	f013 0f0c 	tst.w	r3, #12
 80081c4:	d03e      	beq.n	8008244 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80081c6:	4b85      	ldr	r3, [pc, #532]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 80081c8:	689b      	ldr	r3, [r3, #8]
 80081ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80081ce:	2b08      	cmp	r3, #8
 80081d0:	d033      	beq.n	800823a <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80081d2:	68e3      	ldr	r3, [r4, #12]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d068      	beq.n	80082aa <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80081d8:	2201      	movs	r2, #1
 80081da:	4b81      	ldr	r3, [pc, #516]	; (80083e0 <HAL_RCC_OscConfig+0x2b8>)
 80081dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081de:	f7f9 f835 	bl	800124c <HAL_GetTick>
 80081e2:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081e4:	4b7d      	ldr	r3, [pc, #500]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f013 0f02 	tst.w	r3, #2
 80081ec:	d154      	bne.n	8008298 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80081ee:	f7f9 f82d 	bl	800124c <HAL_GetTick>
 80081f2:	1b40      	subs	r0, r0, r5
 80081f4:	2802      	cmp	r0, #2
 80081f6:	d9f5      	bls.n	80081e4 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80081f8:	2003      	movs	r0, #3
 80081fa:	e158      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081fc:	4a77      	ldr	r2, [pc, #476]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 80081fe:	6813      	ldr	r3, [r2, #0]
 8008200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008204:	6013      	str	r3, [r2, #0]
 8008206:	e7b5      	b.n	8008174 <HAL_RCC_OscConfig+0x4c>
 8008208:	4b74      	ldr	r3, [pc, #464]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 800820a:	681a      	ldr	r2, [r3, #0]
 800820c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008210:	601a      	str	r2, [r3, #0]
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008218:	601a      	str	r2, [r3, #0]
 800821a:	e7ab      	b.n	8008174 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 800821c:	f7f9 f816 	bl	800124c <HAL_GetTick>
 8008220:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008222:	4b6e      	ldr	r3, [pc, #440]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800822a:	d0c3      	beq.n	80081b4 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800822c:	f7f9 f80e 	bl	800124c <HAL_GetTick>
 8008230:	1b40      	subs	r0, r0, r5
 8008232:	2864      	cmp	r0, #100	; 0x64
 8008234:	d9f5      	bls.n	8008222 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8008236:	2003      	movs	r0, #3
 8008238:	e139      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800823a:	4b68      	ldr	r3, [pc, #416]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8008242:	d1c6      	bne.n	80081d2 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008244:	4b65      	ldr	r3, [pc, #404]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f013 0f02 	tst.w	r3, #2
 800824c:	d004      	beq.n	8008258 <HAL_RCC_OscConfig+0x130>
 800824e:	68e3      	ldr	r3, [r4, #12]
 8008250:	2b01      	cmp	r3, #1
 8008252:	d001      	beq.n	8008258 <HAL_RCC_OscConfig+0x130>
        return HAL_ERROR;
 8008254:	2001      	movs	r0, #1
 8008256:	e12a      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008258:	4a60      	ldr	r2, [pc, #384]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 800825a:	6813      	ldr	r3, [r2, #0]
 800825c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8008260:	6921      	ldr	r1, [r4, #16]
 8008262:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8008266:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008268:	6823      	ldr	r3, [r4, #0]
 800826a:	f013 0f08 	tst.w	r3, #8
 800826e:	d040      	beq.n	80082f2 <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008270:	6963      	ldr	r3, [r4, #20]
 8008272:	b363      	cbz	r3, 80082ce <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008274:	2201      	movs	r2, #1
 8008276:	4b5b      	ldr	r3, [pc, #364]	; (80083e4 <HAL_RCC_OscConfig+0x2bc>)
 8008278:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800827a:	f7f8 ffe7 	bl	800124c <HAL_GetTick>
 800827e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008280:	4b56      	ldr	r3, [pc, #344]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 8008282:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008284:	f013 0f02 	tst.w	r3, #2
 8008288:	d133      	bne.n	80082f2 <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800828a:	f7f8 ffdf 	bl	800124c <HAL_GetTick>
 800828e:	1b40      	subs	r0, r0, r5
 8008290:	2802      	cmp	r0, #2
 8008292:	d9f5      	bls.n	8008280 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8008294:	2003      	movs	r0, #3
 8008296:	e10a      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008298:	4a50      	ldr	r2, [pc, #320]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 800829a:	6813      	ldr	r3, [r2, #0]
 800829c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80082a0:	6921      	ldr	r1, [r4, #16]
 80082a2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80082a6:	6013      	str	r3, [r2, #0]
 80082a8:	e7de      	b.n	8008268 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 80082aa:	2200      	movs	r2, #0
 80082ac:	4b4c      	ldr	r3, [pc, #304]	; (80083e0 <HAL_RCC_OscConfig+0x2b8>)
 80082ae:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80082b0:	f7f8 ffcc 	bl	800124c <HAL_GetTick>
 80082b4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082b6:	4b49      	ldr	r3, [pc, #292]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f013 0f02 	tst.w	r3, #2
 80082be:	d0d3      	beq.n	8008268 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80082c0:	f7f8 ffc4 	bl	800124c <HAL_GetTick>
 80082c4:	1b40      	subs	r0, r0, r5
 80082c6:	2802      	cmp	r0, #2
 80082c8:	d9f5      	bls.n	80082b6 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 80082ca:	2003      	movs	r0, #3
 80082cc:	e0ef      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80082ce:	2200      	movs	r2, #0
 80082d0:	4b44      	ldr	r3, [pc, #272]	; (80083e4 <HAL_RCC_OscConfig+0x2bc>)
 80082d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082d4:	f7f8 ffba 	bl	800124c <HAL_GetTick>
 80082d8:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80082da:	4b40      	ldr	r3, [pc, #256]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 80082dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082de:	f013 0f02 	tst.w	r3, #2
 80082e2:	d006      	beq.n	80082f2 <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80082e4:	f7f8 ffb2 	bl	800124c <HAL_GetTick>
 80082e8:	1b40      	subs	r0, r0, r5
 80082ea:	2802      	cmp	r0, #2
 80082ec:	d9f5      	bls.n	80082da <HAL_RCC_OscConfig+0x1b2>
        {
          return HAL_TIMEOUT;
 80082ee:	2003      	movs	r0, #3
 80082f0:	e0dd      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80082f2:	6823      	ldr	r3, [r4, #0]
 80082f4:	f013 0f04 	tst.w	r3, #4
 80082f8:	d079      	beq.n	80083ee <HAL_RCC_OscConfig+0x2c6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80082fa:	4b38      	ldr	r3, [pc, #224]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 80082fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082fe:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8008302:	d133      	bne.n	800836c <HAL_RCC_OscConfig+0x244>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008304:	2300      	movs	r3, #0
 8008306:	9301      	str	r3, [sp, #4]
 8008308:	4b34      	ldr	r3, [pc, #208]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 800830a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800830c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008310:	641a      	str	r2, [r3, #64]	; 0x40
 8008312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008318:	9301      	str	r3, [sp, #4]
 800831a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800831c:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800831e:	4b32      	ldr	r3, [pc, #200]	; (80083e8 <HAL_RCC_OscConfig+0x2c0>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f413 7f80 	tst.w	r3, #256	; 0x100
 8008326:	d023      	beq.n	8008370 <HAL_RCC_OscConfig+0x248>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008328:	68a3      	ldr	r3, [r4, #8]
 800832a:	2b01      	cmp	r3, #1
 800832c:	d034      	beq.n	8008398 <HAL_RCC_OscConfig+0x270>
 800832e:	2b05      	cmp	r3, #5
 8008330:	d038      	beq.n	80083a4 <HAL_RCC_OscConfig+0x27c>
 8008332:	4b2a      	ldr	r3, [pc, #168]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 8008334:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008336:	f022 0201 	bic.w	r2, r2, #1
 800833a:	671a      	str	r2, [r3, #112]	; 0x70
 800833c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800833e:	f022 0204 	bic.w	r2, r2, #4
 8008342:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008344:	68a3      	ldr	r3, [r4, #8]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d036      	beq.n	80083b8 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800834a:	f7f8 ff7f 	bl	800124c <HAL_GetTick>
 800834e:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008350:	4b22      	ldr	r3, [pc, #136]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 8008352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008354:	f013 0f02 	tst.w	r3, #2
 8008358:	d148      	bne.n	80083ec <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800835a:	f7f8 ff77 	bl	800124c <HAL_GetTick>
 800835e:	1b80      	subs	r0, r0, r6
 8008360:	f241 3388 	movw	r3, #5000	; 0x1388
 8008364:	4298      	cmp	r0, r3
 8008366:	d9f3      	bls.n	8008350 <HAL_RCC_OscConfig+0x228>
        {
          return HAL_TIMEOUT;
 8008368:	2003      	movs	r0, #3
 800836a:	e0a0      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
    FlagStatus       pwrclkchanged = RESET;
 800836c:	2500      	movs	r5, #0
 800836e:	e7d6      	b.n	800831e <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008370:	4a1d      	ldr	r2, [pc, #116]	; (80083e8 <HAL_RCC_OscConfig+0x2c0>)
 8008372:	6813      	ldr	r3, [r2, #0]
 8008374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008378:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800837a:	f7f8 ff67 	bl	800124c <HAL_GetTick>
 800837e:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008380:	4b19      	ldr	r3, [pc, #100]	; (80083e8 <HAL_RCC_OscConfig+0x2c0>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f413 7f80 	tst.w	r3, #256	; 0x100
 8008388:	d1ce      	bne.n	8008328 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800838a:	f7f8 ff5f 	bl	800124c <HAL_GetTick>
 800838e:	1b80      	subs	r0, r0, r6
 8008390:	2802      	cmp	r0, #2
 8008392:	d9f5      	bls.n	8008380 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8008394:	2003      	movs	r0, #3
 8008396:	e08a      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008398:	4a10      	ldr	r2, [pc, #64]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 800839a:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800839c:	f043 0301 	orr.w	r3, r3, #1
 80083a0:	6713      	str	r3, [r2, #112]	; 0x70
 80083a2:	e7cf      	b.n	8008344 <HAL_RCC_OscConfig+0x21c>
 80083a4:	4b0d      	ldr	r3, [pc, #52]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 80083a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80083a8:	f042 0204 	orr.w	r2, r2, #4
 80083ac:	671a      	str	r2, [r3, #112]	; 0x70
 80083ae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80083b0:	f042 0201 	orr.w	r2, r2, #1
 80083b4:	671a      	str	r2, [r3, #112]	; 0x70
 80083b6:	e7c5      	b.n	8008344 <HAL_RCC_OscConfig+0x21c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80083b8:	f7f8 ff48 	bl	800124c <HAL_GetTick>
 80083bc:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80083be:	4b07      	ldr	r3, [pc, #28]	; (80083dc <HAL_RCC_OscConfig+0x2b4>)
 80083c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083c2:	f013 0f02 	tst.w	r3, #2
 80083c6:	d011      	beq.n	80083ec <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80083c8:	f7f8 ff40 	bl	800124c <HAL_GetTick>
 80083cc:	1b80      	subs	r0, r0, r6
 80083ce:	f241 3388 	movw	r3, #5000	; 0x1388
 80083d2:	4298      	cmp	r0, r3
 80083d4:	d9f3      	bls.n	80083be <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
 80083d6:	2003      	movs	r0, #3
 80083d8:	e069      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
 80083da:	bf00      	nop
 80083dc:	40023800 	.word	0x40023800
 80083e0:	42470000 	.word	0x42470000
 80083e4:	42470e80 	.word	0x42470e80
 80083e8:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80083ec:	b9e5      	cbnz	r5, 8008428 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80083ee:	69a3      	ldr	r3, [r4, #24]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d05b      	beq.n	80084ac <HAL_RCC_OscConfig+0x384>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80083f4:	4a30      	ldr	r2, [pc, #192]	; (80084b8 <HAL_RCC_OscConfig+0x390>)
 80083f6:	6892      	ldr	r2, [r2, #8]
 80083f8:	f002 020c 	and.w	r2, r2, #12
 80083fc:	2a08      	cmp	r2, #8
 80083fe:	d058      	beq.n	80084b2 <HAL_RCC_OscConfig+0x38a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008400:	2b02      	cmp	r3, #2
 8008402:	d017      	beq.n	8008434 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008404:	2200      	movs	r2, #0
 8008406:	4b2d      	ldr	r3, [pc, #180]	; (80084bc <HAL_RCC_OscConfig+0x394>)
 8008408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800840a:	f7f8 ff1f 	bl	800124c <HAL_GetTick>
 800840e:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008410:	4b29      	ldr	r3, [pc, #164]	; (80084b8 <HAL_RCC_OscConfig+0x390>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8008418:	d042      	beq.n	80084a0 <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800841a:	f7f8 ff17 	bl	800124c <HAL_GetTick>
 800841e:	1b00      	subs	r0, r0, r4
 8008420:	2802      	cmp	r0, #2
 8008422:	d9f5      	bls.n	8008410 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8008424:	2003      	movs	r0, #3
 8008426:	e042      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_PWR_CLK_DISABLE();
 8008428:	4a23      	ldr	r2, [pc, #140]	; (80084b8 <HAL_RCC_OscConfig+0x390>)
 800842a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800842c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008430:	6413      	str	r3, [r2, #64]	; 0x40
 8008432:	e7dc      	b.n	80083ee <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 8008434:	2200      	movs	r2, #0
 8008436:	4b21      	ldr	r3, [pc, #132]	; (80084bc <HAL_RCC_OscConfig+0x394>)
 8008438:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800843a:	f7f8 ff07 	bl	800124c <HAL_GetTick>
 800843e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008440:	4b1d      	ldr	r3, [pc, #116]	; (80084b8 <HAL_RCC_OscConfig+0x390>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8008448:	d006      	beq.n	8008458 <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800844a:	f7f8 feff 	bl	800124c <HAL_GetTick>
 800844e:	1b40      	subs	r0, r0, r5
 8008450:	2802      	cmp	r0, #2
 8008452:	d9f5      	bls.n	8008440 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8008454:	2003      	movs	r0, #3
 8008456:	e02a      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008458:	69e3      	ldr	r3, [r4, #28]
 800845a:	6a22      	ldr	r2, [r4, #32]
 800845c:	4313      	orrs	r3, r2
 800845e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008460:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8008464:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8008466:	0852      	lsrs	r2, r2, #1
 8008468:	3a01      	subs	r2, #1
 800846a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800846e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008470:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008474:	4a10      	ldr	r2, [pc, #64]	; (80084b8 <HAL_RCC_OscConfig+0x390>)
 8008476:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8008478:	2201      	movs	r2, #1
 800847a:	4b10      	ldr	r3, [pc, #64]	; (80084bc <HAL_RCC_OscConfig+0x394>)
 800847c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800847e:	f7f8 fee5 	bl	800124c <HAL_GetTick>
 8008482:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008484:	4b0c      	ldr	r3, [pc, #48]	; (80084b8 <HAL_RCC_OscConfig+0x390>)
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800848c:	d106      	bne.n	800849c <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800848e:	f7f8 fedd 	bl	800124c <HAL_GetTick>
 8008492:	1b00      	subs	r0, r0, r4
 8008494:	2802      	cmp	r0, #2
 8008496:	d9f5      	bls.n	8008484 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8008498:	2003      	movs	r0, #3
 800849a:	e008      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 800849c:	2000      	movs	r0, #0
 800849e:	e006      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
 80084a0:	2000      	movs	r0, #0
 80084a2:	e004      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
    return HAL_ERROR;
 80084a4:	2001      	movs	r0, #1
 80084a6:	4770      	bx	lr
        return HAL_ERROR;
 80084a8:	2001      	movs	r0, #1
 80084aa:	e000      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
  return HAL_OK;
 80084ac:	2000      	movs	r0, #0
}
 80084ae:	b002      	add	sp, #8
 80084b0:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80084b2:	2001      	movs	r0, #1
 80084b4:	e7fb      	b.n	80084ae <HAL_RCC_OscConfig+0x386>
 80084b6:	bf00      	nop
 80084b8:	40023800 	.word	0x40023800
 80084bc:	42470060 	.word	0x42470060

080084c0 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80084c0:	b570      	push	{r4, r5, r6, lr}
 80084c2:	b088      	sub	sp, #32
 80084c4:	460c      	mov	r4, r1
 80084c6:	4616      	mov	r6, r2
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 80084c8:	b308      	cbz	r0, 800850e <HAL_RCC_MCOConfig+0x4e>
  else
  {
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));

    /* MCO2 Clock Enable */
    __MCO2_CLK_ENABLE();
 80084ca:	2300      	movs	r3, #0
 80084cc:	9302      	str	r3, [sp, #8]
 80084ce:	4d20      	ldr	r5, [pc, #128]	; (8008550 <HAL_RCC_MCOConfig+0x90>)
 80084d0:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80084d2:	f042 0204 	orr.w	r2, r2, #4
 80084d6:	632a      	str	r2, [r5, #48]	; 0x30
 80084d8:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80084da:	f002 0204 	and.w	r2, r2, #4
 80084de:	9202      	str	r2, [sp, #8]
 80084e0:	9a02      	ldr	r2, [sp, #8]

    /* Configure the MCO2 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO2_PIN;
 80084e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80084e6:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084e8:	2202      	movs	r2, #2
 80084ea:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80084ec:	2203      	movs	r2, #3
 80084ee:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084f0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80084f2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80084f4:	a903      	add	r1, sp, #12
 80084f6:	4817      	ldr	r0, [pc, #92]	; (8008554 <HAL_RCC_MCOConfig+0x94>)
 80084f8:	f7f9 fc78 	bl	8001dec <HAL_GPIO_Init>

    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 80084fc:	68ab      	ldr	r3, [r5, #8]
 80084fe:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8008502:	ea44 04c6 	orr.w	r4, r4, r6, lsl #3
 8008506:	431c      	orrs	r4, r3
 8008508:	60ac      	str	r4, [r5, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 800850a:	b008      	add	sp, #32
 800850c:	bd70      	pop	{r4, r5, r6, pc}
    __MCO1_CLK_ENABLE();
 800850e:	2300      	movs	r3, #0
 8008510:	9301      	str	r3, [sp, #4]
 8008512:	4d0f      	ldr	r5, [pc, #60]	; (8008550 <HAL_RCC_MCOConfig+0x90>)
 8008514:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8008516:	f042 0201 	orr.w	r2, r2, #1
 800851a:	632a      	str	r2, [r5, #48]	; 0x30
 800851c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800851e:	f002 0201 	and.w	r2, r2, #1
 8008522:	9201      	str	r2, [sp, #4]
 8008524:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8008526:	f44f 7280 	mov.w	r2, #256	; 0x100
 800852a:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800852c:	2202      	movs	r2, #2
 800852e:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008530:	2203      	movs	r2, #3
 8008532:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008534:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8008536:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8008538:	a903      	add	r1, sp, #12
 800853a:	4807      	ldr	r0, [pc, #28]	; (8008558 <HAL_RCC_MCOConfig+0x98>)
 800853c:	f7f9 fc56 	bl	8001dec <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8008540:	68ab      	ldr	r3, [r5, #8]
 8008542:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 8008546:	4334      	orrs	r4, r6
 8008548:	431c      	orrs	r4, r3
 800854a:	60ac      	str	r4, [r5, #8]
 800854c:	e7dd      	b.n	800850a <HAL_RCC_MCOConfig+0x4a>
 800854e:	bf00      	nop
 8008550:	40023800 	.word	0x40023800
 8008554:	40020800 	.word	0x40020800
 8008558:	40020000 	.word	0x40020000

0800855c <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800855c:	2201      	movs	r2, #1
 800855e:	4b01      	ldr	r3, [pc, #4]	; (8008564 <HAL_RCC_EnableCSS+0x8>)
 8008560:	601a      	str	r2, [r3, #0]
 8008562:	4770      	bx	lr
 8008564:	4247004c 	.word	0x4247004c

08008568 <HAL_RCC_DisableCSS>:
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 8008568:	2200      	movs	r2, #0
 800856a:	4b01      	ldr	r3, [pc, #4]	; (8008570 <HAL_RCC_DisableCSS+0x8>)
 800856c:	601a      	str	r2, [r3, #0]
 800856e:	4770      	bx	lr
 8008570:	4247004c 	.word	0x4247004c

08008574 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008576:	4b31      	ldr	r3, [pc, #196]	; (800863c <HAL_RCC_GetSysClockFreq+0xc8>)
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	f003 030c 	and.w	r3, r3, #12
 800857e:	2b04      	cmp	r3, #4
 8008580:	d059      	beq.n	8008636 <HAL_RCC_GetSysClockFreq+0xc2>
 8008582:	2b08      	cmp	r3, #8
 8008584:	d001      	beq.n	800858a <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008586:	482e      	ldr	r0, [pc, #184]	; (8008640 <HAL_RCC_GetSysClockFreq+0xcc>)
 8008588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800858a:	4b2c      	ldr	r3, [pc, #176]	; (800863c <HAL_RCC_GetSysClockFreq+0xc8>)
 800858c:	685a      	ldr	r2, [r3, #4]
 800858e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8008598:	d02a      	beq.n	80085f0 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800859a:	4b28      	ldr	r3, [pc, #160]	; (800863c <HAL_RCC_GetSysClockFreq+0xc8>)
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80085a2:	461e      	mov	r6, r3
 80085a4:	2700      	movs	r7, #0
 80085a6:	015c      	lsls	r4, r3, #5
 80085a8:	2500      	movs	r5, #0
 80085aa:	1ae4      	subs	r4, r4, r3
 80085ac:	eb65 0507 	sbc.w	r5, r5, r7
 80085b0:	01a9      	lsls	r1, r5, #6
 80085b2:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 80085b6:	01a0      	lsls	r0, r4, #6
 80085b8:	1b00      	subs	r0, r0, r4
 80085ba:	eb61 0105 	sbc.w	r1, r1, r5
 80085be:	00cb      	lsls	r3, r1, #3
 80085c0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80085c4:	00c4      	lsls	r4, r0, #3
 80085c6:	19a0      	adds	r0, r4, r6
 80085c8:	eb43 0107 	adc.w	r1, r3, r7
 80085cc:	024b      	lsls	r3, r1, #9
 80085ce:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 80085d2:	0244      	lsls	r4, r0, #9
 80085d4:	4620      	mov	r0, r4
 80085d6:	4619      	mov	r1, r3
 80085d8:	2300      	movs	r3, #0
 80085da:	f005 feef 	bl	800e3bc <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80085de:	4b17      	ldr	r3, [pc, #92]	; (800863c <HAL_RCC_GetSysClockFreq+0xc8>)
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80085e6:	3301      	adds	r3, #1
 80085e8:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 80085ea:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80085ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80085f0:	4b12      	ldr	r3, [pc, #72]	; (800863c <HAL_RCC_GetSysClockFreq+0xc8>)
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80085f8:	461e      	mov	r6, r3
 80085fa:	2700      	movs	r7, #0
 80085fc:	015c      	lsls	r4, r3, #5
 80085fe:	2500      	movs	r5, #0
 8008600:	1ae4      	subs	r4, r4, r3
 8008602:	eb65 0507 	sbc.w	r5, r5, r7
 8008606:	01a9      	lsls	r1, r5, #6
 8008608:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 800860c:	01a0      	lsls	r0, r4, #6
 800860e:	1b00      	subs	r0, r0, r4
 8008610:	eb61 0105 	sbc.w	r1, r1, r5
 8008614:	00cb      	lsls	r3, r1, #3
 8008616:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800861a:	00c4      	lsls	r4, r0, #3
 800861c:	19a0      	adds	r0, r4, r6
 800861e:	eb43 0107 	adc.w	r1, r3, r7
 8008622:	028b      	lsls	r3, r1, #10
 8008624:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8008628:	0284      	lsls	r4, r0, #10
 800862a:	4620      	mov	r0, r4
 800862c:	4619      	mov	r1, r3
 800862e:	2300      	movs	r3, #0
 8008630:	f005 fec4 	bl	800e3bc <__aeabi_uldivmod>
 8008634:	e7d3      	b.n	80085de <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 8008636:	4803      	ldr	r0, [pc, #12]	; (8008644 <HAL_RCC_GetSysClockFreq+0xd0>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8008638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800863a:	bf00      	nop
 800863c:	40023800 	.word	0x40023800
 8008640:	00f42400 	.word	0x00f42400
 8008644:	007a1200 	.word	0x007a1200

08008648 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8008648:	2800      	cmp	r0, #0
 800864a:	f000 809d 	beq.w	8008788 <HAL_RCC_ClockConfig+0x140>
{
 800864e:	b570      	push	{r4, r5, r6, lr}
 8008650:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008652:	4b4f      	ldr	r3, [pc, #316]	; (8008790 <HAL_RCC_ClockConfig+0x148>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f003 030f 	and.w	r3, r3, #15
 800865a:	428b      	cmp	r3, r1
 800865c:	d209      	bcs.n	8008672 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800865e:	b2cb      	uxtb	r3, r1
 8008660:	4a4b      	ldr	r2, [pc, #300]	; (8008790 <HAL_RCC_ClockConfig+0x148>)
 8008662:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008664:	6813      	ldr	r3, [r2, #0]
 8008666:	f003 030f 	and.w	r3, r3, #15
 800866a:	4299      	cmp	r1, r3
 800866c:	d001      	beq.n	8008672 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 800866e:	2001      	movs	r0, #1
 8008670:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008672:	6823      	ldr	r3, [r4, #0]
 8008674:	f013 0f02 	tst.w	r3, #2
 8008678:	d017      	beq.n	80086aa <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800867a:	f013 0f04 	tst.w	r3, #4
 800867e:	d004      	beq.n	800868a <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008680:	4a44      	ldr	r2, [pc, #272]	; (8008794 <HAL_RCC_ClockConfig+0x14c>)
 8008682:	6893      	ldr	r3, [r2, #8]
 8008684:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008688:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800868a:	6823      	ldr	r3, [r4, #0]
 800868c:	f013 0f08 	tst.w	r3, #8
 8008690:	d004      	beq.n	800869c <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008692:	4a40      	ldr	r2, [pc, #256]	; (8008794 <HAL_RCC_ClockConfig+0x14c>)
 8008694:	6893      	ldr	r3, [r2, #8]
 8008696:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800869a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800869c:	4a3d      	ldr	r2, [pc, #244]	; (8008794 <HAL_RCC_ClockConfig+0x14c>)
 800869e:	6893      	ldr	r3, [r2, #8]
 80086a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80086a4:	68a0      	ldr	r0, [r4, #8]
 80086a6:	4303      	orrs	r3, r0
 80086a8:	6093      	str	r3, [r2, #8]
 80086aa:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80086ac:	6823      	ldr	r3, [r4, #0]
 80086ae:	f013 0f01 	tst.w	r3, #1
 80086b2:	d032      	beq.n	800871a <HAL_RCC_ClockConfig+0xd2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086b4:	6863      	ldr	r3, [r4, #4]
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	d021      	beq.n	80086fe <HAL_RCC_ClockConfig+0xb6>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80086ba:	1e9a      	subs	r2, r3, #2
 80086bc:	2a01      	cmp	r2, #1
 80086be:	d925      	bls.n	800870c <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086c0:	4a34      	ldr	r2, [pc, #208]	; (8008794 <HAL_RCC_ClockConfig+0x14c>)
 80086c2:	6812      	ldr	r2, [r2, #0]
 80086c4:	f012 0f02 	tst.w	r2, #2
 80086c8:	d060      	beq.n	800878c <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80086ca:	4932      	ldr	r1, [pc, #200]	; (8008794 <HAL_RCC_ClockConfig+0x14c>)
 80086cc:	688a      	ldr	r2, [r1, #8]
 80086ce:	f022 0203 	bic.w	r2, r2, #3
 80086d2:	4313      	orrs	r3, r2
 80086d4:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80086d6:	f7f8 fdb9 	bl	800124c <HAL_GetTick>
 80086da:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086dc:	4b2d      	ldr	r3, [pc, #180]	; (8008794 <HAL_RCC_ClockConfig+0x14c>)
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	f003 030c 	and.w	r3, r3, #12
 80086e4:	6862      	ldr	r2, [r4, #4]
 80086e6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80086ea:	d016      	beq.n	800871a <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80086ec:	f7f8 fdae 	bl	800124c <HAL_GetTick>
 80086f0:	1b80      	subs	r0, r0, r6
 80086f2:	f241 3388 	movw	r3, #5000	; 0x1388
 80086f6:	4298      	cmp	r0, r3
 80086f8:	d9f0      	bls.n	80086dc <HAL_RCC_ClockConfig+0x94>
        return HAL_TIMEOUT;
 80086fa:	2003      	movs	r0, #3
 80086fc:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80086fe:	4a25      	ldr	r2, [pc, #148]	; (8008794 <HAL_RCC_ClockConfig+0x14c>)
 8008700:	6812      	ldr	r2, [r2, #0]
 8008702:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8008706:	d1e0      	bne.n	80086ca <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8008708:	2001      	movs	r0, #1
 800870a:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800870c:	4a21      	ldr	r2, [pc, #132]	; (8008794 <HAL_RCC_ClockConfig+0x14c>)
 800870e:	6812      	ldr	r2, [r2, #0]
 8008710:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8008714:	d1d9      	bne.n	80086ca <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8008716:	2001      	movs	r0, #1
 8008718:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800871a:	4b1d      	ldr	r3, [pc, #116]	; (8008790 <HAL_RCC_ClockConfig+0x148>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f003 030f 	and.w	r3, r3, #15
 8008722:	429d      	cmp	r5, r3
 8008724:	d209      	bcs.n	800873a <HAL_RCC_ClockConfig+0xf2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008726:	b2ea      	uxtb	r2, r5
 8008728:	4b19      	ldr	r3, [pc, #100]	; (8008790 <HAL_RCC_ClockConfig+0x148>)
 800872a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f003 030f 	and.w	r3, r3, #15
 8008732:	429d      	cmp	r5, r3
 8008734:	d001      	beq.n	800873a <HAL_RCC_ClockConfig+0xf2>
      return HAL_ERROR;
 8008736:	2001      	movs	r0, #1
}
 8008738:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800873a:	6823      	ldr	r3, [r4, #0]
 800873c:	f013 0f04 	tst.w	r3, #4
 8008740:	d006      	beq.n	8008750 <HAL_RCC_ClockConfig+0x108>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008742:	4a14      	ldr	r2, [pc, #80]	; (8008794 <HAL_RCC_ClockConfig+0x14c>)
 8008744:	6893      	ldr	r3, [r2, #8]
 8008746:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800874a:	68e1      	ldr	r1, [r4, #12]
 800874c:	430b      	orrs	r3, r1
 800874e:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008750:	6823      	ldr	r3, [r4, #0]
 8008752:	f013 0f08 	tst.w	r3, #8
 8008756:	d007      	beq.n	8008768 <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008758:	4a0e      	ldr	r2, [pc, #56]	; (8008794 <HAL_RCC_ClockConfig+0x14c>)
 800875a:	6893      	ldr	r3, [r2, #8]
 800875c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8008760:	6921      	ldr	r1, [r4, #16]
 8008762:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8008766:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008768:	f7ff ff04 	bl	8008574 <HAL_RCC_GetSysClockFreq>
 800876c:	4b09      	ldr	r3, [pc, #36]	; (8008794 <HAL_RCC_ClockConfig+0x14c>)
 800876e:	689b      	ldr	r3, [r3, #8]
 8008770:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8008774:	4a08      	ldr	r2, [pc, #32]	; (8008798 <HAL_RCC_ClockConfig+0x150>)
 8008776:	5cd3      	ldrb	r3, [r2, r3]
 8008778:	40d8      	lsrs	r0, r3
 800877a:	4b08      	ldr	r3, [pc, #32]	; (800879c <HAL_RCC_ClockConfig+0x154>)
 800877c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800877e:	2000      	movs	r0, #0
 8008780:	f7f8 fd1a 	bl	80011b8 <HAL_InitTick>
  return HAL_OK;
 8008784:	2000      	movs	r0, #0
 8008786:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8008788:	2001      	movs	r0, #1
 800878a:	4770      	bx	lr
        return HAL_ERROR;
 800878c:	2001      	movs	r0, #1
 800878e:	bd70      	pop	{r4, r5, r6, pc}
 8008790:	40023c00 	.word	0x40023c00
 8008794:	40023800 	.word	0x40023800
 8008798:	08010110 	.word	0x08010110
 800879c:	2000007c 	.word	0x2000007c

080087a0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80087a0:	4b01      	ldr	r3, [pc, #4]	; (80087a8 <HAL_RCC_GetHCLKFreq+0x8>)
 80087a2:	6818      	ldr	r0, [r3, #0]
 80087a4:	4770      	bx	lr
 80087a6:	bf00      	nop
 80087a8:	2000007c 	.word	0x2000007c

080087ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80087ac:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80087ae:	f7ff fff7 	bl	80087a0 <HAL_RCC_GetHCLKFreq>
 80087b2:	4b04      	ldr	r3, [pc, #16]	; (80087c4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80087b4:	689b      	ldr	r3, [r3, #8]
 80087b6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80087ba:	4a03      	ldr	r2, [pc, #12]	; (80087c8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80087bc:	5cd3      	ldrb	r3, [r2, r3]
}
 80087be:	40d8      	lsrs	r0, r3
 80087c0:	bd08      	pop	{r3, pc}
 80087c2:	bf00      	nop
 80087c4:	40023800 	.word	0x40023800
 80087c8:	08010120 	.word	0x08010120

080087cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80087cc:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80087ce:	f7ff ffe7 	bl	80087a0 <HAL_RCC_GetHCLKFreq>
 80087d2:	4b04      	ldr	r3, [pc, #16]	; (80087e4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80087da:	4a03      	ldr	r2, [pc, #12]	; (80087e8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80087dc:	5cd3      	ldrb	r3, [r2, r3]
}
 80087de:	40d8      	lsrs	r0, r3
 80087e0:	bd08      	pop	{r3, pc}
 80087e2:	bf00      	nop
 80087e4:	40023800 	.word	0x40023800
 80087e8:	08010120 	.word	0x08010120

080087ec <HAL_RCC_GetOscConfig>:
  * @retval None
  */
__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 80087ec:	230f      	movs	r3, #15
 80087ee:	6003      	str	r3, [r0, #0]

  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 80087f0:	4b30      	ldr	r3, [pc, #192]	; (80088b4 <HAL_RCC_GetOscConfig+0xc8>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80087f8:	d03c      	beq.n	8008874 <HAL_RCC_GetOscConfig+0x88>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 80087fa:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80087fe:	6043      	str	r3, [r0, #4]
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8008800:	4b2c      	ldr	r3, [pc, #176]	; (80088b4 <HAL_RCC_GetOscConfig+0xc8>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f013 0f01 	tst.w	r3, #1
 8008808:	d040      	beq.n	800888c <HAL_RCC_GetOscConfig+0xa0>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 800880a:	2301      	movs	r3, #1
 800880c:	60c3      	str	r3, [r0, #12]
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 800880e:	4a29      	ldr	r2, [pc, #164]	; (80088b4 <HAL_RCC_GetOscConfig+0xc8>)
 8008810:	6813      	ldr	r3, [r2, #0]
 8008812:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8008816:	6103      	str	r3, [r0, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8008818:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800881a:	f013 0f04 	tst.w	r3, #4
 800881e:	d038      	beq.n	8008892 <HAL_RCC_GetOscConfig+0xa6>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8008820:	2305      	movs	r3, #5
 8008822:	6083      	str	r3, [r0, #8]
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 8008824:	4b23      	ldr	r3, [pc, #140]	; (80088b4 <HAL_RCC_GetOscConfig+0xc8>)
 8008826:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008828:	f013 0f01 	tst.w	r3, #1
 800882c:	d03c      	beq.n	80088a8 <HAL_RCC_GetOscConfig+0xbc>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 800882e:	2301      	movs	r3, #1
 8008830:	6143      	str	r3, [r0, #20]
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 8008832:	4b20      	ldr	r3, [pc, #128]	; (80088b4 <HAL_RCC_GetOscConfig+0xc8>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800883a:	d138      	bne.n	80088ae <HAL_RCC_GetOscConfig+0xc2>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 800883c:	2301      	movs	r3, #1
 800883e:	6183      	str	r3, [r0, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008840:	4a1c      	ldr	r2, [pc, #112]	; (80088b4 <HAL_RCC_GetOscConfig+0xc8>)
 8008842:	6853      	ldr	r3, [r2, #4]
 8008844:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008848:	61c3      	str	r3, [r0, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 800884a:	6853      	ldr	r3, [r2, #4]
 800884c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008850:	6203      	str	r3, [r0, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008852:	6853      	ldr	r3, [r2, #4]
 8008854:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8008858:	6243      	str	r3, [r0, #36]	; 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
 800885a:	6853      	ldr	r3, [r2, #4]
 800885c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008860:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8008864:	005b      	lsls	r3, r3, #1
 8008866:	0c1b      	lsrs	r3, r3, #16
 8008868:	6283      	str	r3, [r0, #40]	; 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
 800886a:	6853      	ldr	r3, [r2, #4]
 800886c:	f3c3 6303 	ubfx	r3, r3, #24, #4
 8008870:	62c3      	str	r3, [r0, #44]	; 0x2c
 8008872:	4770      	bx	lr
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 8008874:	4b0f      	ldr	r3, [pc, #60]	; (80088b4 <HAL_RCC_GetOscConfig+0xc8>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800887c:	d003      	beq.n	8008886 <HAL_RCC_GetOscConfig+0x9a>
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 800887e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008882:	6043      	str	r3, [r0, #4]
 8008884:	e7bc      	b.n	8008800 <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8008886:	2300      	movs	r3, #0
 8008888:	6043      	str	r3, [r0, #4]
 800888a:	e7b9      	b.n	8008800 <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 800888c:	2300      	movs	r3, #0
 800888e:	60c3      	str	r3, [r0, #12]
 8008890:	e7bd      	b.n	800880e <HAL_RCC_GetOscConfig+0x22>
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8008892:	4b08      	ldr	r3, [pc, #32]	; (80088b4 <HAL_RCC_GetOscConfig+0xc8>)
 8008894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008896:	f013 0f01 	tst.w	r3, #1
 800889a:	d002      	beq.n	80088a2 <HAL_RCC_GetOscConfig+0xb6>
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 800889c:	2301      	movs	r3, #1
 800889e:	6083      	str	r3, [r0, #8]
 80088a0:	e7c0      	b.n	8008824 <HAL_RCC_GetOscConfig+0x38>
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 80088a2:	2300      	movs	r3, #0
 80088a4:	6083      	str	r3, [r0, #8]
 80088a6:	e7bd      	b.n	8008824 <HAL_RCC_GetOscConfig+0x38>
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 80088a8:	2300      	movs	r3, #0
 80088aa:	6143      	str	r3, [r0, #20]
 80088ac:	e7c1      	b.n	8008832 <HAL_RCC_GetOscConfig+0x46>
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 80088ae:	2302      	movs	r3, #2
 80088b0:	6183      	str	r3, [r0, #24]
 80088b2:	e7c5      	b.n	8008840 <HAL_RCC_GetOscConfig+0x54>
 80088b4:	40023800 	.word	0x40023800

080088b8 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80088b8:	230f      	movs	r3, #15
 80088ba:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80088bc:	4b0b      	ldr	r3, [pc, #44]	; (80088ec <HAL_RCC_GetClockConfig+0x34>)
 80088be:	689a      	ldr	r2, [r3, #8]
 80088c0:	f002 0203 	and.w	r2, r2, #3
 80088c4:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80088c6:	689a      	ldr	r2, [r3, #8]
 80088c8:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80088cc:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80088ce:	689a      	ldr	r2, [r3, #8]
 80088d0:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 80088d4:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	08db      	lsrs	r3, r3, #3
 80088da:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80088de:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80088e0:	4b03      	ldr	r3, [pc, #12]	; (80088f0 <HAL_RCC_GetClockConfig+0x38>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f003 030f 	and.w	r3, r3, #15
 80088e8:	600b      	str	r3, [r1, #0]
 80088ea:	4770      	bx	lr
 80088ec:	40023800 	.word	0x40023800
 80088f0:	40023c00 	.word	0x40023c00

080088f4 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80088f4:	4770      	bx	lr

080088f6 <HAL_RCC_NMI_IRQHandler>:
{
 80088f6:	b508      	push	{r3, lr}
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80088f8:	4b05      	ldr	r3, [pc, #20]	; (8008910 <HAL_RCC_NMI_IRQHandler+0x1a>)
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008900:	d100      	bne.n	8008904 <HAL_RCC_NMI_IRQHandler+0xe>
 8008902:	bd08      	pop	{r3, pc}
    HAL_RCC_CSSCallback();
 8008904:	f7ff fff6 	bl	80088f4 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8008908:	2280      	movs	r2, #128	; 0x80
 800890a:	4b02      	ldr	r3, [pc, #8]	; (8008914 <HAL_RCC_NMI_IRQHandler+0x1e>)
 800890c:	701a      	strb	r2, [r3, #0]
}
 800890e:	e7f8      	b.n	8008902 <HAL_RCC_NMI_IRQHandler+0xc>
 8008910:	40023800 	.word	0x40023800
 8008914:	4002380e 	.word	0x4002380e

08008918 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008918:	b530      	push	{r4, r5, lr}
 800891a:	b083      	sub	sp, #12
 800891c:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800891e:	6803      	ldr	r3, [r0, #0]
 8008920:	f013 0f05 	tst.w	r3, #5
 8008924:	d106      	bne.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008926:	682b      	ldr	r3, [r5, #0]
 8008928:	f013 0f02 	tst.w	r3, #2
 800892c:	d12e      	bne.n	800898c <HAL_RCCEx_PeriphCLKConfig+0x74>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800892e:	2000      	movs	r0, #0
}
 8008930:	b003      	add	sp, #12
 8008932:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8008934:	2200      	movs	r2, #0
 8008936:	4b49      	ldr	r3, [pc, #292]	; (8008a5c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8008938:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800893a:	f7f8 fc87 	bl	800124c <HAL_GetTick>
 800893e:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008940:	4b47      	ldr	r3, [pc, #284]	; (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8008948:	d006      	beq.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x40>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800894a:	f7f8 fc7f 	bl	800124c <HAL_GetTick>
 800894e:	1b00      	subs	r0, r0, r4
 8008950:	2802      	cmp	r0, #2
 8008952:	d9f5      	bls.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x28>
        return HAL_TIMEOUT;
 8008954:	2003      	movs	r0, #3
 8008956:	e7eb      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8008958:	686a      	ldr	r2, [r5, #4]
 800895a:	68ab      	ldr	r3, [r5, #8]
 800895c:	071b      	lsls	r3, r3, #28
 800895e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8008962:	4a3f      	ldr	r2, [pc, #252]	; (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8008964:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8008968:	2201      	movs	r2, #1
 800896a:	4b3c      	ldr	r3, [pc, #240]	; (8008a5c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 800896c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800896e:	f7f8 fc6d 	bl	800124c <HAL_GetTick>
 8008972:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008974:	4b3a      	ldr	r3, [pc, #232]	; (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800897c:	d1d3      	bne.n	8008926 <HAL_RCCEx_PeriphCLKConfig+0xe>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800897e:	f7f8 fc65 	bl	800124c <HAL_GetTick>
 8008982:	1b00      	subs	r0, r0, r4
 8008984:	2802      	cmp	r0, #2
 8008986:	d9f5      	bls.n	8008974 <HAL_RCCEx_PeriphCLKConfig+0x5c>
        return HAL_TIMEOUT;
 8008988:	2003      	movs	r0, #3
 800898a:	e7d1      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PWR_CLK_ENABLE();
 800898c:	2300      	movs	r3, #0
 800898e:	9301      	str	r3, [sp, #4]
 8008990:	4b33      	ldr	r3, [pc, #204]	; (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8008992:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008994:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008998:	641a      	str	r2, [r3, #64]	; 0x40
 800899a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800899c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089a0:	9301      	str	r3, [sp, #4]
 80089a2:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80089a4:	4a2f      	ldr	r2, [pc, #188]	; (8008a64 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80089a6:	6813      	ldr	r3, [r2, #0]
 80089a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80089ac:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80089ae:	f7f8 fc4d 	bl	800124c <HAL_GetTick>
 80089b2:	4604      	mov	r4, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80089b4:	4b2b      	ldr	r3, [pc, #172]	; (8008a64 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80089bc:	d106      	bne.n	80089cc <HAL_RCCEx_PeriphCLKConfig+0xb4>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80089be:	f7f8 fc45 	bl	800124c <HAL_GetTick>
 80089c2:	1b00      	subs	r0, r0, r4
 80089c4:	2802      	cmp	r0, #2
 80089c6:	d9f5      	bls.n	80089b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
        return HAL_TIMEOUT;
 80089c8:	2003      	movs	r0, #3
 80089ca:	e7b1      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x18>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80089cc:	4b24      	ldr	r3, [pc, #144]	; (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80089ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80089d0:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80089d4:	d012      	beq.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0xe4>
 80089d6:	68ea      	ldr	r2, [r5, #12]
 80089d8:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80089dc:	4293      	cmp	r3, r2
 80089de:	d00d      	beq.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80089e0:	4b1f      	ldr	r3, [pc, #124]	; (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80089e2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80089e4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80089e8:	491f      	ldr	r1, [pc, #124]	; (8008a68 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80089ea:	2001      	movs	r0, #1
 80089ec:	6008      	str	r0, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80089ee:	2000      	movs	r0, #0
 80089f0:	6008      	str	r0, [r1, #0]
      RCC->BDCR = tmpreg1;
 80089f2:	671a      	str	r2, [r3, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80089f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089f6:	f013 0f01 	tst.w	r3, #1
 80089fa:	d113      	bne.n	8008a24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80089fc:	68eb      	ldr	r3, [r5, #12]
 80089fe:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8008a02:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8008a06:	d01e      	beq.n	8008a46 <HAL_RCCEx_PeriphCLKConfig+0x12e>
 8008a08:	4a15      	ldr	r2, [pc, #84]	; (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8008a0a:	6893      	ldr	r3, [r2, #8]
 8008a0c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008a10:	6093      	str	r3, [r2, #8]
 8008a12:	4913      	ldr	r1, [pc, #76]	; (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8008a14:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8008a16:	68ea      	ldr	r2, [r5, #12]
 8008a18:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	670b      	str	r3, [r1, #112]	; 0x70
  return HAL_OK;
 8008a20:	2000      	movs	r0, #0
 8008a22:	e785      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x18>
        tickstart = HAL_GetTick();
 8008a24:	f7f8 fc12 	bl	800124c <HAL_GetTick>
 8008a28:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a2a:	4b0d      	ldr	r3, [pc, #52]	; (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8008a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a2e:	f013 0f02 	tst.w	r3, #2
 8008a32:	d1e3      	bne.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0xe4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008a34:	f7f8 fc0a 	bl	800124c <HAL_GetTick>
 8008a38:	1b00      	subs	r0, r0, r4
 8008a3a:	f241 3388 	movw	r3, #5000	; 0x1388
 8008a3e:	4298      	cmp	r0, r3
 8008a40:	d9f3      	bls.n	8008a2a <HAL_RCCEx_PeriphCLKConfig+0x112>
            return HAL_TIMEOUT;
 8008a42:	2003      	movs	r0, #3
 8008a44:	e774      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008a46:	4906      	ldr	r1, [pc, #24]	; (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8008a48:	688a      	ldr	r2, [r1, #8]
 8008a4a:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8008a4e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008a52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a56:	4313      	orrs	r3, r2
 8008a58:	608b      	str	r3, [r1, #8]
 8008a5a:	e7da      	b.n	8008a12 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8008a5c:	42470068 	.word	0x42470068
 8008a60:	40023800 	.word	0x40023800
 8008a64:	40007000 	.word	0x40007000
 8008a68:	42470e40 	.word	0x42470e40

08008a6c <HAL_RCCEx_GetPeriphCLKConfig>:
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8008a6c:	2303      	movs	r3, #3
 8008a6e:	6003      	str	r3, [r0, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8008a70:	4a09      	ldr	r2, [pc, #36]	; (8008a98 <HAL_RCCEx_GetPeriphCLKConfig+0x2c>)
 8008a72:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8008a76:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8008a7a:	6043      	str	r3, [r0, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008a7c:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8008a80:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8008a84:	6083      	str	r3, [r0, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8008a86:	6893      	ldr	r3, [r2, #8]
 8008a88:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8008a8c:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8008a8e:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8008a92:	4313      	orrs	r3, r2
 8008a94:	60c3      	str	r3, [r0, #12]
 8008a96:	4770      	bx	lr
 8008a98:	40023800 	.word	0x40023800

08008a9c <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 8008a9c:	2801      	cmp	r0, #1
 8008a9e:	d12a      	bne.n	8008af6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8008aa0:	4b17      	ldr	r3, [pc, #92]	; (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8008aa2:	689b      	ldr	r3, [r3, #8]
      switch (srcclk)
 8008aa4:	f413 0300 	ands.w	r3, r3, #8388608	; 0x800000
 8008aa8:	d003      	beq.n	8008ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x16>
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	d125      	bne.n	8008afa <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8008aae:	4815      	ldr	r0, [pc, #84]	; (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x68>)
 8008ab0:	4770      	bx	lr
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8008ab2:	4b13      	ldr	r3, [pc, #76]	; (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8008aba:	d014      	beq.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008abc:	4b10      	ldr	r3, [pc, #64]	; (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008ac4:	4810      	ldr	r0, [pc, #64]	; (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>)
 8008ac6:	fbb0 f3f3 	udiv	r3, r0, r3
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8008aca:	4a0d      	ldr	r2, [pc, #52]	; (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8008acc:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
 8008ad0:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8008ad4:	fb00 f003 	mul.w	r0, r0, r3
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8008ad8:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8008adc:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8008ae0:	fbb0 f0f3 	udiv	r0, r0, r3
          break;
 8008ae4:	4770      	bx	lr
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008ae6:	4b06      	ldr	r3, [pc, #24]	; (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008aee:	4807      	ldr	r0, [pc, #28]	; (8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0x70>)
 8008af0:	fbb0 f3f3 	udiv	r3, r0, r3
 8008af4:	e7e9      	b.n	8008aca <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
  uint32_t frequency = 0U;
 8008af6:	2000      	movs	r0, #0
 8008af8:	4770      	bx	lr
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8008afa:	2000      	movs	r0, #0
      }
      break;
    }
  }
  return frequency;
}
 8008afc:	4770      	bx	lr
 8008afe:	bf00      	nop
 8008b00:	40023800 	.word	0x40023800
 8008b04:	00bb8000 	.word	0x00bb8000
 8008b08:	007a1200 	.word	0x007a1200
 8008b0c:	00f42400 	.word	0x00f42400

08008b10 <HAL_RCCEx_EnablePLLI2S>:
  * @param  PLLI2SInit  pointer to an RCC_PLLI2SInitTypeDef structure that
  *         contains the configuration information for the PLLI2S
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit)
{
 8008b10:	b538      	push	{r3, r4, r5, lr}
 8008b12:	4605      	mov	r5, r0
#if defined(RCC_PLLI2SCFGR_PLLI2SQ)
  assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SInit->PLLI2SQ));
#endif /* RCC_PLLI2SCFGR_PLLI2SQ */

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 8008b14:	2200      	movs	r2, #0
 8008b16:	4b16      	ldr	r3, [pc, #88]	; (8008b70 <HAL_RCCEx_EnablePLLI2S+0x60>)
 8008b18:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 8008b1a:	f7f8 fb97 	bl	800124c <HAL_GetTick>
 8008b1e:	4604      	mov	r4, r0
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
 8008b20:	4b14      	ldr	r3, [pc, #80]	; (8008b74 <HAL_RCCEx_EnablePLLI2S+0x64>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8008b28:	d006      	beq.n	8008b38 <HAL_RCCEx_EnablePLLI2S+0x28>
  {
    if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008b2a:	f7f8 fb8f 	bl	800124c <HAL_GetTick>
 8008b2e:	1b00      	subs	r0, r0, r4
 8008b30:	2802      	cmp	r0, #2
 8008b32:	d9f5      	bls.n	8008b20 <HAL_RCCEx_EnablePLLI2S+0x10>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8008b34:	2003      	movs	r0, #3
 8008b36:	bd38      	pop	{r3, r4, r5, pc}
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
#else
  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x PLLI2SN */
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
 8008b38:	682a      	ldr	r2, [r5, #0]
 8008b3a:	686b      	ldr	r3, [r5, #4]
 8008b3c:	071b      	lsls	r3, r3, #28
 8008b3e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8008b42:	4a0c      	ldr	r2, [pc, #48]	; (8008b74 <HAL_RCCEx_EnablePLLI2S+0x64>)
 8008b44:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* STM32F446xx */

  /* Enable the PLLI2S */
  __HAL_RCC_PLLI2S_ENABLE();
 8008b48:	2201      	movs	r2, #1
 8008b4a:	4b09      	ldr	r3, [pc, #36]	; (8008b70 <HAL_RCCEx_EnablePLLI2S+0x60>)
 8008b4c:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is ready */
  tickstart = HAL_GetTick();
 8008b4e:	f7f8 fb7d 	bl	800124c <HAL_GetTick>
 8008b52:	4604      	mov	r4, r0
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 8008b54:	4b07      	ldr	r3, [pc, #28]	; (8008b74 <HAL_RCCEx_EnablePLLI2S+0x64>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8008b5c:	d106      	bne.n	8008b6c <HAL_RCCEx_EnablePLLI2S+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008b5e:	f7f8 fb75 	bl	800124c <HAL_GetTick>
 8008b62:	1b00      	subs	r0, r0, r4
 8008b64:	2802      	cmp	r0, #2
 8008b66:	d9f5      	bls.n	8008b54 <HAL_RCCEx_EnablePLLI2S+0x44>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8008b68:	2003      	movs	r0, #3
    }
  }

 return HAL_OK;
}
 8008b6a:	bd38      	pop	{r3, r4, r5, pc}
 return HAL_OK;
 8008b6c:	2000      	movs	r0, #0
 8008b6e:	bd38      	pop	{r3, r4, r5, pc}
 8008b70:	42470068 	.word	0x42470068
 8008b74:	40023800 	.word	0x40023800

08008b78 <HAL_RCCEx_DisablePLLI2S>:
/**
  * @brief  Disable PLLI2S.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)
{
 8008b78:	b510      	push	{r4, lr}
  uint32_t tickstart;

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	4b09      	ldr	r3, [pc, #36]	; (8008ba4 <HAL_RCCEx_DisablePLLI2S+0x2c>)
 8008b7e:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 8008b80:	f7f8 fb64 	bl	800124c <HAL_GetTick>
 8008b84:	4604      	mov	r4, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8008b86:	4b08      	ldr	r3, [pc, #32]	; (8008ba8 <HAL_RCCEx_DisablePLLI2S+0x30>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8008b8e:	d006      	beq.n	8008b9e <HAL_RCCEx_DisablePLLI2S+0x26>
  {
    if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008b90:	f7f8 fb5c 	bl	800124c <HAL_GetTick>
 8008b94:	1b00      	subs	r0, r0, r4
 8008b96:	2802      	cmp	r0, #2
 8008b98:	d9f5      	bls.n	8008b86 <HAL_RCCEx_DisablePLLI2S+0xe>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8008b9a:	2003      	movs	r0, #3
    }
  }

  return HAL_OK;
}
 8008b9c:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8008b9e:	2000      	movs	r0, #0
 8008ba0:	bd10      	pop	{r4, pc}
 8008ba2:	bf00      	nop
 8008ba4:	42470068 	.word	0x42470068
 8008ba8:	40023800 	.word	0x40023800

08008bac <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8008bac:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8008bae:	f7f8 fb4d 	bl	800124c <HAL_GetTick>
 8008bb2:	4604      	mov	r4, r0

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8008bb4:	4a47      	ldr	r2, [pc, #284]	; (8008cd4 <HAL_RCC_DeInit+0x128>)
 8008bb6:	6813      	ldr	r3, [r2, #0]
 8008bb8:	f043 0301 	orr.w	r3, r3, #1
 8008bbc:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8008bbe:	4b45      	ldr	r3, [pc, #276]	; (8008cd4 <HAL_RCC_DeInit+0x128>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f013 0f02 	tst.w	r3, #2
 8008bc6:	d107      	bne.n	8008bd8 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008bc8:	f7f8 fb40 	bl	800124c <HAL_GetTick>
 8008bcc:	1b00      	subs	r0, r0, r4
 8008bce:	2802      	cmp	r0, #2
 8008bd0:	d9f5      	bls.n	8008bbe <HAL_RCC_DeInit+0x12>
    {
      return HAL_TIMEOUT;
 8008bd2:	2303      	movs	r3, #3
  }
  else
  {
    return HAL_OK;
  }
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	bd38      	pop	{r3, r4, r5, pc}
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8008bd8:	4d3e      	ldr	r5, [pc, #248]	; (8008cd4 <HAL_RCC_DeInit+0x128>)
 8008bda:	682b      	ldr	r3, [r5, #0]
 8008bdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008be0:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008be2:	f7f8 fb33 	bl	800124c <HAL_GetTick>
 8008be6:	4604      	mov	r4, r0
  CLEAR_REG(RCC->CFGR);
 8008be8:	2300      	movs	r3, #0
 8008bea:	60ab      	str	r3, [r5, #8]
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8008bec:	4b39      	ldr	r3, [pc, #228]	; (8008cd4 <HAL_RCC_DeInit+0x128>)
 8008bee:	689b      	ldr	r3, [r3, #8]
 8008bf0:	f013 0f0c 	tst.w	r3, #12
 8008bf4:	d008      	beq.n	8008c08 <HAL_RCC_DeInit+0x5c>
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008bf6:	f7f8 fb29 	bl	800124c <HAL_GetTick>
 8008bfa:	1b00      	subs	r0, r0, r4
 8008bfc:	f241 3388 	movw	r3, #5000	; 0x1388
 8008c00:	4298      	cmp	r0, r3
 8008c02:	d9f3      	bls.n	8008bec <HAL_RCC_DeInit+0x40>
      return HAL_TIMEOUT;
 8008c04:	2303      	movs	r3, #3
 8008c06:	e7e5      	b.n	8008bd4 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 8008c08:	f7f8 fb20 	bl	800124c <HAL_GetTick>
 8008c0c:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8008c0e:	4a31      	ldr	r2, [pc, #196]	; (8008cd4 <HAL_RCC_DeInit+0x128>)
 8008c10:	6813      	ldr	r3, [r2, #0]
 8008c12:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8008c16:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8008c18:	4b2e      	ldr	r3, [pc, #184]	; (8008cd4 <HAL_RCC_DeInit+0x128>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8008c20:	d006      	beq.n	8008c30 <HAL_RCC_DeInit+0x84>
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008c22:	f7f8 fb13 	bl	800124c <HAL_GetTick>
 8008c26:	1b00      	subs	r0, r0, r4
 8008c28:	2864      	cmp	r0, #100	; 0x64
 8008c2a:	d9f5      	bls.n	8008c18 <HAL_RCC_DeInit+0x6c>
      return HAL_TIMEOUT;
 8008c2c:	2303      	movs	r3, #3
 8008c2e:	e7d1      	b.n	8008bd4 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 8008c30:	f7f8 fb0c 	bl	800124c <HAL_GetTick>
 8008c34:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8008c36:	4a27      	ldr	r2, [pc, #156]	; (8008cd4 <HAL_RCC_DeInit+0x128>)
 8008c38:	6813      	ldr	r3, [r2, #0]
 8008c3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008c3e:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8008c40:	4b24      	ldr	r3, [pc, #144]	; (8008cd4 <HAL_RCC_DeInit+0x128>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8008c48:	d006      	beq.n	8008c58 <HAL_RCC_DeInit+0xac>
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c4a:	f7f8 faff 	bl	800124c <HAL_GetTick>
 8008c4e:	1b00      	subs	r0, r0, r4
 8008c50:	2802      	cmp	r0, #2
 8008c52:	d9f5      	bls.n	8008c40 <HAL_RCC_DeInit+0x94>
      return HAL_TIMEOUT;
 8008c54:	2303      	movs	r3, #3
 8008c56:	e7bd      	b.n	8008bd4 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 8008c58:	f7f8 faf8 	bl	800124c <HAL_GetTick>
 8008c5c:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8008c5e:	4a1d      	ldr	r2, [pc, #116]	; (8008cd4 <HAL_RCC_DeInit+0x128>)
 8008c60:	6813      	ldr	r3, [r2, #0]
 8008c62:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008c66:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8008c68:	4b1a      	ldr	r3, [pc, #104]	; (8008cd4 <HAL_RCC_DeInit+0x128>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8008c70:	d006      	beq.n	8008c80 <HAL_RCC_DeInit+0xd4>
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008c72:	f7f8 faeb 	bl	800124c <HAL_GetTick>
 8008c76:	1b00      	subs	r0, r0, r4
 8008c78:	2802      	cmp	r0, #2
 8008c7a:	d9f5      	bls.n	8008c68 <HAL_RCC_DeInit+0xbc>
      return HAL_TIMEOUT;
 8008c7c:	2303      	movs	r3, #3
 8008c7e:	e7a9      	b.n	8008bd4 <HAL_RCC_DeInit+0x28>
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 8008c80:	4b14      	ldr	r3, [pc, #80]	; (8008cd4 <HAL_RCC_DeInit+0x128>)
 8008c82:	4a15      	ldr	r2, [pc, #84]	; (8008cd8 <HAL_RCC_DeInit+0x12c>)
 8008c84:	605a      	str	r2, [r3, #4]
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8008c86:	4a15      	ldr	r2, [pc, #84]	; (8008cdc <HAL_RCC_DeInit+0x130>)
 8008c88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8008c8c:	68da      	ldr	r2, [r3, #12]
 8008c8e:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 8008c92:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8008c94:	68da      	ldr	r2, [r3, #12]
 8008c96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008c9a:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8008c9c:	68da      	ldr	r2, [r3, #12]
 8008c9e:	f442 021f 	orr.w	r2, r2, #10420224	; 0x9f0000
 8008ca2:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8008ca4:	68da      	ldr	r2, [r3, #12]
 8008ca6:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8008caa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8008cac:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8008cae:	f022 0201 	bic.w	r2, r2, #1
 8008cb2:	675a      	str	r2, [r3, #116]	; 0x74
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8008cb4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8008cb6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8008cba:	675a      	str	r2, [r3, #116]	; 0x74
  SystemCoreClock = HSI_VALUE;
 8008cbc:	4a08      	ldr	r2, [pc, #32]	; (8008ce0 <HAL_RCC_DeInit+0x134>)
 8008cbe:	4b09      	ldr	r3, [pc, #36]	; (8008ce4 <HAL_RCC_DeInit+0x138>)
 8008cc0:	601a      	str	r2, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008cc2:	2000      	movs	r0, #0
 8008cc4:	f7f8 fa78 	bl	80011b8 <HAL_InitTick>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	2800      	cmp	r0, #0
 8008ccc:	d082      	beq.n	8008bd4 <HAL_RCC_DeInit+0x28>
    return HAL_ERROR;
 8008cce:	2301      	movs	r3, #1
 8008cd0:	e780      	b.n	8008bd4 <HAL_RCC_DeInit+0x28>
 8008cd2:	bf00      	nop
 8008cd4:	40023800 	.word	0x40023800
 8008cd8:	04003010 	.word	0x04003010
 8008cdc:	20003000 	.word	0x20003000
 8008ce0:	00f42400 	.word	0x00f42400
 8008ce4:	2000007c 	.word	0x2000007c

08008ce8 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8008ce8:	b082      	sub	sp, #8
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8008cea:	4b15      	ldr	r3, [pc, #84]	; (8008d40 <SPI_AbortRx_ISR+0x58>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a15      	ldr	r2, [pc, #84]	; (8008d44 <SPI_AbortRx_ISR+0x5c>)
 8008cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8008cf4:	0a5b      	lsrs	r3, r3, #9
 8008cf6:	2264      	movs	r2, #100	; 0x64
 8008cf8:	fb02 f303 	mul.w	r3, r2, r3
 8008cfc:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8008cfe:	9b01      	ldr	r3, [sp, #4]
 8008d00:	b143      	cbz	r3, 8008d14 <SPI_AbortRx_ISR+0x2c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
      break;
    }
    count--;
 8008d02:	9b01      	ldr	r3, [sp, #4]
 8008d04:	3b01      	subs	r3, #1
 8008d06:	9301      	str	r3, [sp, #4]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8008d08:	6803      	ldr	r3, [r0, #0]
 8008d0a:	689b      	ldr	r3, [r3, #8]
 8008d0c:	f013 0f02 	tst.w	r3, #2
 8008d10:	d0f5      	beq.n	8008cfe <SPI_AbortRx_ISR+0x16>
 8008d12:	e003      	b.n	8008d1c <SPI_AbortRx_ISR+0x34>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008d14:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8008d16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d1a:	6543      	str	r3, [r0, #84]	; 0x54

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008d1c:	6802      	ldr	r2, [r0, #0]
 8008d1e:	6813      	ldr	r3, [r2, #0]
 8008d20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d24:	6013      	str	r3, [r2, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 8008d26:	6802      	ldr	r2, [r0, #0]
 8008d28:	6853      	ldr	r3, [r2, #4]
 8008d2a:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8008d2e:	6053      	str	r3, [r2, #4]

  /* Read CRC to flush Data Register */
  READ_REG(hspi->Instance->DR);
 8008d30:	6803      	ldr	r3, [r0, #0]
 8008d32:	68db      	ldr	r3, [r3, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 8008d34:	2307      	movs	r3, #7
 8008d36:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
}
 8008d3a:	b002      	add	sp, #8
 8008d3c:	4770      	bx	lr
 8008d3e:	bf00      	nop
 8008d40:	2000007c 	.word	0x2000007c
 8008d44:	057619f1 	.word	0x057619f1

08008d48 <SPI_AbortTx_ISR>:
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8008d48:	6802      	ldr	r2, [r0, #0]
 8008d4a:	6853      	ldr	r3, [r2, #4]
 8008d4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008d50:	6053      	str	r3, [r2, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008d52:	6802      	ldr	r2, [r0, #0]
 8008d54:	6813      	ldr	r3, [r2, #0]
 8008d56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d5a:	6013      	str	r3, [r2, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8008d5c:	2307      	movs	r3, #7
 8008d5e:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
 8008d62:	4770      	bx	lr

08008d64 <SPI_WaitFlagStateUntilTimeout>:
{
 8008d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d66:	4605      	mov	r5, r0
 8008d68:	460f      	mov	r7, r1
 8008d6a:	4616      	mov	r6, r2
 8008d6c:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008d6e:	682b      	ldr	r3, [r5, #0]
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	ea37 0303 	bics.w	r3, r7, r3
 8008d76:	bf0c      	ite	eq
 8008d78:	2301      	moveq	r3, #1
 8008d7a:	2300      	movne	r3, #0
 8008d7c:	42b3      	cmp	r3, r6
 8008d7e:	d037      	beq.n	8008df0 <SPI_WaitFlagStateUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 8008d80:	f1b4 3fff 	cmp.w	r4, #4294967295
 8008d84:	d0f3      	beq.n	8008d6e <SPI_WaitFlagStateUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008d86:	f7f8 fa61 	bl	800124c <HAL_GetTick>
 8008d8a:	9b06      	ldr	r3, [sp, #24]
 8008d8c:	1ac0      	subs	r0, r0, r3
 8008d8e:	4284      	cmp	r4, r0
 8008d90:	d901      	bls.n	8008d96 <SPI_WaitFlagStateUntilTimeout+0x32>
 8008d92:	2c00      	cmp	r4, #0
 8008d94:	d1eb      	bne.n	8008d6e <SPI_WaitFlagStateUntilTimeout+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008d96:	682a      	ldr	r2, [r5, #0]
 8008d98:	6853      	ldr	r3, [r2, #4]
 8008d9a:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8008d9e:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008da0:	686b      	ldr	r3, [r5, #4]
 8008da2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008da6:	d00b      	beq.n	8008dc0 <SPI_WaitFlagStateUntilTimeout+0x5c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008da8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8008daa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008dae:	d014      	beq.n	8008dda <SPI_WaitFlagStateUntilTimeout+0x76>
        hspi->State = HAL_SPI_STATE_READY;
 8008db0:	2301      	movs	r3, #1
 8008db2:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8008db6:	2300      	movs	r3, #0
 8008db8:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
        return HAL_TIMEOUT;
 8008dbc:	2003      	movs	r0, #3
 8008dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008dc0:	68ab      	ldr	r3, [r5, #8]
 8008dc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008dc6:	d002      	beq.n	8008dce <SPI_WaitFlagStateUntilTimeout+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008dc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008dcc:	d1ec      	bne.n	8008da8 <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 8008dce:	682a      	ldr	r2, [r5, #0]
 8008dd0:	6813      	ldr	r3, [r2, #0]
 8008dd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008dd6:	6013      	str	r3, [r2, #0]
 8008dd8:	e7e6      	b.n	8008da8 <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 8008dda:	682a      	ldr	r2, [r5, #0]
 8008ddc:	6813      	ldr	r3, [r2, #0]
 8008dde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008de2:	6013      	str	r3, [r2, #0]
 8008de4:	682a      	ldr	r2, [r5, #0]
 8008de6:	6813      	ldr	r3, [r2, #0]
 8008de8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008dec:	6013      	str	r3, [r2, #0]
 8008dee:	e7df      	b.n	8008db0 <SPI_WaitFlagStateUntilTimeout+0x4c>
  return HAL_OK;
 8008df0:	2000      	movs	r0, #0
}
 8008df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008df4 <SPI_EndRxTxTransaction>:
{
 8008df4:	b530      	push	{r4, r5, lr}
 8008df6:	b085      	sub	sp, #20
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008df8:	4c16      	ldr	r4, [pc, #88]	; (8008e54 <SPI_EndRxTxTransaction+0x60>)
 8008dfa:	6824      	ldr	r4, [r4, #0]
 8008dfc:	4d16      	ldr	r5, [pc, #88]	; (8008e58 <SPI_EndRxTxTransaction+0x64>)
 8008dfe:	fba5 3404 	umull	r3, r4, r5, r4
 8008e02:	0d64      	lsrs	r4, r4, #21
 8008e04:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8008e08:	fb05 f404 	mul.w	r4, r5, r4
 8008e0c:	9403      	str	r4, [sp, #12]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008e0e:	6844      	ldr	r4, [r0, #4]
 8008e10:	f5b4 7f82 	cmp.w	r4, #260	; 0x104
 8008e14:	d00b      	beq.n	8008e2e <SPI_EndRxTxTransaction+0x3a>
      if (count == 0U)
 8008e16:	9b03      	ldr	r3, [sp, #12]
 8008e18:	b1c3      	cbz	r3, 8008e4c <SPI_EndRxTxTransaction+0x58>
      count--;
 8008e1a:	9b03      	ldr	r3, [sp, #12]
 8008e1c:	3b01      	subs	r3, #1
 8008e1e:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008e20:	6803      	ldr	r3, [r0, #0]
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008e28:	d1f5      	bne.n	8008e16 <SPI_EndRxTxTransaction+0x22>
  return HAL_OK;
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	e00f      	b.n	8008e4e <SPI_EndRxTxTransaction+0x5a>
 8008e2e:	460b      	mov	r3, r1
 8008e30:	4604      	mov	r4, r0
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008e32:	9200      	str	r2, [sp, #0]
 8008e34:	2200      	movs	r2, #0
 8008e36:	2180      	movs	r1, #128	; 0x80
 8008e38:	f7ff ff94 	bl	8008d64 <SPI_WaitFlagStateUntilTimeout>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	b130      	cbz	r0, 8008e4e <SPI_EndRxTxTransaction+0x5a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008e40:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008e42:	f043 0320 	orr.w	r3, r3, #32
 8008e46:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8008e48:	2303      	movs	r3, #3
 8008e4a:	e000      	b.n	8008e4e <SPI_EndRxTxTransaction+0x5a>
  return HAL_OK;
 8008e4c:	2300      	movs	r3, #0
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	b005      	add	sp, #20
 8008e52:	bd30      	pop	{r4, r5, pc}
 8008e54:	2000007c 	.word	0x2000007c
 8008e58:	165e9f81 	.word	0x165e9f81

08008e5c <SPI_EndRxTransaction>:
{
 8008e5c:	b510      	push	{r4, lr}
 8008e5e:	b082      	sub	sp, #8
 8008e60:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e62:	6840      	ldr	r0, [r0, #4]
 8008e64:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
 8008e68:	d014      	beq.n	8008e94 <SPI_EndRxTransaction+0x38>
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008e6a:	6860      	ldr	r0, [r4, #4]
 8008e6c:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
 8008e70:	d01d      	beq.n	8008eae <SPI_EndRxTransaction+0x52>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008e72:	9200      	str	r2, [sp, #0]
 8008e74:	460b      	mov	r3, r1
 8008e76:	2200      	movs	r2, #0
 8008e78:	2101      	movs	r1, #1
 8008e7a:	4620      	mov	r0, r4
 8008e7c:	f7ff ff72 	bl	8008d64 <SPI_WaitFlagStateUntilTimeout>
 8008e80:	4603      	mov	r3, r0
 8008e82:	b120      	cbz	r0, 8008e8e <SPI_EndRxTransaction+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008e84:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008e86:	f043 0320 	orr.w	r3, r3, #32
 8008e8a:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8008e8c:	2303      	movs	r3, #3
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	b002      	add	sp, #8
 8008e92:	bd10      	pop	{r4, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e94:	68a3      	ldr	r3, [r4, #8]
 8008e96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e9a:	d002      	beq.n	8008ea2 <SPI_EndRxTransaction+0x46>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008e9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ea0:	d1e3      	bne.n	8008e6a <SPI_EndRxTransaction+0xe>
    __HAL_SPI_DISABLE(hspi);
 8008ea2:	6820      	ldr	r0, [r4, #0]
 8008ea4:	6803      	ldr	r3, [r0, #0]
 8008ea6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008eaa:	6003      	str	r3, [r0, #0]
 8008eac:	e7dd      	b.n	8008e6a <SPI_EndRxTransaction+0xe>
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008eae:	68a3      	ldr	r3, [r4, #8]
 8008eb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008eb4:	d00f      	beq.n	8008ed6 <SPI_EndRxTransaction+0x7a>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008eb6:	9200      	str	r2, [sp, #0]
 8008eb8:	460b      	mov	r3, r1
 8008eba:	2200      	movs	r2, #0
 8008ebc:	2180      	movs	r1, #128	; 0x80
 8008ebe:	4620      	mov	r0, r4
 8008ec0:	f7ff ff50 	bl	8008d64 <SPI_WaitFlagStateUntilTimeout>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	d0e1      	beq.n	8008e8e <SPI_EndRxTransaction+0x32>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008eca:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008ecc:	f043 0320 	orr.w	r3, r3, #32
 8008ed0:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8008ed2:	2303      	movs	r3, #3
 8008ed4:	e7db      	b.n	8008e8e <SPI_EndRxTransaction+0x32>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008ed6:	9200      	str	r2, [sp, #0]
 8008ed8:	460b      	mov	r3, r1
 8008eda:	2200      	movs	r2, #0
 8008edc:	2101      	movs	r1, #1
 8008ede:	4620      	mov	r0, r4
 8008ee0:	f7ff ff40 	bl	8008d64 <SPI_WaitFlagStateUntilTimeout>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	2800      	cmp	r0, #0
 8008ee8:	d0d1      	beq.n	8008e8e <SPI_EndRxTransaction+0x32>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008eea:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008eec:	f043 0320 	orr.w	r3, r3, #32
 8008ef0:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8008ef2:	2303      	movs	r3, #3
 8008ef4:	e7cb      	b.n	8008e8e <SPI_EndRxTransaction+0x32>
{
 8008ef6:	4770      	bx	lr

08008ef8 <HAL_SPI_Init>:
  if (hspi == NULL)
 8008ef8:	2800      	cmp	r0, #0
 8008efa:	d03b      	beq.n	8008f74 <HAL_SPI_Init+0x7c>
{
 8008efc:	b510      	push	{r4, lr}
 8008efe:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008f00:	2300      	movs	r3, #0
 8008f02:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8008f04:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d02e      	beq.n	8008f6a <HAL_SPI_Init+0x72>
  hspi->State = HAL_SPI_STATE_BUSY;
 8008f0c:	2302      	movs	r3, #2
 8008f0e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8008f12:	6822      	ldr	r2, [r4, #0]
 8008f14:	6813      	ldr	r3, [r2, #0]
 8008f16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f1a:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008f1c:	6822      	ldr	r2, [r4, #0]
 8008f1e:	6863      	ldr	r3, [r4, #4]
 8008f20:	68a1      	ldr	r1, [r4, #8]
 8008f22:	430b      	orrs	r3, r1
 8008f24:	68e1      	ldr	r1, [r4, #12]
 8008f26:	430b      	orrs	r3, r1
 8008f28:	6921      	ldr	r1, [r4, #16]
 8008f2a:	430b      	orrs	r3, r1
 8008f2c:	6961      	ldr	r1, [r4, #20]
 8008f2e:	430b      	orrs	r3, r1
 8008f30:	69a1      	ldr	r1, [r4, #24]
 8008f32:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8008f36:	430b      	orrs	r3, r1
 8008f38:	69e1      	ldr	r1, [r4, #28]
 8008f3a:	430b      	orrs	r3, r1
 8008f3c:	6a21      	ldr	r1, [r4, #32]
 8008f3e:	430b      	orrs	r3, r1
 8008f40:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8008f42:	430b      	orrs	r3, r1
 8008f44:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008f46:	6822      	ldr	r2, [r4, #0]
 8008f48:	8b63      	ldrh	r3, [r4, #26]
 8008f4a:	f003 0304 	and.w	r3, r3, #4
 8008f4e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008f50:	430b      	orrs	r3, r1
 8008f52:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008f54:	6822      	ldr	r2, [r4, #0]
 8008f56:	69d3      	ldr	r3, [r2, #28]
 8008f58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008f5c:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f5e:	2000      	movs	r0, #0
 8008f60:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008f62:	2301      	movs	r3, #1
 8008f64:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8008f68:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8008f6a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8008f6e:	f003 ff39 	bl	800cde4 <HAL_SPI_MspInit>
 8008f72:	e7cb      	b.n	8008f0c <HAL_SPI_Init+0x14>
    return HAL_ERROR;
 8008f74:	2001      	movs	r0, #1
 8008f76:	4770      	bx	lr
{
 8008f78:	4770      	bx	lr

08008f7a <HAL_SPI_DeInit>:
  if (hspi == NULL)
 8008f7a:	b190      	cbz	r0, 8008fa2 <HAL_SPI_DeInit+0x28>
{
 8008f7c:	b510      	push	{r4, lr}
 8008f7e:	4604      	mov	r4, r0
  hspi->State = HAL_SPI_STATE_BUSY;
 8008f80:	2302      	movs	r3, #2
 8008f82:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8008f86:	6802      	ldr	r2, [r0, #0]
 8008f88:	6813      	ldr	r3, [r2, #0]
 8008f8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f8e:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 8008f90:	f003 ff5e 	bl	800ce50 <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f94:	2000      	movs	r0, #0
 8008f96:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8008f98:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008f9c:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  return HAL_OK;
 8008fa0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8008fa2:	2001      	movs	r0, #1
 8008fa4:	4770      	bx	lr

08008fa6 <HAL_SPI_Transmit>:
{
 8008fa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008faa:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8008fac:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8008fb0:	2c01      	cmp	r4, #1
 8008fb2:	d103      	bne.n	8008fbc <HAL_SPI_Transmit+0x16>
 8008fb4:	2002      	movs	r0, #2
}
 8008fb6:	b002      	add	sp, #8
 8008fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fbc:	461d      	mov	r5, r3
 8008fbe:	4617      	mov	r7, r2
 8008fc0:	4688      	mov	r8, r1
 8008fc2:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8008fca:	f7f8 f93f 	bl	800124c <HAL_GetTick>
 8008fce:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8008fd0:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	2b01      	cmp	r3, #1
 8008fd8:	d007      	beq.n	8008fea <HAL_SPI_Transmit+0x44>
    errorcode = HAL_BUSY;
 8008fda:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8008fe8:	e7e5      	b.n	8008fb6 <HAL_SPI_Transmit+0x10>
  if ((pData == NULL) || (Size == 0U))
 8008fea:	f1b8 0f00 	cmp.w	r8, #0
 8008fee:	f000 809c 	beq.w	800912a <HAL_SPI_Transmit+0x184>
 8008ff2:	2f00      	cmp	r7, #0
 8008ff4:	f000 809b 	beq.w	800912e <HAL_SPI_Transmit+0x188>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008ff8:	2303      	movs	r3, #3
 8008ffa:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008ffe:	2300      	movs	r3, #0
 8009000:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009002:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009006:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009008:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800900a:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800900c:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800900e:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009010:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009012:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009014:	68a3      	ldr	r3, [r4, #8]
 8009016:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800901a:	d01d      	beq.n	8009058 <HAL_SPI_Transmit+0xb2>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800901c:	6823      	ldr	r3, [r4, #0]
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	f012 0f40 	tst.w	r2, #64	; 0x40
 8009024:	d103      	bne.n	800902e <HAL_SPI_Transmit+0x88>
    __HAL_SPI_ENABLE(hspi);
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800902c:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800902e:	68e3      	ldr	r3, [r4, #12]
 8009030:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009034:	d016      	beq.n	8009064 <HAL_SPI_Transmit+0xbe>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009036:	6863      	ldr	r3, [r4, #4]
 8009038:	b10b      	cbz	r3, 800903e <HAL_SPI_Transmit+0x98>
 800903a:	2f01      	cmp	r7, #1
 800903c:	d14c      	bne.n	80090d8 <HAL_SPI_Transmit+0x132>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800903e:	6823      	ldr	r3, [r4, #0]
 8009040:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8009042:	7812      	ldrb	r2, [r2, #0]
 8009044:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009046:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009048:	3301      	adds	r3, #1
 800904a:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800904c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800904e:	b29b      	uxth	r3, r3
 8009050:	3b01      	subs	r3, #1
 8009052:	b29b      	uxth	r3, r3
 8009054:	86e3      	strh	r3, [r4, #54]	; 0x36
 8009056:	e03f      	b.n	80090d8 <HAL_SPI_Transmit+0x132>
    SPI_1LINE_TX(hspi);
 8009058:	6822      	ldr	r2, [r4, #0]
 800905a:	6813      	ldr	r3, [r2, #0]
 800905c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009060:	6013      	str	r3, [r2, #0]
 8009062:	e7db      	b.n	800901c <HAL_SPI_Transmit+0x76>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009064:	6863      	ldr	r3, [r4, #4]
 8009066:	b10b      	cbz	r3, 800906c <HAL_SPI_Transmit+0xc6>
 8009068:	2f01      	cmp	r7, #1
 800906a:	d116      	bne.n	800909a <HAL_SPI_Transmit+0xf4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800906c:	6823      	ldr	r3, [r4, #0]
 800906e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8009070:	8812      	ldrh	r2, [r2, #0]
 8009072:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009074:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009076:	3302      	adds	r3, #2
 8009078:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800907a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800907c:	b29b      	uxth	r3, r3
 800907e:	3b01      	subs	r3, #1
 8009080:	b29b      	uxth	r3, r3
 8009082:	86e3      	strh	r3, [r4, #54]	; 0x36
 8009084:	e009      	b.n	800909a <HAL_SPI_Transmit+0xf4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009086:	f7f8 f8e1 	bl	800124c <HAL_GetTick>
 800908a:	1b80      	subs	r0, r0, r6
 800908c:	42a8      	cmp	r0, r5
 800908e:	d302      	bcc.n	8009096 <HAL_SPI_Transmit+0xf0>
 8009090:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009094:	d14d      	bne.n	8009132 <HAL_SPI_Transmit+0x18c>
 8009096:	2d00      	cmp	r5, #0
 8009098:	d04d      	beq.n	8009136 <HAL_SPI_Transmit+0x190>
    while (hspi->TxXferCount > 0U)
 800909a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800909c:	b29b      	uxth	r3, r3
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d02e      	beq.n	8009100 <HAL_SPI_Transmit+0x15a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80090a2:	6823      	ldr	r3, [r4, #0]
 80090a4:	689a      	ldr	r2, [r3, #8]
 80090a6:	f012 0f02 	tst.w	r2, #2
 80090aa:	d0ec      	beq.n	8009086 <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80090ac:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80090ae:	8812      	ldrh	r2, [r2, #0]
 80090b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80090b2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80090b4:	3302      	adds	r3, #2
 80090b6:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80090b8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80090ba:	b29b      	uxth	r3, r3
 80090bc:	3b01      	subs	r3, #1
 80090be:	b29b      	uxth	r3, r3
 80090c0:	86e3      	strh	r3, [r4, #54]	; 0x36
 80090c2:	e7ea      	b.n	800909a <HAL_SPI_Transmit+0xf4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090c4:	f7f8 f8c2 	bl	800124c <HAL_GetTick>
 80090c8:	1b80      	subs	r0, r0, r6
 80090ca:	4285      	cmp	r5, r0
 80090cc:	d802      	bhi.n	80090d4 <HAL_SPI_Transmit+0x12e>
 80090ce:	f1b5 3fff 	cmp.w	r5, #4294967295
 80090d2:	d132      	bne.n	800913a <HAL_SPI_Transmit+0x194>
 80090d4:	2d00      	cmp	r5, #0
 80090d6:	d032      	beq.n	800913e <HAL_SPI_Transmit+0x198>
    while (hspi->TxXferCount > 0U)
 80090d8:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80090da:	b292      	uxth	r2, r2
 80090dc:	b182      	cbz	r2, 8009100 <HAL_SPI_Transmit+0x15a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80090de:	6823      	ldr	r3, [r4, #0]
 80090e0:	689a      	ldr	r2, [r3, #8]
 80090e2:	f012 0f02 	tst.w	r2, #2
 80090e6:	d0ed      	beq.n	80090c4 <HAL_SPI_Transmit+0x11e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80090e8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80090ea:	7812      	ldrb	r2, [r2, #0]
 80090ec:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80090ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80090f0:	3301      	adds	r3, #1
 80090f2:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80090f4:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80090f6:	b292      	uxth	r2, r2
 80090f8:	3a01      	subs	r2, #1
 80090fa:	b292      	uxth	r2, r2
 80090fc:	86e2      	strh	r2, [r4, #54]	; 0x36
 80090fe:	e7eb      	b.n	80090d8 <HAL_SPI_Transmit+0x132>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009100:	4632      	mov	r2, r6
 8009102:	4629      	mov	r1, r5
 8009104:	4620      	mov	r0, r4
 8009106:	f7ff fe75 	bl	8008df4 <SPI_EndRxTxTransaction>
 800910a:	b108      	cbz	r0, 8009110 <HAL_SPI_Transmit+0x16a>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800910c:	2320      	movs	r3, #32
 800910e:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009110:	68a3      	ldr	r3, [r4, #8]
 8009112:	b933      	cbnz	r3, 8009122 <HAL_SPI_Transmit+0x17c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009114:	9301      	str	r3, [sp, #4]
 8009116:	6823      	ldr	r3, [r4, #0]
 8009118:	68da      	ldr	r2, [r3, #12]
 800911a:	9201      	str	r2, [sp, #4]
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	9301      	str	r3, [sp, #4]
 8009120:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009122:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009124:	b96b      	cbnz	r3, 8009142 <HAL_SPI_Transmit+0x19c>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009126:	2000      	movs	r0, #0
 8009128:	e758      	b.n	8008fdc <HAL_SPI_Transmit+0x36>
    errorcode = HAL_ERROR;
 800912a:	2001      	movs	r0, #1
 800912c:	e756      	b.n	8008fdc <HAL_SPI_Transmit+0x36>
 800912e:	2001      	movs	r0, #1
 8009130:	e754      	b.n	8008fdc <HAL_SPI_Transmit+0x36>
          errorcode = HAL_TIMEOUT;
 8009132:	2003      	movs	r0, #3
 8009134:	e752      	b.n	8008fdc <HAL_SPI_Transmit+0x36>
 8009136:	2003      	movs	r0, #3
 8009138:	e750      	b.n	8008fdc <HAL_SPI_Transmit+0x36>
          errorcode = HAL_TIMEOUT;
 800913a:	2003      	movs	r0, #3
 800913c:	e74e      	b.n	8008fdc <HAL_SPI_Transmit+0x36>
 800913e:	2003      	movs	r0, #3
 8009140:	e74c      	b.n	8008fdc <HAL_SPI_Transmit+0x36>
    errorcode = HAL_ERROR;
 8009142:	2001      	movs	r0, #1
 8009144:	e74a      	b.n	8008fdc <HAL_SPI_Transmit+0x36>

08009146 <HAL_SPI_TransmitReceive>:
{
 8009146:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800914a:	b083      	sub	sp, #12
 800914c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 800914e:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8009152:	2c01      	cmp	r4, #1
 8009154:	d104      	bne.n	8009160 <HAL_SPI_TransmitReceive+0x1a>
 8009156:	2302      	movs	r3, #2
}
 8009158:	4618      	mov	r0, r3
 800915a:	b003      	add	sp, #12
 800915c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009160:	461e      	mov	r6, r3
 8009162:	4690      	mov	r8, r2
 8009164:	460f      	mov	r7, r1
 8009166:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8009168:	2301      	movs	r3, #1
 800916a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800916e:	f7f8 f86d 	bl	800124c <HAL_GetTick>
 8009172:	4681      	mov	r9, r0
  tmp_state           = hspi->State;
 8009174:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8009178:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 800917a:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800917c:	2b01      	cmp	r3, #1
 800917e:	d012      	beq.n	80091a6 <HAL_SPI_TransmitReceive+0x60>
 8009180:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8009184:	d007      	beq.n	8009196 <HAL_SPI_TransmitReceive+0x50>
    errorcode = HAL_BUSY;
 8009186:	2302      	movs	r3, #2
  hspi->State = HAL_SPI_STATE_READY;
 8009188:	2201      	movs	r2, #1
 800918a:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800918e:	2200      	movs	r2, #0
 8009190:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
  return errorcode;
 8009194:	e7e0      	b.n	8009158 <HAL_SPI_TransmitReceive+0x12>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009196:	68a2      	ldr	r2, [r4, #8]
 8009198:	2a00      	cmp	r2, #0
 800919a:	f040 80e2 	bne.w	8009362 <HAL_SPI_TransmitReceive+0x21c>
 800919e:	2b04      	cmp	r3, #4
 80091a0:	d001      	beq.n	80091a6 <HAL_SPI_TransmitReceive+0x60>
    errorcode = HAL_BUSY;
 80091a2:	2302      	movs	r3, #2
 80091a4:	e7f0      	b.n	8009188 <HAL_SPI_TransmitReceive+0x42>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80091a6:	2f00      	cmp	r7, #0
 80091a8:	f000 80dd 	beq.w	8009366 <HAL_SPI_TransmitReceive+0x220>
 80091ac:	f1b8 0f00 	cmp.w	r8, #0
 80091b0:	f000 80db 	beq.w	800936a <HAL_SPI_TransmitReceive+0x224>
 80091b4:	2e00      	cmp	r6, #0
 80091b6:	f000 80da 	beq.w	800936e <HAL_SPI_TransmitReceive+0x228>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80091ba:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 80091be:	b2db      	uxtb	r3, r3
 80091c0:	2b04      	cmp	r3, #4
 80091c2:	d002      	beq.n	80091ca <HAL_SPI_TransmitReceive+0x84>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80091c4:	2305      	movs	r3, #5
 80091c6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091ca:	2300      	movs	r3, #0
 80091cc:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80091ce:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->RxXferCount = Size;
 80091d2:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80091d4:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80091d6:	6327      	str	r7, [r4, #48]	; 0x30
  hspi->TxXferCount = Size;
 80091d8:	86e6      	strh	r6, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80091da:	86a6      	strh	r6, [r4, #52]	; 0x34
  hspi->RxISR       = NULL;
 80091dc:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80091de:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80091e0:	6823      	ldr	r3, [r4, #0]
 80091e2:	681a      	ldr	r2, [r3, #0]
 80091e4:	f012 0f40 	tst.w	r2, #64	; 0x40
 80091e8:	d103      	bne.n	80091f2 <HAL_SPI_TransmitReceive+0xac>
    __HAL_SPI_ENABLE(hspi);
 80091ea:	681a      	ldr	r2, [r3, #0]
 80091ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80091f0:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80091f2:	68e3      	ldr	r3, [r4, #12]
 80091f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80091f8:	d011      	beq.n	800921e <HAL_SPI_TransmitReceive+0xd8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80091fa:	6863      	ldr	r3, [r4, #4]
 80091fc:	b10b      	cbz	r3, 8009202 <HAL_SPI_TransmitReceive+0xbc>
 80091fe:	2e01      	cmp	r6, #1
 8009200:	d10b      	bne.n	800921a <HAL_SPI_TransmitReceive+0xd4>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009202:	6823      	ldr	r3, [r4, #0]
 8009204:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8009206:	7812      	ldrb	r2, [r2, #0]
 8009208:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800920a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800920c:	3301      	adds	r3, #1
 800920e:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8009210:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8009212:	b29b      	uxth	r3, r3
 8009214:	3b01      	subs	r3, #1
 8009216:	b29b      	uxth	r3, r3
 8009218:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800921a:	2601      	movs	r6, #1
 800921c:	e06c      	b.n	80092f8 <HAL_SPI_TransmitReceive+0x1b2>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800921e:	6863      	ldr	r3, [r4, #4]
 8009220:	b10b      	cbz	r3, 8009226 <HAL_SPI_TransmitReceive+0xe0>
 8009222:	2e01      	cmp	r6, #1
 8009224:	d10b      	bne.n	800923e <HAL_SPI_TransmitReceive+0xf8>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009226:	6823      	ldr	r3, [r4, #0]
 8009228:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800922a:	8812      	ldrh	r2, [r2, #0]
 800922c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800922e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009230:	3302      	adds	r3, #2
 8009232:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8009234:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8009236:	b29b      	uxth	r3, r3
 8009238:	3b01      	subs	r3, #1
 800923a:	b29b      	uxth	r3, r3
 800923c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800923e:	2601      	movs	r6, #1
 8009240:	e01c      	b.n	800927c <HAL_SPI_TransmitReceive+0x136>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009242:	6823      	ldr	r3, [r4, #0]
 8009244:	689a      	ldr	r2, [r3, #8]
 8009246:	f012 0f01 	tst.w	r2, #1
 800924a:	d00e      	beq.n	800926a <HAL_SPI_TransmitReceive+0x124>
 800924c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800924e:	b292      	uxth	r2, r2
 8009250:	b15a      	cbz	r2, 800926a <HAL_SPI_TransmitReceive+0x124>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009252:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	8013      	strh	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009258:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800925a:	3302      	adds	r3, #2
 800925c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800925e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009260:	b29b      	uxth	r3, r3
 8009262:	3b01      	subs	r3, #1
 8009264:	b29b      	uxth	r3, r3
 8009266:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8009268:	2601      	movs	r6, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800926a:	f7f7 ffef 	bl	800124c <HAL_GetTick>
 800926e:	eba0 0009 	sub.w	r0, r0, r9
 8009272:	42a8      	cmp	r0, r5
 8009274:	d302      	bcc.n	800927c <HAL_SPI_TransmitReceive+0x136>
 8009276:	f1b5 3fff 	cmp.w	r5, #4294967295
 800927a:	d17a      	bne.n	8009372 <HAL_SPI_TransmitReceive+0x22c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800927c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800927e:	b29b      	uxth	r3, r3
 8009280:	b91b      	cbnz	r3, 800928a <HAL_SPI_TransmitReceive+0x144>
 8009282:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009284:	b29b      	uxth	r3, r3
 8009286:	2b00      	cmp	r3, #0
 8009288:	d054      	beq.n	8009334 <HAL_SPI_TransmitReceive+0x1ee>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800928a:	6823      	ldr	r3, [r4, #0]
 800928c:	689a      	ldr	r2, [r3, #8]
 800928e:	f012 0f02 	tst.w	r2, #2
 8009292:	d0d6      	beq.n	8009242 <HAL_SPI_TransmitReceive+0xfc>
 8009294:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8009296:	b292      	uxth	r2, r2
 8009298:	2a00      	cmp	r2, #0
 800929a:	d0d2      	beq.n	8009242 <HAL_SPI_TransmitReceive+0xfc>
 800929c:	2e00      	cmp	r6, #0
 800929e:	d0d0      	beq.n	8009242 <HAL_SPI_TransmitReceive+0xfc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092a0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80092a2:	8812      	ldrh	r2, [r2, #0]
 80092a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092a6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80092a8:	3302      	adds	r3, #2
 80092aa:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80092ac:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80092ae:	b29b      	uxth	r3, r3
 80092b0:	3b01      	subs	r3, #1
 80092b2:	b29b      	uxth	r3, r3
 80092b4:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80092b6:	2600      	movs	r6, #0
 80092b8:	e7c3      	b.n	8009242 <HAL_SPI_TransmitReceive+0xfc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80092ba:	6823      	ldr	r3, [r4, #0]
 80092bc:	689a      	ldr	r2, [r3, #8]
 80092be:	f012 0f01 	tst.w	r2, #1
 80092c2:	d00e      	beq.n	80092e2 <HAL_SPI_TransmitReceive+0x19c>
 80092c4:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80092c6:	b292      	uxth	r2, r2
 80092c8:	b15a      	cbz	r2, 80092e2 <HAL_SPI_TransmitReceive+0x19c>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80092ca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80092cc:	68db      	ldr	r3, [r3, #12]
 80092ce:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr++;
 80092d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80092d2:	3301      	adds	r3, #1
 80092d4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80092d6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80092d8:	b29b      	uxth	r3, r3
 80092da:	3b01      	subs	r3, #1
 80092dc:	b29b      	uxth	r3, r3
 80092de:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80092e0:	2601      	movs	r6, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80092e2:	f7f7 ffb3 	bl	800124c <HAL_GetTick>
 80092e6:	eba0 0009 	sub.w	r0, r0, r9
 80092ea:	4285      	cmp	r5, r0
 80092ec:	d802      	bhi.n	80092f4 <HAL_SPI_TransmitReceive+0x1ae>
 80092ee:	f1b5 3fff 	cmp.w	r5, #4294967295
 80092f2:	d140      	bne.n	8009376 <HAL_SPI_TransmitReceive+0x230>
 80092f4:	2d00      	cmp	r5, #0
 80092f6:	d040      	beq.n	800937a <HAL_SPI_TransmitReceive+0x234>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80092f8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	b913      	cbnz	r3, 8009304 <HAL_SPI_TransmitReceive+0x1be>
 80092fe:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009300:	b29b      	uxth	r3, r3
 8009302:	b1bb      	cbz	r3, 8009334 <HAL_SPI_TransmitReceive+0x1ee>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009304:	6823      	ldr	r3, [r4, #0]
 8009306:	689a      	ldr	r2, [r3, #8]
 8009308:	f012 0f02 	tst.w	r2, #2
 800930c:	d0d5      	beq.n	80092ba <HAL_SPI_TransmitReceive+0x174>
 800930e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8009310:	b292      	uxth	r2, r2
 8009312:	2a00      	cmp	r2, #0
 8009314:	d0d1      	beq.n	80092ba <HAL_SPI_TransmitReceive+0x174>
 8009316:	2e00      	cmp	r6, #0
 8009318:	d0cf      	beq.n	80092ba <HAL_SPI_TransmitReceive+0x174>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800931a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800931c:	7812      	ldrb	r2, [r2, #0]
 800931e:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8009320:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009322:	3301      	adds	r3, #1
 8009324:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8009326:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8009328:	b29b      	uxth	r3, r3
 800932a:	3b01      	subs	r3, #1
 800932c:	b29b      	uxth	r3, r3
 800932e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8009330:	2600      	movs	r6, #0
 8009332:	e7c2      	b.n	80092ba <HAL_SPI_TransmitReceive+0x174>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009334:	464a      	mov	r2, r9
 8009336:	4629      	mov	r1, r5
 8009338:	4620      	mov	r0, r4
 800933a:	f7ff fd5b 	bl	8008df4 <SPI_EndRxTxTransaction>
 800933e:	4603      	mov	r3, r0
 8009340:	b118      	cbz	r0, 800934a <HAL_SPI_TransmitReceive+0x204>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009342:	2320      	movs	r3, #32
 8009344:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8009346:	2301      	movs	r3, #1
    goto error;
 8009348:	e71e      	b.n	8009188 <HAL_SPI_TransmitReceive+0x42>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800934a:	68a2      	ldr	r2, [r4, #8]
 800934c:	2a00      	cmp	r2, #0
 800934e:	f47f af1b 	bne.w	8009188 <HAL_SPI_TransmitReceive+0x42>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009352:	9201      	str	r2, [sp, #4]
 8009354:	6822      	ldr	r2, [r4, #0]
 8009356:	68d1      	ldr	r1, [r2, #12]
 8009358:	9101      	str	r1, [sp, #4]
 800935a:	6892      	ldr	r2, [r2, #8]
 800935c:	9201      	str	r2, [sp, #4]
 800935e:	9a01      	ldr	r2, [sp, #4]
 8009360:	e712      	b.n	8009188 <HAL_SPI_TransmitReceive+0x42>
    errorcode = HAL_BUSY;
 8009362:	2302      	movs	r3, #2
 8009364:	e710      	b.n	8009188 <HAL_SPI_TransmitReceive+0x42>
    errorcode = HAL_ERROR;
 8009366:	2301      	movs	r3, #1
 8009368:	e70e      	b.n	8009188 <HAL_SPI_TransmitReceive+0x42>
 800936a:	2301      	movs	r3, #1
 800936c:	e70c      	b.n	8009188 <HAL_SPI_TransmitReceive+0x42>
 800936e:	2301      	movs	r3, #1
 8009370:	e70a      	b.n	8009188 <HAL_SPI_TransmitReceive+0x42>
        errorcode = HAL_TIMEOUT;
 8009372:	2303      	movs	r3, #3
 8009374:	e708      	b.n	8009188 <HAL_SPI_TransmitReceive+0x42>
        errorcode = HAL_TIMEOUT;
 8009376:	2303      	movs	r3, #3
 8009378:	e706      	b.n	8009188 <HAL_SPI_TransmitReceive+0x42>
 800937a:	2303      	movs	r3, #3
 800937c:	e704      	b.n	8009188 <HAL_SPI_TransmitReceive+0x42>

0800937e <HAL_SPI_Receive>:
{
 800937e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009382:	b082      	sub	sp, #8
 8009384:	4604      	mov	r4, r0
 8009386:	460f      	mov	r7, r1
 8009388:	4690      	mov	r8, r2
 800938a:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800938c:	6843      	ldr	r3, [r0, #4]
 800938e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009392:	d007      	beq.n	80093a4 <HAL_SPI_Receive+0x26>
  __HAL_LOCK(hspi);
 8009394:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8009398:	2b01      	cmp	r3, #1
 800939a:	d10f      	bne.n	80093bc <HAL_SPI_Receive+0x3e>
 800939c:	2002      	movs	r0, #2
}
 800939e:	b002      	add	sp, #8
 80093a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80093a4:	6883      	ldr	r3, [r0, #8]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d1f4      	bne.n	8009394 <HAL_SPI_Receive+0x16>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80093aa:	2304      	movs	r3, #4
 80093ac:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80093b0:	9500      	str	r5, [sp, #0]
 80093b2:	4613      	mov	r3, r2
 80093b4:	460a      	mov	r2, r1
 80093b6:	f7ff fec6 	bl	8009146 <HAL_SPI_TransmitReceive>
 80093ba:	e7f0      	b.n	800939e <HAL_SPI_Receive+0x20>
  __HAL_LOCK(hspi);
 80093bc:	2301      	movs	r3, #1
 80093be:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 80093c2:	f7f7 ff43 	bl	800124c <HAL_GetTick>
 80093c6:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80093c8:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	2b01      	cmp	r3, #1
 80093d0:	d007      	beq.n	80093e2 <HAL_SPI_Receive+0x64>
    errorcode = HAL_BUSY;
 80093d2:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80093d4:	2301      	movs	r3, #1
 80093d6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80093da:	2300      	movs	r3, #0
 80093dc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 80093e0:	e7dd      	b.n	800939e <HAL_SPI_Receive+0x20>
  if ((pData == NULL) || (Size == 0U))
 80093e2:	2f00      	cmp	r7, #0
 80093e4:	d06f      	beq.n	80094c6 <HAL_SPI_Receive+0x148>
 80093e6:	f1b8 0f00 	cmp.w	r8, #0
 80093ea:	d06e      	beq.n	80094ca <HAL_SPI_Receive+0x14c>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80093ec:	2304      	movs	r3, #4
 80093ee:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80093f2:	2300      	movs	r3, #0
 80093f4:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80093f6:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80093f8:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80093fc:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009400:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8009402:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8009404:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8009406:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009408:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800940a:	68a3      	ldr	r3, [r4, #8]
 800940c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009410:	d00b      	beq.n	800942a <HAL_SPI_Receive+0xac>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009412:	6823      	ldr	r3, [r4, #0]
 8009414:	681a      	ldr	r2, [r3, #0]
 8009416:	f012 0f40 	tst.w	r2, #64	; 0x40
 800941a:	d103      	bne.n	8009424 <HAL_SPI_Receive+0xa6>
    __HAL_SPI_ENABLE(hspi);
 800941c:	681a      	ldr	r2, [r3, #0]
 800941e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009422:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009424:	68e3      	ldr	r3, [r4, #12]
 8009426:	b183      	cbz	r3, 800944a <HAL_SPI_Receive+0xcc>
 8009428:	e02d      	b.n	8009486 <HAL_SPI_Receive+0x108>
    SPI_1LINE_RX(hspi);
 800942a:	6822      	ldr	r2, [r4, #0]
 800942c:	6813      	ldr	r3, [r2, #0]
 800942e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009432:	6013      	str	r3, [r2, #0]
 8009434:	e7ed      	b.n	8009412 <HAL_SPI_Receive+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009436:	f7f7 ff09 	bl	800124c <HAL_GetTick>
 800943a:	1b80      	subs	r0, r0, r6
 800943c:	4285      	cmp	r5, r0
 800943e:	d802      	bhi.n	8009446 <HAL_SPI_Receive+0xc8>
 8009440:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009444:	d143      	bne.n	80094ce <HAL_SPI_Receive+0x150>
 8009446:	2d00      	cmp	r5, #0
 8009448:	d043      	beq.n	80094d2 <HAL_SPI_Receive+0x154>
    while (hspi->RxXferCount > 0U)
 800944a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800944c:	b29b      	uxth	r3, r3
 800944e:	2b00      	cmp	r3, #0
 8009450:	d02d      	beq.n	80094ae <HAL_SPI_Receive+0x130>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009452:	6823      	ldr	r3, [r4, #0]
 8009454:	689a      	ldr	r2, [r3, #8]
 8009456:	f012 0f01 	tst.w	r2, #1
 800945a:	d0ec      	beq.n	8009436 <HAL_SPI_Receive+0xb8>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800945c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800945e:	7b1b      	ldrb	r3, [r3, #12]
 8009460:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009462:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009464:	3301      	adds	r3, #1
 8009466:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8009468:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800946a:	b29b      	uxth	r3, r3
 800946c:	3b01      	subs	r3, #1
 800946e:	b29b      	uxth	r3, r3
 8009470:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8009472:	e7ea      	b.n	800944a <HAL_SPI_Receive+0xcc>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009474:	f7f7 feea 	bl	800124c <HAL_GetTick>
 8009478:	1b80      	subs	r0, r0, r6
 800947a:	4285      	cmp	r5, r0
 800947c:	d802      	bhi.n	8009484 <HAL_SPI_Receive+0x106>
 800947e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009482:	d128      	bne.n	80094d6 <HAL_SPI_Receive+0x158>
 8009484:	b34d      	cbz	r5, 80094da <HAL_SPI_Receive+0x15c>
    while (hspi->RxXferCount > 0U)
 8009486:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009488:	b29b      	uxth	r3, r3
 800948a:	b183      	cbz	r3, 80094ae <HAL_SPI_Receive+0x130>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800948c:	6823      	ldr	r3, [r4, #0]
 800948e:	689a      	ldr	r2, [r3, #8]
 8009490:	f012 0f01 	tst.w	r2, #1
 8009494:	d0ee      	beq.n	8009474 <HAL_SPI_Receive+0xf6>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009496:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009498:	68db      	ldr	r3, [r3, #12]
 800949a:	8013      	strh	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800949c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800949e:	3302      	adds	r3, #2
 80094a0:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80094a2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80094a4:	b29b      	uxth	r3, r3
 80094a6:	3b01      	subs	r3, #1
 80094a8:	b29b      	uxth	r3, r3
 80094aa:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80094ac:	e7eb      	b.n	8009486 <HAL_SPI_Receive+0x108>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80094ae:	4632      	mov	r2, r6
 80094b0:	4629      	mov	r1, r5
 80094b2:	4620      	mov	r0, r4
 80094b4:	f7ff fcd2 	bl	8008e5c <SPI_EndRxTransaction>
 80094b8:	b108      	cbz	r0, 80094be <HAL_SPI_Receive+0x140>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80094ba:	2320      	movs	r3, #32
 80094bc:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80094be:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80094c0:	b96b      	cbnz	r3, 80094de <HAL_SPI_Receive+0x160>
  HAL_StatusTypeDef errorcode = HAL_OK;
 80094c2:	2000      	movs	r0, #0
 80094c4:	e786      	b.n	80093d4 <HAL_SPI_Receive+0x56>
    errorcode = HAL_ERROR;
 80094c6:	2001      	movs	r0, #1
 80094c8:	e784      	b.n	80093d4 <HAL_SPI_Receive+0x56>
 80094ca:	2001      	movs	r0, #1
 80094cc:	e782      	b.n	80093d4 <HAL_SPI_Receive+0x56>
          errorcode = HAL_TIMEOUT;
 80094ce:	2003      	movs	r0, #3
 80094d0:	e780      	b.n	80093d4 <HAL_SPI_Receive+0x56>
 80094d2:	2003      	movs	r0, #3
 80094d4:	e77e      	b.n	80093d4 <HAL_SPI_Receive+0x56>
          errorcode = HAL_TIMEOUT;
 80094d6:	2003      	movs	r0, #3
 80094d8:	e77c      	b.n	80093d4 <HAL_SPI_Receive+0x56>
 80094da:	2003      	movs	r0, #3
 80094dc:	e77a      	b.n	80093d4 <HAL_SPI_Receive+0x56>
    errorcode = HAL_ERROR;
 80094de:	2001      	movs	r0, #1
 80094e0:	e778      	b.n	80093d4 <HAL_SPI_Receive+0x56>

080094e2 <HAL_SPI_Transmit_IT>:
{
 80094e2:	4603      	mov	r3, r0
  __HAL_LOCK(hspi);
 80094e4:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 80094e8:	2801      	cmp	r0, #1
 80094ea:	d043      	beq.n	8009574 <HAL_SPI_Transmit_IT+0x92>
 80094ec:	2001      	movs	r0, #1
 80094ee:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  if ((pData == NULL) || (Size == 0U))
 80094f2:	2900      	cmp	r1, #0
 80094f4:	d035      	beq.n	8009562 <HAL_SPI_Transmit_IT+0x80>
 80094f6:	2a00      	cmp	r2, #0
 80094f8:	d035      	beq.n	8009566 <HAL_SPI_Transmit_IT+0x84>
  if (hspi->State != HAL_SPI_STATE_READY)
 80094fa:	f893 0051 	ldrb.w	r0, [r3, #81]	; 0x51
 80094fe:	b2c0      	uxtb	r0, r0
 8009500:	2801      	cmp	r0, #1
 8009502:	d001      	beq.n	8009508 <HAL_SPI_Transmit_IT+0x26>
    errorcode = HAL_BUSY;
 8009504:	2002      	movs	r0, #2
 8009506:	e02f      	b.n	8009568 <HAL_SPI_Transmit_IT+0x86>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009508:	2003      	movs	r0, #3
 800950a:	f883 0051 	strb.w	r0, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800950e:	2000      	movs	r0, #0
 8009510:	6558      	str	r0, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009512:	6319      	str	r1, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009514:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009516:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009518:	6398      	str	r0, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800951a:	8798      	strh	r0, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800951c:	87d8      	strh	r0, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800951e:	6418      	str	r0, [r3, #64]	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009520:	68da      	ldr	r2, [r3, #12]
 8009522:	b1aa      	cbz	r2, 8009550 <HAL_SPI_Transmit_IT+0x6e>
    hspi->TxISR = SPI_TxISR_16BIT;
 8009524:	4a14      	ldr	r2, [pc, #80]	; (8009578 <HAL_SPI_Transmit_IT+0x96>)
 8009526:	645a      	str	r2, [r3, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009528:	689a      	ldr	r2, [r3, #8]
 800952a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800952e:	d012      	beq.n	8009556 <HAL_SPI_Transmit_IT+0x74>
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8009530:	6819      	ldr	r1, [r3, #0]
 8009532:	684a      	ldr	r2, [r1, #4]
 8009534:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8009538:	604a      	str	r2, [r1, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800953a:	681a      	ldr	r2, [r3, #0]
 800953c:	6811      	ldr	r1, [r2, #0]
 800953e:	f011 0f40 	tst.w	r1, #64	; 0x40
 8009542:	d115      	bne.n	8009570 <HAL_SPI_Transmit_IT+0x8e>
    __HAL_SPI_ENABLE(hspi);
 8009544:	6811      	ldr	r1, [r2, #0]
 8009546:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800954a:	6011      	str	r1, [r2, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800954c:	2000      	movs	r0, #0
 800954e:	e00b      	b.n	8009568 <HAL_SPI_Transmit_IT+0x86>
    hspi->TxISR = SPI_TxISR_8BIT;
 8009550:	4a0a      	ldr	r2, [pc, #40]	; (800957c <HAL_SPI_Transmit_IT+0x9a>)
 8009552:	645a      	str	r2, [r3, #68]	; 0x44
 8009554:	e7e8      	b.n	8009528 <HAL_SPI_Transmit_IT+0x46>
    SPI_1LINE_TX(hspi);
 8009556:	6819      	ldr	r1, [r3, #0]
 8009558:	680a      	ldr	r2, [r1, #0]
 800955a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800955e:	600a      	str	r2, [r1, #0]
 8009560:	e7e6      	b.n	8009530 <HAL_SPI_Transmit_IT+0x4e>
    errorcode = HAL_ERROR;
 8009562:	2001      	movs	r0, #1
 8009564:	e000      	b.n	8009568 <HAL_SPI_Transmit_IT+0x86>
 8009566:	2001      	movs	r0, #1
  __HAL_UNLOCK(hspi);
 8009568:	2200      	movs	r2, #0
 800956a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800956e:	4770      	bx	lr
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009570:	2000      	movs	r0, #0
 8009572:	e7f9      	b.n	8009568 <HAL_SPI_Transmit_IT+0x86>
  __HAL_LOCK(hspi);
 8009574:	2002      	movs	r0, #2
}
 8009576:	4770      	bx	lr
 8009578:	08009ce5 	.word	0x08009ce5
 800957c:	08009cbd 	.word	0x08009cbd

08009580 <HAL_SPI_TransmitReceive_IT>:
{
 8009580:	b430      	push	{r4, r5}
  __HAL_LOCK(hspi);
 8009582:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8009586:	2c01      	cmp	r4, #1
 8009588:	d054      	beq.n	8009634 <HAL_SPI_TransmitReceive_IT+0xb4>
 800958a:	2401      	movs	r4, #1
 800958c:	f880 4050 	strb.w	r4, [r0, #80]	; 0x50
  tmp_state           = hspi->State;
 8009590:	f890 4051 	ldrb.w	r4, [r0, #81]	; 0x51
 8009594:	b2e4      	uxtb	r4, r4
  tmp_mode            = hspi->Init.Mode;
 8009596:	6845      	ldr	r5, [r0, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009598:	2c01      	cmp	r4, #1
 800959a:	d010      	beq.n	80095be <HAL_SPI_TransmitReceive_IT+0x3e>
 800959c:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 80095a0:	d006      	beq.n	80095b0 <HAL_SPI_TransmitReceive_IT+0x30>
    errorcode = HAL_BUSY;
 80095a2:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 80095a4:	2200      	movs	r2, #0
 80095a6:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	bc30      	pop	{r4, r5}
 80095ae:	4770      	bx	lr
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80095b0:	6885      	ldr	r5, [r0, #8]
 80095b2:	2d00      	cmp	r5, #0
 80095b4:	d134      	bne.n	8009620 <HAL_SPI_TransmitReceive_IT+0xa0>
 80095b6:	2c04      	cmp	r4, #4
 80095b8:	d001      	beq.n	80095be <HAL_SPI_TransmitReceive_IT+0x3e>
    errorcode = HAL_BUSY;
 80095ba:	2302      	movs	r3, #2
 80095bc:	e7f2      	b.n	80095a4 <HAL_SPI_TransmitReceive_IT+0x24>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80095be:	2900      	cmp	r1, #0
 80095c0:	d030      	beq.n	8009624 <HAL_SPI_TransmitReceive_IT+0xa4>
 80095c2:	2a00      	cmp	r2, #0
 80095c4:	d030      	beq.n	8009628 <HAL_SPI_TransmitReceive_IT+0xa8>
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d030      	beq.n	800962c <HAL_SPI_TransmitReceive_IT+0xac>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80095ca:	f890 4051 	ldrb.w	r4, [r0, #81]	; 0x51
 80095ce:	b2e4      	uxtb	r4, r4
 80095d0:	2c04      	cmp	r4, #4
 80095d2:	d002      	beq.n	80095da <HAL_SPI_TransmitReceive_IT+0x5a>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80095d4:	2405      	movs	r4, #5
 80095d6:	f880 4051 	strb.w	r4, [r0, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80095da:	2400      	movs	r4, #0
 80095dc:	6544      	str	r4, [r0, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80095de:	6301      	str	r1, [r0, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80095e0:	8683      	strh	r3, [r0, #52]	; 0x34
  hspi->TxXferCount = Size;
 80095e2:	86c3      	strh	r3, [r0, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80095e4:	6382      	str	r2, [r0, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80095e6:	8783      	strh	r3, [r0, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80095e8:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80095ea:	68c3      	ldr	r3, [r0, #12]
 80095ec:	b19b      	cbz	r3, 8009616 <HAL_SPI_TransmitReceive_IT+0x96>
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80095ee:	4b12      	ldr	r3, [pc, #72]	; (8009638 <HAL_SPI_TransmitReceive_IT+0xb8>)
 80095f0:	6403      	str	r3, [r0, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80095f2:	4b12      	ldr	r3, [pc, #72]	; (800963c <HAL_SPI_TransmitReceive_IT+0xbc>)
 80095f4:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80095f6:	6802      	ldr	r2, [r0, #0]
 80095f8:	6853      	ldr	r3, [r2, #4]
 80095fa:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80095fe:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009600:	6803      	ldr	r3, [r0, #0]
 8009602:	681a      	ldr	r2, [r3, #0]
 8009604:	f012 0f40 	tst.w	r2, #64	; 0x40
 8009608:	d112      	bne.n	8009630 <HAL_SPI_TransmitReceive_IT+0xb0>
    __HAL_SPI_ENABLE(hspi);
 800960a:	681a      	ldr	r2, [r3, #0]
 800960c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009610:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009612:	2300      	movs	r3, #0
 8009614:	e7c6      	b.n	80095a4 <HAL_SPI_TransmitReceive_IT+0x24>
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8009616:	4b0a      	ldr	r3, [pc, #40]	; (8009640 <HAL_SPI_TransmitReceive_IT+0xc0>)
 8009618:	6403      	str	r3, [r0, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800961a:	4b0a      	ldr	r3, [pc, #40]	; (8009644 <HAL_SPI_TransmitReceive_IT+0xc4>)
 800961c:	6443      	str	r3, [r0, #68]	; 0x44
 800961e:	e7ea      	b.n	80095f6 <HAL_SPI_TransmitReceive_IT+0x76>
    errorcode = HAL_BUSY;
 8009620:	2302      	movs	r3, #2
 8009622:	e7bf      	b.n	80095a4 <HAL_SPI_TransmitReceive_IT+0x24>
    errorcode = HAL_ERROR;
 8009624:	2301      	movs	r3, #1
 8009626:	e7bd      	b.n	80095a4 <HAL_SPI_TransmitReceive_IT+0x24>
 8009628:	2301      	movs	r3, #1
 800962a:	e7bb      	b.n	80095a4 <HAL_SPI_TransmitReceive_IT+0x24>
 800962c:	2301      	movs	r3, #1
 800962e:	e7b9      	b.n	80095a4 <HAL_SPI_TransmitReceive_IT+0x24>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009630:	2300      	movs	r3, #0
 8009632:	e7b7      	b.n	80095a4 <HAL_SPI_TransmitReceive_IT+0x24>
  __HAL_LOCK(hspi);
 8009634:	2302      	movs	r3, #2
 8009636:	e7b8      	b.n	80095aa <HAL_SPI_TransmitReceive_IT+0x2a>
 8009638:	08009f09 	.word	0x08009f09
 800963c:	08009ed1 	.word	0x08009ed1
 8009640:	08009e99 	.word	0x08009e99
 8009644:	08009e61 	.word	0x08009e61

08009648 <HAL_SPI_Receive_IT>:
{
 8009648:	b538      	push	{r3, r4, r5, lr}
 800964a:	4604      	mov	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800964c:	6885      	ldr	r5, [r0, #8]
 800964e:	b91d      	cbnz	r5, 8009658 <HAL_SPI_Receive_IT+0x10>
 8009650:	6843      	ldr	r3, [r0, #4]
 8009652:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009656:	d010      	beq.n	800967a <HAL_SPI_Receive_IT+0x32>
  __HAL_LOCK(hspi);
 8009658:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 800965c:	2801      	cmp	r0, #1
 800965e:	d04a      	beq.n	80096f6 <HAL_SPI_Receive_IT+0xae>
 8009660:	2301      	movs	r3, #1
 8009662:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  if (hspi->State != HAL_SPI_STATE_READY)
 8009666:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800966a:	b2c0      	uxtb	r0, r0
 800966c:	4298      	cmp	r0, r3
 800966e:	d00c      	beq.n	800968a <HAL_SPI_Receive_IT+0x42>
    errorcode = HAL_BUSY;
 8009670:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 8009672:	2300      	movs	r3, #0
 8009674:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8009678:	bd38      	pop	{r3, r4, r5, pc}
 800967a:	4613      	mov	r3, r2
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800967c:	2204      	movs	r2, #4
 800967e:	f880 2051 	strb.w	r2, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8009682:	460a      	mov	r2, r1
 8009684:	f7ff ff7c 	bl	8009580 <HAL_SPI_TransmitReceive_IT>
 8009688:	bd38      	pop	{r3, r4, r5, pc}
  if ((pData == NULL) || (Size == 0U))
 800968a:	2900      	cmp	r1, #0
 800968c:	d02d      	beq.n	80096ea <HAL_SPI_Receive_IT+0xa2>
 800968e:	2a00      	cmp	r2, #0
 8009690:	d02d      	beq.n	80096ee <HAL_SPI_Receive_IT+0xa6>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009692:	2304      	movs	r3, #4
 8009694:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009698:	2300      	movs	r3, #0
 800969a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800969c:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800969e:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80096a0:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80096a2:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80096a4:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80096a6:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->TxISR       = NULL;
 80096a8:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80096aa:	68e3      	ldr	r3, [r4, #12]
 80096ac:	b1a3      	cbz	r3, 80096d8 <HAL_SPI_Receive_IT+0x90>
    hspi->RxISR = SPI_RxISR_16BIT;
 80096ae:	4b13      	ldr	r3, [pc, #76]	; (80096fc <HAL_SPI_Receive_IT+0xb4>)
 80096b0:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096b2:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 80096b6:	d012      	beq.n	80096de <HAL_SPI_Receive_IT+0x96>
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80096b8:	6822      	ldr	r2, [r4, #0]
 80096ba:	6853      	ldr	r3, [r2, #4]
 80096bc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80096c0:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80096c2:	6823      	ldr	r3, [r4, #0]
 80096c4:	681a      	ldr	r2, [r3, #0]
 80096c6:	f012 0f40 	tst.w	r2, #64	; 0x40
 80096ca:	d112      	bne.n	80096f2 <HAL_SPI_Receive_IT+0xaa>
    __HAL_SPI_ENABLE(hspi);
 80096cc:	681a      	ldr	r2, [r3, #0]
 80096ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80096d2:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80096d4:	2000      	movs	r0, #0
 80096d6:	e7cc      	b.n	8009672 <HAL_SPI_Receive_IT+0x2a>
    hspi->RxISR = SPI_RxISR_8BIT;
 80096d8:	4b09      	ldr	r3, [pc, #36]	; (8009700 <HAL_SPI_Receive_IT+0xb8>)
 80096da:	6423      	str	r3, [r4, #64]	; 0x40
 80096dc:	e7e9      	b.n	80096b2 <HAL_SPI_Receive_IT+0x6a>
    SPI_1LINE_RX(hspi);
 80096de:	6822      	ldr	r2, [r4, #0]
 80096e0:	6813      	ldr	r3, [r2, #0]
 80096e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80096e6:	6013      	str	r3, [r2, #0]
 80096e8:	e7e6      	b.n	80096b8 <HAL_SPI_Receive_IT+0x70>
    errorcode = HAL_ERROR;
 80096ea:	2001      	movs	r0, #1
 80096ec:	e7c1      	b.n	8009672 <HAL_SPI_Receive_IT+0x2a>
 80096ee:	2001      	movs	r0, #1
 80096f0:	e7bf      	b.n	8009672 <HAL_SPI_Receive_IT+0x2a>
  HAL_StatusTypeDef errorcode = HAL_OK;
 80096f2:	2000      	movs	r0, #0
 80096f4:	e7bd      	b.n	8009672 <HAL_SPI_Receive_IT+0x2a>
  __HAL_LOCK(hspi);
 80096f6:	2002      	movs	r0, #2
}
 80096f8:	bd38      	pop	{r3, r4, r5, pc}
 80096fa:	bf00      	nop
 80096fc:	08009d8b 	.word	0x08009d8b
 8009700:	08009d63 	.word	0x08009d63

08009704 <HAL_SPI_Transmit_DMA>:
  __HAL_LOCK(hspi);
 8009704:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8009708:	2b01      	cmp	r3, #1
 800970a:	d060      	beq.n	80097ce <HAL_SPI_Transmit_DMA+0xca>
{
 800970c:	b510      	push	{r4, lr}
 800970e:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8009710:	2301      	movs	r3, #1
 8009712:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (hspi->State != HAL_SPI_STATE_READY)
 8009716:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800971a:	b2db      	uxtb	r3, r3
 800971c:	2b01      	cmp	r3, #1
 800971e:	d005      	beq.n	800972c <HAL_SPI_Transmit_DMA+0x28>
    errorcode = HAL_BUSY;
 8009720:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 8009722:	2200      	movs	r2, #0
 8009724:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
}
 8009728:	4618      	mov	r0, r3
 800972a:	bd10      	pop	{r4, pc}
  if ((pData == NULL) || (Size == 0U))
 800972c:	2900      	cmp	r1, #0
 800972e:	d04a      	beq.n	80097c6 <HAL_SPI_Transmit_DMA+0xc2>
 8009730:	2a00      	cmp	r2, #0
 8009732:	d04a      	beq.n	80097ca <HAL_SPI_Transmit_DMA+0xc6>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009734:	2303      	movs	r3, #3
 8009736:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800973a:	2300      	movs	r3, #0
 800973c:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800973e:	6301      	str	r1, [r0, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009740:	8682      	strh	r2, [r0, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009742:	86c2      	strh	r2, [r0, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009744:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->TxISR       = NULL;
 8009746:	6443      	str	r3, [r0, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009748:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800974a:	8783      	strh	r3, [r0, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800974c:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800974e:	6883      	ldr	r3, [r0, #8]
 8009750:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009754:	d01d      	beq.n	8009792 <HAL_SPI_Transmit_DMA+0x8e>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8009756:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009758:	4a1e      	ldr	r2, [pc, #120]	; (80097d4 <HAL_SPI_Transmit_DMA+0xd0>)
 800975a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800975c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800975e:	4a1e      	ldr	r2, [pc, #120]	; (80097d8 <HAL_SPI_Transmit_DMA+0xd4>)
 8009760:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8009762:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009764:	4a1d      	ldr	r2, [pc, #116]	; (80097dc <HAL_SPI_Transmit_DMA+0xd8>)
 8009766:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback = NULL;
 8009768:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800976a:	2200      	movs	r2, #0
 800976c:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 800976e:	6822      	ldr	r2, [r4, #0]
 8009770:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8009772:	b29b      	uxth	r3, r3
 8009774:	320c      	adds	r2, #12
 8009776:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009778:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800977a:	f7f8 f8b2 	bl	80018e2 <HAL_DMA_Start_IT>
 800977e:	4603      	mov	r3, r0
 8009780:	b168      	cbz	r0, 800979e <HAL_SPI_Transmit_DMA+0x9a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009782:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009784:	f043 0310 	orr.w	r3, r3, #16
 8009788:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 800978a:	2301      	movs	r3, #1
 800978c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 8009790:	e7c7      	b.n	8009722 <HAL_SPI_Transmit_DMA+0x1e>
    SPI_1LINE_TX(hspi);
 8009792:	6802      	ldr	r2, [r0, #0]
 8009794:	6813      	ldr	r3, [r2, #0]
 8009796:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800979a:	6013      	str	r3, [r2, #0]
 800979c:	e7db      	b.n	8009756 <HAL_SPI_Transmit_DMA+0x52>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800979e:	6822      	ldr	r2, [r4, #0]
 80097a0:	6811      	ldr	r1, [r2, #0]
 80097a2:	f011 0f40 	tst.w	r1, #64	; 0x40
 80097a6:	d103      	bne.n	80097b0 <HAL_SPI_Transmit_DMA+0xac>
    __HAL_SPI_ENABLE(hspi);
 80097a8:	6811      	ldr	r1, [r2, #0]
 80097aa:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80097ae:	6011      	str	r1, [r2, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80097b0:	6821      	ldr	r1, [r4, #0]
 80097b2:	684a      	ldr	r2, [r1, #4]
 80097b4:	f042 0220 	orr.w	r2, r2, #32
 80097b8:	604a      	str	r2, [r1, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80097ba:	6821      	ldr	r1, [r4, #0]
 80097bc:	684a      	ldr	r2, [r1, #4]
 80097be:	f042 0202 	orr.w	r2, r2, #2
 80097c2:	604a      	str	r2, [r1, #4]
 80097c4:	e7ad      	b.n	8009722 <HAL_SPI_Transmit_DMA+0x1e>
    errorcode = HAL_ERROR;
 80097c6:	2301      	movs	r3, #1
 80097c8:	e7ab      	b.n	8009722 <HAL_SPI_Transmit_DMA+0x1e>
 80097ca:	2301      	movs	r3, #1
 80097cc:	e7a9      	b.n	8009722 <HAL_SPI_Transmit_DMA+0x1e>
  __HAL_LOCK(hspi);
 80097ce:	2302      	movs	r3, #2
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	4770      	bx	lr
 80097d4:	08009c07 	.word	0x08009c07
 80097d8:	08009f63 	.word	0x08009f63
 80097dc:	08009f41 	.word	0x08009f41

080097e0 <HAL_SPI_TransmitReceive_DMA>:
{
 80097e0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hspi);
 80097e2:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 80097e6:	2c01      	cmp	r4, #1
 80097e8:	f000 8097 	beq.w	800991a <HAL_SPI_TransmitReceive_DMA+0x13a>
 80097ec:	4604      	mov	r4, r0
 80097ee:	2001      	movs	r0, #1
 80097f0:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  tmp_state           = hspi->State;
 80097f4:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80097f8:	b2c0      	uxtb	r0, r0
  tmp_mode            = hspi->Init.Mode;
 80097fa:	6865      	ldr	r5, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80097fc:	2801      	cmp	r0, #1
 80097fe:	d00f      	beq.n	8009820 <HAL_SPI_TransmitReceive_DMA+0x40>
 8009800:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 8009804:	d005      	beq.n	8009812 <HAL_SPI_TransmitReceive_DMA+0x32>
    errorcode = HAL_BUSY;
 8009806:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 8009808:	2200      	movs	r2, #0
 800980a:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
}
 800980e:	4618      	mov	r0, r3
 8009810:	bd38      	pop	{r3, r4, r5, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009812:	68a5      	ldr	r5, [r4, #8]
 8009814:	2d00      	cmp	r5, #0
 8009816:	d178      	bne.n	800990a <HAL_SPI_TransmitReceive_DMA+0x12a>
 8009818:	2804      	cmp	r0, #4
 800981a:	d001      	beq.n	8009820 <HAL_SPI_TransmitReceive_DMA+0x40>
    errorcode = HAL_BUSY;
 800981c:	2302      	movs	r3, #2
 800981e:	e7f3      	b.n	8009808 <HAL_SPI_TransmitReceive_DMA+0x28>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009820:	2900      	cmp	r1, #0
 8009822:	d074      	beq.n	800990e <HAL_SPI_TransmitReceive_DMA+0x12e>
 8009824:	2a00      	cmp	r2, #0
 8009826:	d074      	beq.n	8009912 <HAL_SPI_TransmitReceive_DMA+0x132>
 8009828:	2b00      	cmp	r3, #0
 800982a:	d074      	beq.n	8009916 <HAL_SPI_TransmitReceive_DMA+0x136>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800982c:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8009830:	b2c0      	uxtb	r0, r0
 8009832:	2804      	cmp	r0, #4
 8009834:	d002      	beq.n	800983c <HAL_SPI_TransmitReceive_DMA+0x5c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009836:	2005      	movs	r0, #5
 8009838:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800983c:	2000      	movs	r0, #0
 800983e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009840:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009842:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009844:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009846:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8009848:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800984a:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800984c:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800984e:	6460      	str	r0, [r4, #68]	; 0x44
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009850:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8009854:	b2db      	uxtb	r3, r3
 8009856:	2b04      	cmp	r3, #4
 8009858:	d01c      	beq.n	8009894 <HAL_SPI_TransmitReceive_DMA+0xb4>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800985a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800985c:	4a30      	ldr	r2, [pc, #192]	; (8009920 <HAL_SPI_TransmitReceive_DMA+0x140>)
 800985e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8009860:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009862:	4a30      	ldr	r2, [pc, #192]	; (8009924 <HAL_SPI_TransmitReceive_DMA+0x144>)
 8009864:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8009866:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009868:	4a2f      	ldr	r2, [pc, #188]	; (8009928 <HAL_SPI_TransmitReceive_DMA+0x148>)
 800986a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 800986c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800986e:	2200      	movs	r2, #0
 8009870:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8009872:	6821      	ldr	r1, [r4, #0]
 8009874:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009876:	b29b      	uxth	r3, r3
 8009878:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800987a:	310c      	adds	r1, #12
 800987c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800987e:	f7f8 f830 	bl	80018e2 <HAL_DMA_Start_IT>
 8009882:	b170      	cbz	r0, 80098a2 <HAL_SPI_TransmitReceive_DMA+0xc2>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009884:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009886:	f043 0310 	orr.w	r3, r3, #16
 800988a:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 800988c:	2301      	movs	r3, #1
 800988e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 8009892:	e7b9      	b.n	8009808 <HAL_SPI_TransmitReceive_DMA+0x28>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8009894:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009896:	4a25      	ldr	r2, [pc, #148]	; (800992c <HAL_SPI_TransmitReceive_DMA+0x14c>)
 8009898:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800989a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800989c:	4a24      	ldr	r2, [pc, #144]	; (8009930 <HAL_SPI_TransmitReceive_DMA+0x150>)
 800989e:	63da      	str	r2, [r3, #60]	; 0x3c
 80098a0:	e7e1      	b.n	8009866 <HAL_SPI_TransmitReceive_DMA+0x86>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80098a2:	6822      	ldr	r2, [r4, #0]
 80098a4:	6853      	ldr	r3, [r2, #4]
 80098a6:	f043 0301 	orr.w	r3, r3, #1
 80098aa:	6053      	str	r3, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80098ac:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80098ae:	2300      	movs	r3, #0
 80098b0:	6413      	str	r3, [r2, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80098b2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80098b4:	63d3      	str	r3, [r2, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80098b6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80098b8:	64d3      	str	r3, [r2, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80098ba:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80098bc:	6513      	str	r3, [r2, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 80098be:	6822      	ldr	r2, [r4, #0]
 80098c0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80098c2:	b29b      	uxth	r3, r3
 80098c4:	320c      	adds	r2, #12
 80098c6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80098c8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80098ca:	f7f8 f80a 	bl	80018e2 <HAL_DMA_Start_IT>
 80098ce:	4603      	mov	r3, r0
 80098d0:	b138      	cbz	r0, 80098e2 <HAL_SPI_TransmitReceive_DMA+0x102>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80098d2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80098d4:	f043 0310 	orr.w	r3, r3, #16
 80098d8:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 80098da:	2301      	movs	r3, #1
 80098dc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 80098e0:	e792      	b.n	8009808 <HAL_SPI_TransmitReceive_DMA+0x28>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80098e2:	6822      	ldr	r2, [r4, #0]
 80098e4:	6811      	ldr	r1, [r2, #0]
 80098e6:	f011 0f40 	tst.w	r1, #64	; 0x40
 80098ea:	d103      	bne.n	80098f4 <HAL_SPI_TransmitReceive_DMA+0x114>
    __HAL_SPI_ENABLE(hspi);
 80098ec:	6811      	ldr	r1, [r2, #0]
 80098ee:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80098f2:	6011      	str	r1, [r2, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80098f4:	6821      	ldr	r1, [r4, #0]
 80098f6:	684a      	ldr	r2, [r1, #4]
 80098f8:	f042 0220 	orr.w	r2, r2, #32
 80098fc:	604a      	str	r2, [r1, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80098fe:	6821      	ldr	r1, [r4, #0]
 8009900:	684a      	ldr	r2, [r1, #4]
 8009902:	f042 0202 	orr.w	r2, r2, #2
 8009906:	604a      	str	r2, [r1, #4]
 8009908:	e77e      	b.n	8009808 <HAL_SPI_TransmitReceive_DMA+0x28>
    errorcode = HAL_BUSY;
 800990a:	2302      	movs	r3, #2
 800990c:	e77c      	b.n	8009808 <HAL_SPI_TransmitReceive_DMA+0x28>
    errorcode = HAL_ERROR;
 800990e:	2301      	movs	r3, #1
 8009910:	e77a      	b.n	8009808 <HAL_SPI_TransmitReceive_DMA+0x28>
 8009912:	2301      	movs	r3, #1
 8009914:	e778      	b.n	8009808 <HAL_SPI_TransmitReceive_DMA+0x28>
 8009916:	2301      	movs	r3, #1
 8009918:	e776      	b.n	8009808 <HAL_SPI_TransmitReceive_DMA+0x28>
  __HAL_LOCK(hspi);
 800991a:	2302      	movs	r3, #2
 800991c:	e777      	b.n	800980e <HAL_SPI_TransmitReceive_DMA+0x2e>
 800991e:	bf00      	nop
 8009920:	08009c1f 	.word	0x08009c1f
 8009924:	0800a029 	.word	0x0800a029
 8009928:	08009f41 	.word	0x08009f41
 800992c:	08009c13 	.word	0x08009c13
 8009930:	08009fd3 	.word	0x08009fd3

08009934 <HAL_SPI_Receive_DMA>:
{
 8009934:	b538      	push	{r3, r4, r5, lr}
 8009936:	4604      	mov	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009938:	6885      	ldr	r5, [r0, #8]
 800993a:	b91d      	cbnz	r5, 8009944 <HAL_SPI_Receive_DMA+0x10>
 800993c:	6843      	ldr	r3, [r0, #4]
 800993e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009942:	d011      	beq.n	8009968 <HAL_SPI_Receive_DMA+0x34>
  __HAL_LOCK(hspi);
 8009944:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 8009948:	2801      	cmp	r0, #1
 800994a:	d065      	beq.n	8009a18 <HAL_SPI_Receive_DMA+0xe4>
 800994c:	2301      	movs	r3, #1
 800994e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  if (hspi->State != HAL_SPI_STATE_READY)
 8009952:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8009956:	b2c0      	uxtb	r0, r0
 8009958:	4298      	cmp	r0, r3
 800995a:	d00e      	beq.n	800997a <HAL_SPI_Receive_DMA+0x46>
    errorcode = HAL_BUSY;
 800995c:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 800995e:	2200      	movs	r2, #0
 8009960:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
}
 8009964:	4618      	mov	r0, r3
 8009966:	bd38      	pop	{r3, r4, r5, pc}
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009968:	2304      	movs	r3, #4
 800996a:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800996e:	4613      	mov	r3, r2
 8009970:	460a      	mov	r2, r1
 8009972:	f7ff ff35 	bl	80097e0 <HAL_SPI_TransmitReceive_DMA>
 8009976:	4603      	mov	r3, r0
 8009978:	e7f4      	b.n	8009964 <HAL_SPI_Receive_DMA+0x30>
  if ((pData == NULL) || (Size == 0U))
 800997a:	2900      	cmp	r1, #0
 800997c:	d048      	beq.n	8009a10 <HAL_SPI_Receive_DMA+0xdc>
 800997e:	2a00      	cmp	r2, #0
 8009980:	d048      	beq.n	8009a14 <HAL_SPI_Receive_DMA+0xe0>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009982:	2304      	movs	r3, #4
 8009984:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009988:	2300      	movs	r3, #0
 800998a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800998c:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800998e:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009990:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8009992:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009994:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8009996:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8009998:	86e3      	strh	r3, [r4, #54]	; 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800999a:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 800999e:	d01d      	beq.n	80099dc <HAL_SPI_Receive_DMA+0xa8>
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80099a0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80099a2:	4a1e      	ldr	r2, [pc, #120]	; (8009a1c <HAL_SPI_Receive_DMA+0xe8>)
 80099a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80099a6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80099a8:	4a1d      	ldr	r2, [pc, #116]	; (8009a20 <HAL_SPI_Receive_DMA+0xec>)
 80099aa:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80099ac:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80099ae:	4a1d      	ldr	r2, [pc, #116]	; (8009a24 <HAL_SPI_Receive_DMA+0xf0>)
 80099b0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 80099b2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80099b4:	2200      	movs	r2, #0
 80099b6:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 80099b8:	6821      	ldr	r1, [r4, #0]
 80099ba:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80099bc:	b29b      	uxth	r3, r3
 80099be:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80099c0:	310c      	adds	r1, #12
 80099c2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80099c4:	f7f7 ff8d 	bl	80018e2 <HAL_DMA_Start_IT>
 80099c8:	4603      	mov	r3, r0
 80099ca:	b168      	cbz	r0, 80099e8 <HAL_SPI_Receive_DMA+0xb4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80099cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80099ce:	f043 0310 	orr.w	r3, r3, #16
 80099d2:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 80099d4:	2301      	movs	r3, #1
 80099d6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 80099da:	e7c0      	b.n	800995e <HAL_SPI_Receive_DMA+0x2a>
    SPI_1LINE_RX(hspi);
 80099dc:	6822      	ldr	r2, [r4, #0]
 80099de:	6813      	ldr	r3, [r2, #0]
 80099e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80099e4:	6013      	str	r3, [r2, #0]
 80099e6:	e7db      	b.n	80099a0 <HAL_SPI_Receive_DMA+0x6c>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80099e8:	6822      	ldr	r2, [r4, #0]
 80099ea:	6811      	ldr	r1, [r2, #0]
 80099ec:	f011 0f40 	tst.w	r1, #64	; 0x40
 80099f0:	d103      	bne.n	80099fa <HAL_SPI_Receive_DMA+0xc6>
    __HAL_SPI_ENABLE(hspi);
 80099f2:	6811      	ldr	r1, [r2, #0]
 80099f4:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80099f8:	6011      	str	r1, [r2, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80099fa:	6821      	ldr	r1, [r4, #0]
 80099fc:	684a      	ldr	r2, [r1, #4]
 80099fe:	f042 0220 	orr.w	r2, r2, #32
 8009a02:	604a      	str	r2, [r1, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009a04:	6821      	ldr	r1, [r4, #0]
 8009a06:	684a      	ldr	r2, [r1, #4]
 8009a08:	f042 0201 	orr.w	r2, r2, #1
 8009a0c:	604a      	str	r2, [r1, #4]
 8009a0e:	e7a6      	b.n	800995e <HAL_SPI_Receive_DMA+0x2a>
    errorcode = HAL_ERROR;
 8009a10:	2301      	movs	r3, #1
 8009a12:	e7a4      	b.n	800995e <HAL_SPI_Receive_DMA+0x2a>
 8009a14:	2301      	movs	r3, #1
 8009a16:	e7a2      	b.n	800995e <HAL_SPI_Receive_DMA+0x2a>
  __HAL_LOCK(hspi);
 8009a18:	2302      	movs	r3, #2
 8009a1a:	e7a3      	b.n	8009964 <HAL_SPI_Receive_DMA+0x30>
 8009a1c:	08009c13 	.word	0x08009c13
 8009a20:	08009fd3 	.word	0x08009fd3
 8009a24:	08009f41 	.word	0x08009f41

08009a28 <HAL_SPI_Abort>:
{
 8009a28:	b510      	push	{r4, lr}
 8009a2a:	b084      	sub	sp, #16
 8009a2c:	4604      	mov	r4, r0
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8009a2e:	4b4b      	ldr	r3, [pc, #300]	; (8009b5c <HAL_SPI_Abort+0x134>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4a4b      	ldr	r2, [pc, #300]	; (8009b60 <HAL_SPI_Abort+0x138>)
 8009a34:	fba2 2303 	umull	r2, r3, r2, r3
 8009a38:	0a5b      	lsrs	r3, r3, #9
 8009a3a:	2264      	movs	r2, #100	; 0x64
 8009a3c:	fb02 f303 	mul.w	r3, r2, r3
 8009a40:	9302      	str	r3, [sp, #8]
  count = resetcount;
 8009a42:	9b02      	ldr	r3, [sp, #8]
 8009a44:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8009a46:	6802      	ldr	r2, [r0, #0]
 8009a48:	6853      	ldr	r3, [r2, #4]
 8009a4a:	f023 0320 	bic.w	r3, r3, #32
 8009a4e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8009a50:	6802      	ldr	r2, [r0, #0]
 8009a52:	6853      	ldr	r3, [r2, #4]
 8009a54:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009a58:	d012      	beq.n	8009a80 <HAL_SPI_Abort+0x58>
    hspi->TxISR = SPI_AbortTx_ISR;
 8009a5a:	4b42      	ldr	r3, [pc, #264]	; (8009b64 <HAL_SPI_Abort+0x13c>)
 8009a5c:	6443      	str	r3, [r0, #68]	; 0x44
      if (count == 0U)
 8009a5e:	9b03      	ldr	r3, [sp, #12]
 8009a60:	b143      	cbz	r3, 8009a74 <HAL_SPI_Abort+0x4c>
      count--;
 8009a62:	9b03      	ldr	r3, [sp, #12]
 8009a64:	3b01      	subs	r3, #1
 8009a66:	9303      	str	r3, [sp, #12]
    while (hspi->State != HAL_SPI_STATE_ABORT);
 8009a68:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8009a6c:	b2db      	uxtb	r3, r3
 8009a6e:	2b07      	cmp	r3, #7
 8009a70:	d1f5      	bne.n	8009a5e <HAL_SPI_Abort+0x36>
 8009a72:	e003      	b.n	8009a7c <HAL_SPI_Abort+0x54>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009a74:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009a76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a7a:	6563      	str	r3, [r4, #84]	; 0x54
    count = resetcount;
 8009a7c:	9b02      	ldr	r3, [sp, #8]
 8009a7e:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8009a80:	6853      	ldr	r3, [r2, #4]
 8009a82:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009a86:	d012      	beq.n	8009aae <HAL_SPI_Abort+0x86>
    hspi->RxISR = SPI_AbortRx_ISR;
 8009a88:	4b37      	ldr	r3, [pc, #220]	; (8009b68 <HAL_SPI_Abort+0x140>)
 8009a8a:	6423      	str	r3, [r4, #64]	; 0x40
      if (count == 0U)
 8009a8c:	9b03      	ldr	r3, [sp, #12]
 8009a8e:	b143      	cbz	r3, 8009aa2 <HAL_SPI_Abort+0x7a>
      count--;
 8009a90:	9b03      	ldr	r3, [sp, #12]
 8009a92:	3b01      	subs	r3, #1
 8009a94:	9303      	str	r3, [sp, #12]
    while (hspi->State != HAL_SPI_STATE_ABORT);
 8009a96:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	2b07      	cmp	r3, #7
 8009a9e:	d1f5      	bne.n	8009a8c <HAL_SPI_Abort+0x64>
 8009aa0:	e003      	b.n	8009aaa <HAL_SPI_Abort+0x82>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009aa2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009aa4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009aa8:	6563      	str	r3, [r4, #84]	; 0x54
    count = resetcount;
 8009aaa:	9b02      	ldr	r3, [sp, #8]
 8009aac:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8009aae:	6853      	ldr	r3, [r2, #4]
 8009ab0:	f013 0f02 	tst.w	r3, #2
 8009ab4:	d01d      	beq.n	8009af2 <HAL_SPI_Abort+0xca>
    if (hspi->hdmatx != NULL)
 8009ab6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009ab8:	b1db      	cbz	r3, 8009af2 <HAL_SPI_Abort+0xca>
      hspi->hdmatx->XferAbortCallback = NULL;
 8009aba:	2200      	movs	r2, #0
 8009abc:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8009abe:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8009ac0:	f7f7 ff49 	bl	8001956 <HAL_DMA_Abort>
 8009ac4:	b108      	cbz	r0, 8009aca <HAL_SPI_Abort+0xa2>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8009ac6:	2340      	movs	r3, #64	; 0x40
 8009ac8:	6563      	str	r3, [r4, #84]	; 0x54
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8009aca:	6822      	ldr	r2, [r4, #0]
 8009acc:	6853      	ldr	r3, [r2, #4]
 8009ace:	f023 0302 	bic.w	r3, r3, #2
 8009ad2:	6053      	str	r3, [r2, #4]
        if (count == 0U)
 8009ad4:	9b03      	ldr	r3, [sp, #12]
 8009ad6:	b143      	cbz	r3, 8009aea <HAL_SPI_Abort+0xc2>
        count--;
 8009ad8:	9b03      	ldr	r3, [sp, #12]
 8009ada:	3b01      	subs	r3, #1
 8009adc:	9303      	str	r3, [sp, #12]
      while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8009ade:	6823      	ldr	r3, [r4, #0]
 8009ae0:	689b      	ldr	r3, [r3, #8]
 8009ae2:	f013 0f02 	tst.w	r3, #2
 8009ae6:	d0f5      	beq.n	8009ad4 <HAL_SPI_Abort+0xac>
 8009ae8:	e003      	b.n	8009af2 <HAL_SPI_Abort+0xca>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009aea:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009aec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009af0:	6563      	str	r3, [r4, #84]	; 0x54
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8009af2:	6823      	ldr	r3, [r4, #0]
 8009af4:	685b      	ldr	r3, [r3, #4]
 8009af6:	f013 0f01 	tst.w	r3, #1
 8009afa:	d013      	beq.n	8009b24 <HAL_SPI_Abort+0xfc>
    if (hspi->hdmarx != NULL)
 8009afc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009afe:	b18b      	cbz	r3, 8009b24 <HAL_SPI_Abort+0xfc>
      hspi->hdmarx->XferAbortCallback = NULL;
 8009b00:	2200      	movs	r2, #0
 8009b02:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8009b04:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8009b06:	f7f7 ff26 	bl	8001956 <HAL_DMA_Abort>
 8009b0a:	b108      	cbz	r0, 8009b10 <HAL_SPI_Abort+0xe8>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8009b0c:	2340      	movs	r3, #64	; 0x40
 8009b0e:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_SPI_DISABLE(hspi);
 8009b10:	6822      	ldr	r2, [r4, #0]
 8009b12:	6813      	ldr	r3, [r2, #0]
 8009b14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b18:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8009b1a:	6822      	ldr	r2, [r4, #0]
 8009b1c:	6853      	ldr	r3, [r2, #4]
 8009b1e:	f023 0301 	bic.w	r3, r3, #1
 8009b22:	6053      	str	r3, [r2, #4]
  hspi->RxXferCount = 0U;
 8009b24:	2300      	movs	r3, #0
 8009b26:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8009b28:	86e3      	strh	r3, [r4, #54]	; 0x36
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8009b2a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009b2c:	2b40      	cmp	r3, #64	; 0x40
 8009b2e:	d012      	beq.n	8009b56 <HAL_SPI_Abort+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b30:	2000      	movs	r0, #0
 8009b32:	6560      	str	r0, [r4, #84]	; 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009b34:	2200      	movs	r2, #0
 8009b36:	9200      	str	r2, [sp, #0]
 8009b38:	6823      	ldr	r3, [r4, #0]
 8009b3a:	68d9      	ldr	r1, [r3, #12]
 8009b3c:	9100      	str	r1, [sp, #0]
 8009b3e:	6899      	ldr	r1, [r3, #8]
 8009b40:	9100      	str	r1, [sp, #0]
 8009b42:	9900      	ldr	r1, [sp, #0]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009b44:	9201      	str	r2, [sp, #4]
 8009b46:	689b      	ldr	r3, [r3, #8]
 8009b48:	9301      	str	r3, [sp, #4]
 8009b4a:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8009b52:	b004      	add	sp, #16
 8009b54:	bd10      	pop	{r4, pc}
    errorcode = HAL_ERROR;
 8009b56:	2001      	movs	r0, #1
 8009b58:	e7ec      	b.n	8009b34 <HAL_SPI_Abort+0x10c>
 8009b5a:	bf00      	nop
 8009b5c:	2000007c 	.word	0x2000007c
 8009b60:	057619f1 	.word	0x057619f1
 8009b64:	08008d49 	.word	0x08008d49
 8009b68:	08008ce9 	.word	0x08008ce9

08009b6c <HAL_SPI_DMAPause>:
  __HAL_LOCK(hspi);
 8009b6c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8009b70:	2b01      	cmp	r3, #1
 8009b72:	d00c      	beq.n	8009b8e <HAL_SPI_DMAPause+0x22>
 8009b74:	2301      	movs	r3, #1
 8009b76:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009b7a:	6802      	ldr	r2, [r0, #0]
 8009b7c:	6853      	ldr	r3, [r2, #4]
 8009b7e:	f023 0303 	bic.w	r3, r3, #3
 8009b82:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 8009b84:	2300      	movs	r3, #0
 8009b86:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  return HAL_OK;
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	4770      	bx	lr
  __HAL_LOCK(hspi);
 8009b8e:	2002      	movs	r0, #2
}
 8009b90:	4770      	bx	lr

08009b92 <HAL_SPI_DMAResume>:
  __HAL_LOCK(hspi);
 8009b92:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8009b96:	2b01      	cmp	r3, #1
 8009b98:	d00c      	beq.n	8009bb4 <HAL_SPI_DMAResume+0x22>
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009ba0:	6802      	ldr	r2, [r0, #0]
 8009ba2:	6853      	ldr	r3, [r2, #4]
 8009ba4:	f043 0303 	orr.w	r3, r3, #3
 8009ba8:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 8009baa:	2300      	movs	r3, #0
 8009bac:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  return HAL_OK;
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	4770      	bx	lr
  __HAL_LOCK(hspi);
 8009bb4:	2002      	movs	r0, #2
}
 8009bb6:	4770      	bx	lr

08009bb8 <HAL_SPI_DMAStop>:
{
 8009bb8:	b538      	push	{r3, r4, r5, lr}
 8009bba:	4604      	mov	r4, r0
  if (hspi->hdmatx != NULL)
 8009bbc:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8009bbe:	b1e0      	cbz	r0, 8009bfa <HAL_SPI_DMAStop+0x42>
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8009bc0:	f7f7 fec9 	bl	8001956 <HAL_DMA_Abort>
 8009bc4:	4605      	mov	r5, r0
 8009bc6:	b120      	cbz	r0, 8009bd2 <HAL_SPI_DMAStop+0x1a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009bc8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009bca:	f043 0310 	orr.w	r3, r3, #16
 8009bce:	6563      	str	r3, [r4, #84]	; 0x54
      errorcode = HAL_ERROR;
 8009bd0:	2501      	movs	r5, #1
  if (hspi->hdmarx != NULL)
 8009bd2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8009bd4:	b138      	cbz	r0, 8009be6 <HAL_SPI_DMAStop+0x2e>
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8009bd6:	f7f7 febe 	bl	8001956 <HAL_DMA_Abort>
 8009bda:	b120      	cbz	r0, 8009be6 <HAL_SPI_DMAStop+0x2e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009bdc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009bde:	f043 0310 	orr.w	r3, r3, #16
 8009be2:	6563      	str	r3, [r4, #84]	; 0x54
      errorcode = HAL_ERROR;
 8009be4:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009be6:	6822      	ldr	r2, [r4, #0]
 8009be8:	6853      	ldr	r3, [r2, #4]
 8009bea:	f023 0303 	bic.w	r3, r3, #3
 8009bee:	6053      	str	r3, [r2, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8009bf6:	4628      	mov	r0, r5
 8009bf8:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009bfa:	2500      	movs	r5, #0
 8009bfc:	e7e9      	b.n	8009bd2 <HAL_SPI_DMAStop+0x1a>

08009bfe <HAL_SPI_TxCpltCallback>:
{
 8009bfe:	4770      	bx	lr

08009c00 <HAL_SPI_RxCpltCallback>:
{
 8009c00:	4770      	bx	lr

08009c02 <HAL_SPI_TxRxCpltCallback>:
{
 8009c02:	4770      	bx	lr

08009c04 <HAL_SPI_TxHalfCpltCallback>:
{
 8009c04:	4770      	bx	lr

08009c06 <SPI_DMAHalfTransmitCplt>:
{
 8009c06:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 8009c08:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8009c0a:	f7ff fffb 	bl	8009c04 <HAL_SPI_TxHalfCpltCallback>
 8009c0e:	bd08      	pop	{r3, pc}

08009c10 <HAL_SPI_RxHalfCpltCallback>:
{
 8009c10:	4770      	bx	lr

08009c12 <SPI_DMAHalfReceiveCplt>:
{
 8009c12:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8009c14:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8009c16:	f7ff fffb 	bl	8009c10 <HAL_SPI_RxHalfCpltCallback>
 8009c1a:	bd08      	pop	{r3, pc}

08009c1c <HAL_SPI_TxRxHalfCpltCallback>:
{
 8009c1c:	4770      	bx	lr

08009c1e <SPI_DMAHalfTransmitReceiveCplt>:
{
 8009c1e:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8009c20:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8009c22:	f7ff fffb 	bl	8009c1c <HAL_SPI_TxRxHalfCpltCallback>
 8009c26:	bd08      	pop	{r3, pc}

08009c28 <HAL_SPI_ErrorCallback>:
{
 8009c28:	4770      	bx	lr

08009c2a <SPI_CloseTx_ISR>:
{
 8009c2a:	b510      	push	{r4, lr}
 8009c2c:	b082      	sub	sp, #8
 8009c2e:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8009c30:	4b20      	ldr	r3, [pc, #128]	; (8009cb4 <SPI_CloseTx_ISR+0x8a>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	4a20      	ldr	r2, [pc, #128]	; (8009cb8 <SPI_CloseTx_ISR+0x8e>)
 8009c36:	fba2 2303 	umull	r2, r3, r2, r3
 8009c3a:	0a5b      	lsrs	r3, r3, #9
 8009c3c:	2264      	movs	r2, #100	; 0x64
 8009c3e:	fb02 f303 	mul.w	r3, r2, r3
 8009c42:	9301      	str	r3, [sp, #4]
  tickstart = HAL_GetTick();
 8009c44:	f7f7 fb02 	bl	800124c <HAL_GetTick>
 8009c48:	4602      	mov	r2, r0
    if (count == 0U)
 8009c4a:	9b01      	ldr	r3, [sp, #4]
 8009c4c:	b143      	cbz	r3, 8009c60 <SPI_CloseTx_ISR+0x36>
    count--;
 8009c4e:	9b01      	ldr	r3, [sp, #4]
 8009c50:	3b01      	subs	r3, #1
 8009c52:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8009c54:	6823      	ldr	r3, [r4, #0]
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	f013 0f02 	tst.w	r3, #2
 8009c5c:	d0f5      	beq.n	8009c4a <SPI_CloseTx_ISR+0x20>
 8009c5e:	e003      	b.n	8009c68 <SPI_CloseTx_ISR+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c60:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009c62:	f043 0320 	orr.w	r3, r3, #32
 8009c66:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8009c68:	6821      	ldr	r1, [r4, #0]
 8009c6a:	684b      	ldr	r3, [r1, #4]
 8009c6c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009c70:	604b      	str	r3, [r1, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009c72:	2164      	movs	r1, #100	; 0x64
 8009c74:	4620      	mov	r0, r4
 8009c76:	f7ff f8bd 	bl	8008df4 <SPI_EndRxTxTransaction>
 8009c7a:	b118      	cbz	r0, 8009c84 <SPI_CloseTx_ISR+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c7c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009c7e:	f043 0320 	orr.w	r3, r3, #32
 8009c82:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009c84:	68a3      	ldr	r3, [r4, #8]
 8009c86:	b933      	cbnz	r3, 8009c96 <SPI_CloseTx_ISR+0x6c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c88:	9300      	str	r3, [sp, #0]
 8009c8a:	6823      	ldr	r3, [r4, #0]
 8009c8c:	68da      	ldr	r2, [r3, #12]
 8009c8e:	9200      	str	r2, [sp, #0]
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	9300      	str	r3, [sp, #0]
 8009c94:	9b00      	ldr	r3, [sp, #0]
  hspi->State = HAL_SPI_STATE_READY;
 8009c96:	2301      	movs	r3, #1
 8009c98:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009c9c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009c9e:	b923      	cbnz	r3, 8009caa <SPI_CloseTx_ISR+0x80>
    HAL_SPI_TxCpltCallback(hspi);
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	f7ff ffac 	bl	8009bfe <HAL_SPI_TxCpltCallback>
}
 8009ca6:	b002      	add	sp, #8
 8009ca8:	bd10      	pop	{r4, pc}
    HAL_SPI_ErrorCallback(hspi);
 8009caa:	4620      	mov	r0, r4
 8009cac:	f7ff ffbc 	bl	8009c28 <HAL_SPI_ErrorCallback>
 8009cb0:	e7f9      	b.n	8009ca6 <SPI_CloseTx_ISR+0x7c>
 8009cb2:	bf00      	nop
 8009cb4:	2000007c 	.word	0x2000007c
 8009cb8:	057619f1 	.word	0x057619f1

08009cbc <SPI_TxISR_8BIT>:
{
 8009cbc:	b508      	push	{r3, lr}
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009cbe:	6803      	ldr	r3, [r0, #0]
 8009cc0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8009cc2:	7812      	ldrb	r2, [r2, #0]
 8009cc4:	731a      	strb	r2, [r3, #12]
  hspi->pTxBuffPtr++;
 8009cc6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8009cc8:	3301      	adds	r3, #1
 8009cca:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8009ccc:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8009cce:	b29b      	uxth	r3, r3
 8009cd0:	3b01      	subs	r3, #1
 8009cd2:	b29b      	uxth	r3, r3
 8009cd4:	86c3      	strh	r3, [r0, #54]	; 0x36
  if (hspi->TxXferCount == 0U)
 8009cd6:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8009cd8:	b29b      	uxth	r3, r3
 8009cda:	b103      	cbz	r3, 8009cde <SPI_TxISR_8BIT+0x22>
 8009cdc:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 8009cde:	f7ff ffa4 	bl	8009c2a <SPI_CloseTx_ISR>
}
 8009ce2:	e7fb      	b.n	8009cdc <SPI_TxISR_8BIT+0x20>

08009ce4 <SPI_TxISR_16BIT>:
{
 8009ce4:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009ce6:	6803      	ldr	r3, [r0, #0]
 8009ce8:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8009cea:	8812      	ldrh	r2, [r2, #0]
 8009cec:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009cee:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8009cf0:	3302      	adds	r3, #2
 8009cf2:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8009cf4:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8009cf6:	b29b      	uxth	r3, r3
 8009cf8:	3b01      	subs	r3, #1
 8009cfa:	b29b      	uxth	r3, r3
 8009cfc:	86c3      	strh	r3, [r0, #54]	; 0x36
  if (hspi->TxXferCount == 0U)
 8009cfe:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8009d00:	b29b      	uxth	r3, r3
 8009d02:	b103      	cbz	r3, 8009d06 <SPI_TxISR_16BIT+0x22>
 8009d04:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 8009d06:	f7ff ff90 	bl	8009c2a <SPI_CloseTx_ISR>
}
 8009d0a:	e7fb      	b.n	8009d04 <SPI_TxISR_16BIT+0x20>

08009d0c <SPI_CloseRx_ISR>:
{
 8009d0c:	b510      	push	{r4, lr}
 8009d0e:	b082      	sub	sp, #8
 8009d10:	4604      	mov	r4, r0
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009d12:	6802      	ldr	r2, [r0, #0]
 8009d14:	6853      	ldr	r3, [r2, #4]
 8009d16:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8009d1a:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8009d1c:	f7f7 fa96 	bl	800124c <HAL_GetTick>
 8009d20:	4602      	mov	r2, r0
 8009d22:	2164      	movs	r1, #100	; 0x64
 8009d24:	4620      	mov	r0, r4
 8009d26:	f7ff f899 	bl	8008e5c <SPI_EndRxTransaction>
 8009d2a:	b118      	cbz	r0, 8009d34 <SPI_CloseRx_ISR+0x28>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009d2c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009d2e:	f043 0320 	orr.w	r3, r3, #32
 8009d32:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009d34:	68a3      	ldr	r3, [r4, #8]
 8009d36:	b933      	cbnz	r3, 8009d46 <SPI_CloseRx_ISR+0x3a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009d38:	9301      	str	r3, [sp, #4]
 8009d3a:	6823      	ldr	r3, [r4, #0]
 8009d3c:	68da      	ldr	r2, [r3, #12]
 8009d3e:	9201      	str	r2, [sp, #4]
 8009d40:	689b      	ldr	r3, [r3, #8]
 8009d42:	9301      	str	r3, [sp, #4]
 8009d44:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8009d46:	2301      	movs	r3, #1
 8009d48:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8009d4c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009d4e:	b123      	cbz	r3, 8009d5a <SPI_CloseRx_ISR+0x4e>
      HAL_SPI_ErrorCallback(hspi);
 8009d50:	4620      	mov	r0, r4
 8009d52:	f7ff ff69 	bl	8009c28 <HAL_SPI_ErrorCallback>
}
 8009d56:	b002      	add	sp, #8
 8009d58:	bd10      	pop	{r4, pc}
      HAL_SPI_RxCpltCallback(hspi);
 8009d5a:	4620      	mov	r0, r4
 8009d5c:	f7ff ff50 	bl	8009c00 <HAL_SPI_RxCpltCallback>
 8009d60:	e7f9      	b.n	8009d56 <SPI_CloseRx_ISR+0x4a>

08009d62 <SPI_RxISR_8BIT>:
{
 8009d62:	b508      	push	{r3, lr}
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8009d64:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009d66:	6802      	ldr	r2, [r0, #0]
 8009d68:	7b12      	ldrb	r2, [r2, #12]
 8009d6a:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8009d6c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009d6e:	3301      	adds	r3, #1
 8009d70:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 8009d72:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8009d74:	b29b      	uxth	r3, r3
 8009d76:	3b01      	subs	r3, #1
 8009d78:	b29b      	uxth	r3, r3
 8009d7a:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->RxXferCount == 0U)
 8009d7c:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	b103      	cbz	r3, 8009d84 <SPI_RxISR_8BIT+0x22>
 8009d82:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 8009d84:	f7ff ffc2 	bl	8009d0c <SPI_CloseRx_ISR>
}
 8009d88:	e7fb      	b.n	8009d82 <SPI_RxISR_8BIT+0x20>

08009d8a <SPI_RxISR_16BIT>:
{
 8009d8a:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009d8c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009d8e:	6802      	ldr	r2, [r0, #0]
 8009d90:	68d2      	ldr	r2, [r2, #12]
 8009d92:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009d94:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009d96:	3302      	adds	r3, #2
 8009d98:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 8009d9a:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8009d9c:	b29b      	uxth	r3, r3
 8009d9e:	3b01      	subs	r3, #1
 8009da0:	b29b      	uxth	r3, r3
 8009da2:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->RxXferCount == 0U)
 8009da4:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8009da6:	b29b      	uxth	r3, r3
 8009da8:	b103      	cbz	r3, 8009dac <SPI_RxISR_16BIT+0x22>
 8009daa:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 8009dac:	f7ff ffae 	bl	8009d0c <SPI_CloseRx_ISR>
}
 8009db0:	e7fb      	b.n	8009daa <SPI_RxISR_16BIT+0x20>

08009db2 <SPI_CloseRxTx_ISR>:
{
 8009db2:	b510      	push	{r4, lr}
 8009db4:	b082      	sub	sp, #8
 8009db6:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8009db8:	4b27      	ldr	r3, [pc, #156]	; (8009e58 <SPI_CloseRxTx_ISR+0xa6>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	4a27      	ldr	r2, [pc, #156]	; (8009e5c <SPI_CloseRxTx_ISR+0xaa>)
 8009dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8009dc2:	0a5b      	lsrs	r3, r3, #9
 8009dc4:	2264      	movs	r2, #100	; 0x64
 8009dc6:	fb02 f303 	mul.w	r3, r2, r3
 8009dca:	9301      	str	r3, [sp, #4]
  tickstart = HAL_GetTick();
 8009dcc:	f7f7 fa3e 	bl	800124c <HAL_GetTick>
 8009dd0:	4602      	mov	r2, r0
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009dd2:	6821      	ldr	r1, [r4, #0]
 8009dd4:	684b      	ldr	r3, [r1, #4]
 8009dd6:	f023 0320 	bic.w	r3, r3, #32
 8009dda:	604b      	str	r3, [r1, #4]
    if (count == 0U)
 8009ddc:	9b01      	ldr	r3, [sp, #4]
 8009dde:	b143      	cbz	r3, 8009df2 <SPI_CloseRxTx_ISR+0x40>
    count--;
 8009de0:	9b01      	ldr	r3, [sp, #4]
 8009de2:	3b01      	subs	r3, #1
 8009de4:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8009de6:	6823      	ldr	r3, [r4, #0]
 8009de8:	689b      	ldr	r3, [r3, #8]
 8009dea:	f013 0f02 	tst.w	r3, #2
 8009dee:	d0f5      	beq.n	8009ddc <SPI_CloseRxTx_ISR+0x2a>
 8009df0:	e003      	b.n	8009dfa <SPI_CloseRxTx_ISR+0x48>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009df2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009df4:	f043 0320 	orr.w	r3, r3, #32
 8009df8:	6563      	str	r3, [r4, #84]	; 0x54
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009dfa:	2164      	movs	r1, #100	; 0x64
 8009dfc:	4620      	mov	r0, r4
 8009dfe:	f7fe fff9 	bl	8008df4 <SPI_EndRxTxTransaction>
 8009e02:	b118      	cbz	r0, 8009e0c <SPI_CloseRxTx_ISR+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e04:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009e06:	f043 0320 	orr.w	r3, r3, #32
 8009e0a:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009e0c:	68a3      	ldr	r3, [r4, #8]
 8009e0e:	b933      	cbnz	r3, 8009e1e <SPI_CloseRxTx_ISR+0x6c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009e10:	9300      	str	r3, [sp, #0]
 8009e12:	6823      	ldr	r3, [r4, #0]
 8009e14:	68da      	ldr	r2, [r3, #12]
 8009e16:	9200      	str	r2, [sp, #0]
 8009e18:	689b      	ldr	r3, [r3, #8]
 8009e1a:	9300      	str	r3, [sp, #0]
 8009e1c:	9b00      	ldr	r3, [sp, #0]
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8009e1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009e20:	b99b      	cbnz	r3, 8009e4a <SPI_CloseRxTx_ISR+0x98>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009e22:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8009e26:	b2db      	uxtb	r3, r3
 8009e28:	2b04      	cmp	r3, #4
 8009e2a:	d007      	beq.n	8009e3c <SPI_CloseRxTx_ISR+0x8a>
        hspi->State = HAL_SPI_STATE_READY;
 8009e2c:	2301      	movs	r3, #1
 8009e2e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8009e32:	4620      	mov	r0, r4
 8009e34:	f7ff fee5 	bl	8009c02 <HAL_SPI_TxRxCpltCallback>
}
 8009e38:	b002      	add	sp, #8
 8009e3a:	bd10      	pop	{r4, pc}
        hspi->State = HAL_SPI_STATE_READY;
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        HAL_SPI_RxCpltCallback(hspi);
 8009e42:	4620      	mov	r0, r4
 8009e44:	f7ff fedc 	bl	8009c00 <HAL_SPI_RxCpltCallback>
 8009e48:	e7f6      	b.n	8009e38 <SPI_CloseRxTx_ISR+0x86>
      hspi->State = HAL_SPI_STATE_READY;
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8009e50:	4620      	mov	r0, r4
 8009e52:	f7ff fee9 	bl	8009c28 <HAL_SPI_ErrorCallback>
}
 8009e56:	e7ef      	b.n	8009e38 <SPI_CloseRxTx_ISR+0x86>
 8009e58:	2000007c 	.word	0x2000007c
 8009e5c:	057619f1 	.word	0x057619f1

08009e60 <SPI_2linesTxISR_8BIT>:
{
 8009e60:	b508      	push	{r3, lr}
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009e62:	6803      	ldr	r3, [r0, #0]
 8009e64:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8009e66:	7812      	ldrb	r2, [r2, #0]
 8009e68:	731a      	strb	r2, [r3, #12]
  hspi->pTxBuffPtr++;
 8009e6a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8009e6c:	3301      	adds	r3, #1
 8009e6e:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8009e70:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8009e72:	b29b      	uxth	r3, r3
 8009e74:	3b01      	subs	r3, #1
 8009e76:	b29b      	uxth	r3, r3
 8009e78:	86c3      	strh	r3, [r0, #54]	; 0x36
  if (hspi->TxXferCount == 0U)
 8009e7a:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8009e7c:	b29b      	uxth	r3, r3
 8009e7e:	b93b      	cbnz	r3, 8009e90 <SPI_2linesTxISR_8BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8009e80:	6802      	ldr	r2, [r0, #0]
 8009e82:	6853      	ldr	r3, [r2, #4]
 8009e84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e88:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 8009e8a:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8009e8c:	b29b      	uxth	r3, r3
 8009e8e:	b103      	cbz	r3, 8009e92 <SPI_2linesTxISR_8BIT+0x32>
 8009e90:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8009e92:	f7ff ff8e 	bl	8009db2 <SPI_CloseRxTx_ISR>
}
 8009e96:	e7fb      	b.n	8009e90 <SPI_2linesTxISR_8BIT+0x30>

08009e98 <SPI_2linesRxISR_8BIT>:
{
 8009e98:	b508      	push	{r3, lr}
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8009e9a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009e9c:	6802      	ldr	r2, [r0, #0]
 8009e9e:	7b12      	ldrb	r2, [r2, #12]
 8009ea0:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8009ea2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009ea4:	3301      	adds	r3, #1
 8009ea6:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 8009ea8:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	3b01      	subs	r3, #1
 8009eae:	b29b      	uxth	r3, r3
 8009eb0:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->RxXferCount == 0U)
 8009eb2:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8009eb4:	b29b      	uxth	r3, r3
 8009eb6:	b93b      	cbnz	r3, 8009ec8 <SPI_2linesRxISR_8BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009eb8:	6802      	ldr	r2, [r0, #0]
 8009eba:	6853      	ldr	r3, [r2, #4]
 8009ebc:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8009ec0:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 8009ec2:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8009ec4:	b29b      	uxth	r3, r3
 8009ec6:	b103      	cbz	r3, 8009eca <SPI_2linesRxISR_8BIT+0x32>
 8009ec8:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8009eca:	f7ff ff72 	bl	8009db2 <SPI_CloseRxTx_ISR>
}
 8009ece:	e7fb      	b.n	8009ec8 <SPI_2linesRxISR_8BIT+0x30>

08009ed0 <SPI_2linesTxISR_16BIT>:
{
 8009ed0:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009ed2:	6803      	ldr	r3, [r0, #0]
 8009ed4:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8009ed6:	8812      	ldrh	r2, [r2, #0]
 8009ed8:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009eda:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8009edc:	3302      	adds	r3, #2
 8009ede:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8009ee0:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8009ee2:	b29b      	uxth	r3, r3
 8009ee4:	3b01      	subs	r3, #1
 8009ee6:	b29b      	uxth	r3, r3
 8009ee8:	86c3      	strh	r3, [r0, #54]	; 0x36
  if (hspi->TxXferCount == 0U)
 8009eea:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8009eec:	b29b      	uxth	r3, r3
 8009eee:	b93b      	cbnz	r3, 8009f00 <SPI_2linesTxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8009ef0:	6802      	ldr	r2, [r0, #0]
 8009ef2:	6853      	ldr	r3, [r2, #4]
 8009ef4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ef8:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 8009efa:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8009efc:	b29b      	uxth	r3, r3
 8009efe:	b103      	cbz	r3, 8009f02 <SPI_2linesTxISR_16BIT+0x32>
 8009f00:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8009f02:	f7ff ff56 	bl	8009db2 <SPI_CloseRxTx_ISR>
}
 8009f06:	e7fb      	b.n	8009f00 <SPI_2linesTxISR_16BIT+0x30>

08009f08 <SPI_2linesRxISR_16BIT>:
{
 8009f08:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009f0a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009f0c:	6802      	ldr	r2, [r0, #0]
 8009f0e:	68d2      	ldr	r2, [r2, #12]
 8009f10:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f12:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009f14:	3302      	adds	r3, #2
 8009f16:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 8009f18:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8009f1a:	b29b      	uxth	r3, r3
 8009f1c:	3b01      	subs	r3, #1
 8009f1e:	b29b      	uxth	r3, r3
 8009f20:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->RxXferCount == 0U)
 8009f22:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8009f24:	b29b      	uxth	r3, r3
 8009f26:	b93b      	cbnz	r3, 8009f38 <SPI_2linesRxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8009f28:	6802      	ldr	r2, [r0, #0]
 8009f2a:	6853      	ldr	r3, [r2, #4]
 8009f2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f30:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 8009f32:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8009f34:	b29b      	uxth	r3, r3
 8009f36:	b103      	cbz	r3, 8009f3a <SPI_2linesRxISR_16BIT+0x32>
 8009f38:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8009f3a:	f7ff ff3a 	bl	8009db2 <SPI_CloseRxTx_ISR>
}
 8009f3e:	e7fb      	b.n	8009f38 <SPI_2linesRxISR_16BIT+0x30>

08009f40 <SPI_DMAError>:
{
 8009f40:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009f42:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009f44:	6802      	ldr	r2, [r0, #0]
 8009f46:	6853      	ldr	r3, [r2, #4]
 8009f48:	f023 0303 	bic.w	r3, r3, #3
 8009f4c:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009f4e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8009f50:	f043 0310 	orr.w	r3, r3, #16
 8009f54:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8009f56:	2301      	movs	r3, #1
 8009f58:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 8009f5c:	f7ff fe64 	bl	8009c28 <HAL_SPI_ErrorCallback>
 8009f60:	bd08      	pop	{r3, pc}

08009f62 <SPI_DMATransmitCplt>:
{
 8009f62:	b530      	push	{r4, r5, lr}
 8009f64:	b083      	sub	sp, #12
 8009f66:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009f68:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 8009f6a:	f7f7 f96f 	bl	800124c <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8009f6e:	682b      	ldr	r3, [r5, #0]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f413 7f80 	tst.w	r3, #256	; 0x100
 8009f76:	d123      	bne.n	8009fc0 <SPI_DMATransmitCplt+0x5e>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009f78:	6822      	ldr	r2, [r4, #0]
 8009f7a:	6853      	ldr	r3, [r2, #4]
 8009f7c:	f023 0320 	bic.w	r3, r3, #32
 8009f80:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8009f82:	6822      	ldr	r2, [r4, #0]
 8009f84:	6853      	ldr	r3, [r2, #4]
 8009f86:	f023 0302 	bic.w	r3, r3, #2
 8009f8a:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	2164      	movs	r1, #100	; 0x64
 8009f90:	4620      	mov	r0, r4
 8009f92:	f7fe ff2f 	bl	8008df4 <SPI_EndRxTxTransaction>
 8009f96:	b118      	cbz	r0, 8009fa0 <SPI_DMATransmitCplt+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f98:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009f9a:	f043 0320 	orr.w	r3, r3, #32
 8009f9e:	6563      	str	r3, [r4, #84]	; 0x54
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009fa0:	68a3      	ldr	r3, [r4, #8]
 8009fa2:	b933      	cbnz	r3, 8009fb2 <SPI_DMATransmitCplt+0x50>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009fa4:	9301      	str	r3, [sp, #4]
 8009fa6:	6823      	ldr	r3, [r4, #0]
 8009fa8:	68da      	ldr	r2, [r3, #12]
 8009faa:	9201      	str	r2, [sp, #4]
 8009fac:	689b      	ldr	r3, [r3, #8]
 8009fae:	9301      	str	r3, [sp, #4]
 8009fb0:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009fbc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009fbe:	b923      	cbnz	r3, 8009fca <SPI_DMATransmitCplt+0x68>
  HAL_SPI_TxCpltCallback(hspi);
 8009fc0:	4620      	mov	r0, r4
 8009fc2:	f7ff fe1c 	bl	8009bfe <HAL_SPI_TxCpltCallback>
}
 8009fc6:	b003      	add	sp, #12
 8009fc8:	bd30      	pop	{r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8009fca:	4620      	mov	r0, r4
 8009fcc:	f7ff fe2c 	bl	8009c28 <HAL_SPI_ErrorCallback>
      return;
 8009fd0:	e7f9      	b.n	8009fc6 <SPI_DMATransmitCplt+0x64>

08009fd2 <SPI_DMAReceiveCplt>:
{
 8009fd2:	b538      	push	{r3, r4, r5, lr}
 8009fd4:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009fd6:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 8009fd8:	f7f7 f938 	bl	800124c <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8009fdc:	682b      	ldr	r3, [r5, #0]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f413 7f80 	tst.w	r3, #256	; 0x100
 8009fe4:	d118      	bne.n	800a018 <SPI_DMAReceiveCplt+0x46>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009fe6:	6822      	ldr	r2, [r4, #0]
 8009fe8:	6853      	ldr	r3, [r2, #4]
 8009fea:	f023 0320 	bic.w	r3, r3, #32
 8009fee:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009ff0:	6822      	ldr	r2, [r4, #0]
 8009ff2:	6853      	ldr	r3, [r2, #4]
 8009ff4:	f023 0303 	bic.w	r3, r3, #3
 8009ff8:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	2164      	movs	r1, #100	; 0x64
 8009ffe:	4620      	mov	r0, r4
 800a000:	f7fe ff2c 	bl	8008e5c <SPI_EndRxTransaction>
 800a004:	b108      	cbz	r0, 800a00a <SPI_DMAReceiveCplt+0x38>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a006:	2320      	movs	r3, #32
 800a008:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->RxXferCount = 0U;
 800a00a:	2300      	movs	r3, #0
 800a00c:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800a00e:	2301      	movs	r3, #1
 800a010:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a014:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a016:	b91b      	cbnz	r3, 800a020 <SPI_DMAReceiveCplt+0x4e>
  HAL_SPI_RxCpltCallback(hspi);
 800a018:	4620      	mov	r0, r4
 800a01a:	f7ff fdf1 	bl	8009c00 <HAL_SPI_RxCpltCallback>
 800a01e:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 800a020:	4620      	mov	r0, r4
 800a022:	f7ff fe01 	bl	8009c28 <HAL_SPI_ErrorCallback>
      return;
 800a026:	bd38      	pop	{r3, r4, r5, pc}

0800a028 <SPI_DMATransmitReceiveCplt>:
{
 800a028:	b538      	push	{r3, r4, r5, lr}
 800a02a:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a02c:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 800a02e:	f7f7 f90d 	bl	800124c <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800a032:	682b      	ldr	r3, [r5, #0]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f413 7f80 	tst.w	r3, #256	; 0x100
 800a03a:	d11b      	bne.n	800a074 <SPI_DMATransmitReceiveCplt+0x4c>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a03c:	6822      	ldr	r2, [r4, #0]
 800a03e:	6853      	ldr	r3, [r2, #4]
 800a040:	f023 0320 	bic.w	r3, r3, #32
 800a044:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a046:	4602      	mov	r2, r0
 800a048:	2164      	movs	r1, #100	; 0x64
 800a04a:	4620      	mov	r0, r4
 800a04c:	f7fe fed2 	bl	8008df4 <SPI_EndRxTxTransaction>
 800a050:	b118      	cbz	r0, 800a05a <SPI_DMATransmitReceiveCplt+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a052:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a054:	f043 0320 	orr.w	r3, r3, #32
 800a058:	6563      	str	r3, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a05a:	6822      	ldr	r2, [r4, #0]
 800a05c:	6853      	ldr	r3, [r2, #4]
 800a05e:	f023 0303 	bic.w	r3, r3, #3
 800a062:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 800a064:	2300      	movs	r3, #0
 800a066:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 800a068:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800a06a:	2301      	movs	r3, #1
 800a06c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a070:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a072:	b91b      	cbnz	r3, 800a07c <SPI_DMATransmitReceiveCplt+0x54>
  HAL_SPI_TxRxCpltCallback(hspi);
 800a074:	4620      	mov	r0, r4
 800a076:	f7ff fdc4 	bl	8009c02 <HAL_SPI_TxRxCpltCallback>
 800a07a:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 800a07c:	4620      	mov	r0, r4
 800a07e:	f7ff fdd3 	bl	8009c28 <HAL_SPI_ErrorCallback>
      return;
 800a082:	bd38      	pop	{r3, r4, r5, pc}

0800a084 <HAL_SPI_IRQHandler>:
{
 800a084:	b510      	push	{r4, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 800a08a:	6802      	ldr	r2, [r0, #0]
 800a08c:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 800a08e:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a090:	f003 0041 	and.w	r0, r3, #65	; 0x41
 800a094:	2801      	cmp	r0, #1
 800a096:	d067      	beq.n	800a168 <HAL_SPI_IRQHandler+0xe4>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a098:	f013 0f02 	tst.w	r3, #2
 800a09c:	d002      	beq.n	800a0a4 <HAL_SPI_IRQHandler+0x20>
 800a09e:	f011 0f80 	tst.w	r1, #128	; 0x80
 800a0a2:	d168      	bne.n	800a176 <HAL_SPI_IRQHandler+0xf2>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a0a4:	f413 7fb0 	tst.w	r3, #352	; 0x160
 800a0a8:	d068      	beq.n	800a17c <HAL_SPI_IRQHandler+0xf8>
 800a0aa:	f011 0f20 	tst.w	r1, #32
 800a0ae:	d065      	beq.n	800a17c <HAL_SPI_IRQHandler+0xf8>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a0b0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a0b4:	d00f      	beq.n	800a0d6 <HAL_SPI_IRQHandler+0x52>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a0b6:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800a0ba:	b2c0      	uxtb	r0, r0
 800a0bc:	2803      	cmp	r0, #3
 800a0be:	d05f      	beq.n	800a180 <HAL_SPI_IRQHandler+0xfc>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a0c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a0c2:	f040 0004 	orr.w	r0, r0, #4
 800a0c6:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a0c8:	2000      	movs	r0, #0
 800a0ca:	9000      	str	r0, [sp, #0]
 800a0cc:	68d0      	ldr	r0, [r2, #12]
 800a0ce:	9000      	str	r0, [sp, #0]
 800a0d0:	6890      	ldr	r0, [r2, #8]
 800a0d2:	9000      	str	r0, [sp, #0]
 800a0d4:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a0d6:	f013 0f20 	tst.w	r3, #32
 800a0da:	d00c      	beq.n	800a0f6 <HAL_SPI_IRQHandler+0x72>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a0dc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a0de:	f040 0001 	orr.w	r0, r0, #1
 800a0e2:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a0e4:	2000      	movs	r0, #0
 800a0e6:	9002      	str	r0, [sp, #8]
 800a0e8:	6890      	ldr	r0, [r2, #8]
 800a0ea:	9002      	str	r0, [sp, #8]
 800a0ec:	6810      	ldr	r0, [r2, #0]
 800a0ee:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 800a0f2:	6010      	str	r0, [r2, #0]
 800a0f4:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a0f6:	f413 7f80 	tst.w	r3, #256	; 0x100
 800a0fa:	d009      	beq.n	800a110 <HAL_SPI_IRQHandler+0x8c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a0fc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a0fe:	f043 0308 	orr.w	r3, r3, #8
 800a102:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a104:	2300      	movs	r3, #0
 800a106:	9303      	str	r3, [sp, #12]
 800a108:	6823      	ldr	r3, [r4, #0]
 800a10a:	689b      	ldr	r3, [r3, #8]
 800a10c:	9303      	str	r3, [sp, #12]
 800a10e:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a110:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a112:	2b00      	cmp	r3, #0
 800a114:	d032      	beq.n	800a17c <HAL_SPI_IRQHandler+0xf8>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a116:	6822      	ldr	r2, [r4, #0]
 800a118:	6853      	ldr	r3, [r2, #4]
 800a11a:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800a11e:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 800a120:	2301      	movs	r3, #1
 800a122:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a126:	f011 0f03 	tst.w	r1, #3
 800a12a:	d031      	beq.n	800a190 <HAL_SPI_IRQHandler+0x10c>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a12c:	6822      	ldr	r2, [r4, #0]
 800a12e:	6853      	ldr	r3, [r2, #4]
 800a130:	f023 0303 	bic.w	r3, r3, #3
 800a134:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 800a136:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800a138:	b14b      	cbz	r3, 800a14e <HAL_SPI_IRQHandler+0xca>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a13a:	4a17      	ldr	r2, [pc, #92]	; (800a198 <HAL_SPI_IRQHandler+0x114>)
 800a13c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a13e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800a140:	f7f7 fc53 	bl	80019ea <HAL_DMA_Abort_IT>
 800a144:	b118      	cbz	r0, 800a14e <HAL_SPI_IRQHandler+0xca>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a146:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a148:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a14c:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800a14e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800a150:	b1a3      	cbz	r3, 800a17c <HAL_SPI_IRQHandler+0xf8>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a152:	4a11      	ldr	r2, [pc, #68]	; (800a198 <HAL_SPI_IRQHandler+0x114>)
 800a154:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a156:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a158:	f7f7 fc47 	bl	80019ea <HAL_DMA_Abort_IT>
 800a15c:	b170      	cbz	r0, 800a17c <HAL_SPI_IRQHandler+0xf8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a15e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a164:	6563      	str	r3, [r4, #84]	; 0x54
 800a166:	e009      	b.n	800a17c <HAL_SPI_IRQHandler+0xf8>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a168:	f011 0f40 	tst.w	r1, #64	; 0x40
 800a16c:	d094      	beq.n	800a098 <HAL_SPI_IRQHandler+0x14>
    hspi->RxISR(hspi);
 800a16e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a170:	4620      	mov	r0, r4
 800a172:	4798      	blx	r3
    return;
 800a174:	e002      	b.n	800a17c <HAL_SPI_IRQHandler+0xf8>
    hspi->TxISR(hspi);
 800a176:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800a178:	4620      	mov	r0, r4
 800a17a:	4798      	blx	r3
}
 800a17c:	b004      	add	sp, #16
 800a17e:	bd10      	pop	{r4, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a180:	2300      	movs	r3, #0
 800a182:	9301      	str	r3, [sp, #4]
 800a184:	68d3      	ldr	r3, [r2, #12]
 800a186:	9301      	str	r3, [sp, #4]
 800a188:	6893      	ldr	r3, [r2, #8]
 800a18a:	9301      	str	r3, [sp, #4]
 800a18c:	9b01      	ldr	r3, [sp, #4]
        return;
 800a18e:	e7f5      	b.n	800a17c <HAL_SPI_IRQHandler+0xf8>
        HAL_SPI_ErrorCallback(hspi);
 800a190:	4620      	mov	r0, r4
 800a192:	f7ff fd49 	bl	8009c28 <HAL_SPI_ErrorCallback>
 800a196:	e7f1      	b.n	800a17c <HAL_SPI_IRQHandler+0xf8>
 800a198:	0800a19d 	.word	0x0800a19d

0800a19c <SPI_DMAAbortOnError>:
{
 800a19c:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a19e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800a1a4:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 800a1a6:	f7ff fd3f 	bl	8009c28 <HAL_SPI_ErrorCallback>
 800a1aa:	bd08      	pop	{r3, pc}

0800a1ac <HAL_SPI_AbortCpltCallback>:
{
 800a1ac:	4770      	bx	lr

0800a1ae <HAL_SPI_Abort_IT>:
{
 800a1ae:	b530      	push	{r4, r5, lr}
 800a1b0:	b085      	sub	sp, #20
 800a1b2:	4604      	mov	r4, r0
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800a1b4:	4b4f      	ldr	r3, [pc, #316]	; (800a2f4 <HAL_SPI_Abort_IT+0x146>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4a4f      	ldr	r2, [pc, #316]	; (800a2f8 <HAL_SPI_Abort_IT+0x14a>)
 800a1ba:	fba2 2303 	umull	r2, r3, r2, r3
 800a1be:	0a5b      	lsrs	r3, r3, #9
 800a1c0:	2264      	movs	r2, #100	; 0x64
 800a1c2:	fb02 f303 	mul.w	r3, r2, r3
 800a1c6:	9302      	str	r3, [sp, #8]
  count = resetcount;
 800a1c8:	9b02      	ldr	r3, [sp, #8]
 800a1ca:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800a1cc:	6802      	ldr	r2, [r0, #0]
 800a1ce:	6853      	ldr	r3, [r2, #4]
 800a1d0:	f023 0320 	bic.w	r3, r3, #32
 800a1d4:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 800a1d6:	6802      	ldr	r2, [r0, #0]
 800a1d8:	6853      	ldr	r3, [r2, #4]
 800a1da:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a1de:	d012      	beq.n	800a206 <HAL_SPI_Abort_IT+0x58>
    hspi->TxISR = SPI_AbortTx_ISR;
 800a1e0:	4b46      	ldr	r3, [pc, #280]	; (800a2fc <HAL_SPI_Abort_IT+0x14e>)
 800a1e2:	6443      	str	r3, [r0, #68]	; 0x44
      if (count == 0U)
 800a1e4:	9b03      	ldr	r3, [sp, #12]
 800a1e6:	b143      	cbz	r3, 800a1fa <HAL_SPI_Abort_IT+0x4c>
      count--;
 800a1e8:	9b03      	ldr	r3, [sp, #12]
 800a1ea:	3b01      	subs	r3, #1
 800a1ec:	9303      	str	r3, [sp, #12]
    while (hspi->State != HAL_SPI_STATE_ABORT);
 800a1ee:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 800a1f2:	b2db      	uxtb	r3, r3
 800a1f4:	2b07      	cmp	r3, #7
 800a1f6:	d1f5      	bne.n	800a1e4 <HAL_SPI_Abort_IT+0x36>
 800a1f8:	e003      	b.n	800a202 <HAL_SPI_Abort_IT+0x54>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a1fa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a1fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a200:	6563      	str	r3, [r4, #84]	; 0x54
    count = resetcount;
 800a202:	9b02      	ldr	r3, [sp, #8]
 800a204:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800a206:	6853      	ldr	r3, [r2, #4]
 800a208:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a20c:	d012      	beq.n	800a234 <HAL_SPI_Abort_IT+0x86>
    hspi->RxISR = SPI_AbortRx_ISR;
 800a20e:	4b3c      	ldr	r3, [pc, #240]	; (800a300 <HAL_SPI_Abort_IT+0x152>)
 800a210:	6423      	str	r3, [r4, #64]	; 0x40
      if (count == 0U)
 800a212:	9b03      	ldr	r3, [sp, #12]
 800a214:	b143      	cbz	r3, 800a228 <HAL_SPI_Abort_IT+0x7a>
      count--;
 800a216:	9b03      	ldr	r3, [sp, #12]
 800a218:	3b01      	subs	r3, #1
 800a21a:	9303      	str	r3, [sp, #12]
    while (hspi->State != HAL_SPI_STATE_ABORT);
 800a21c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 800a220:	b2db      	uxtb	r3, r3
 800a222:	2b07      	cmp	r3, #7
 800a224:	d1f5      	bne.n	800a212 <HAL_SPI_Abort_IT+0x64>
 800a226:	e003      	b.n	800a230 <HAL_SPI_Abort_IT+0x82>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a228:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a22a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a22e:	6563      	str	r3, [r4, #84]	; 0x54
    count = resetcount;
 800a230:	9b02      	ldr	r3, [sp, #8]
 800a232:	9303      	str	r3, [sp, #12]
  if (hspi->hdmatx != NULL)
 800a234:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800a236:	b12b      	cbz	r3, 800a244 <HAL_SPI_Abort_IT+0x96>
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800a238:	6852      	ldr	r2, [r2, #4]
 800a23a:	f012 0f02 	tst.w	r2, #2
 800a23e:	d01b      	beq.n	800a278 <HAL_SPI_Abort_IT+0xca>
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 800a240:	4a30      	ldr	r2, [pc, #192]	; (800a304 <HAL_SPI_Abort_IT+0x156>)
 800a242:	651a      	str	r2, [r3, #80]	; 0x50
  if (hspi->hdmarx != NULL)
 800a244:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800a246:	b133      	cbz	r3, 800a256 <HAL_SPI_Abort_IT+0xa8>
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800a248:	6822      	ldr	r2, [r4, #0]
 800a24a:	6852      	ldr	r2, [r2, #4]
 800a24c:	f012 0f01 	tst.w	r2, #1
 800a250:	d015      	beq.n	800a27e <HAL_SPI_Abort_IT+0xd0>
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 800a252:	4a2d      	ldr	r2, [pc, #180]	; (800a308 <HAL_SPI_Abort_IT+0x15a>)
 800a254:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800a256:	6823      	ldr	r3, [r4, #0]
 800a258:	685b      	ldr	r3, [r3, #4]
 800a25a:	f013 0f02 	tst.w	r3, #2
 800a25e:	d011      	beq.n	800a284 <HAL_SPI_Abort_IT+0xd6>
    if (hspi->hdmatx != NULL)
 800a260:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a262:	b320      	cbz	r0, 800a2ae <HAL_SPI_Abort_IT+0x100>
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 800a264:	f7f7 fbc1 	bl	80019ea <HAL_DMA_Abort_IT>
 800a268:	b318      	cbz	r0, 800a2b2 <HAL_SPI_Abort_IT+0x104>
        hspi->hdmatx->XferAbortCallback = NULL;
 800a26a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800a26c:	2200      	movs	r2, #0
 800a26e:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a270:	2340      	movs	r3, #64	; 0x40
 800a272:	6563      	str	r3, [r4, #84]	; 0x54
  abortcplt = 1U;
 800a274:	2501      	movs	r5, #1
 800a276:	e006      	b.n	800a286 <HAL_SPI_Abort_IT+0xd8>
      hspi->hdmatx->XferAbortCallback = NULL;
 800a278:	2200      	movs	r2, #0
 800a27a:	651a      	str	r2, [r3, #80]	; 0x50
 800a27c:	e7e2      	b.n	800a244 <HAL_SPI_Abort_IT+0x96>
      hspi->hdmarx->XferAbortCallback = NULL;
 800a27e:	2200      	movs	r2, #0
 800a280:	651a      	str	r2, [r3, #80]	; 0x50
 800a282:	e7e8      	b.n	800a256 <HAL_SPI_Abort_IT+0xa8>
  abortcplt = 1U;
 800a284:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800a286:	6823      	ldr	r3, [r4, #0]
 800a288:	685b      	ldr	r3, [r3, #4]
 800a28a:	f013 0f01 	tst.w	r3, #1
 800a28e:	d009      	beq.n	800a2a4 <HAL_SPI_Abort_IT+0xf6>
    if (hspi->hdmarx != NULL)
 800a290:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800a292:	b138      	cbz	r0, 800a2a4 <HAL_SPI_Abort_IT+0xf6>
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 800a294:	f7f7 fba9 	bl	80019ea <HAL_DMA_Abort_IT>
 800a298:	b168      	cbz	r0, 800a2b6 <HAL_SPI_Abort_IT+0x108>
        hspi->hdmarx->XferAbortCallback = NULL;
 800a29a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800a29c:	2200      	movs	r2, #0
 800a29e:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a2a0:	2340      	movs	r3, #64	; 0x40
 800a2a2:	6563      	str	r3, [r4, #84]	; 0x54
  if (abortcplt == 1U)
 800a2a4:	b94d      	cbnz	r5, 800a2ba <HAL_SPI_Abort_IT+0x10c>
  errorcode = HAL_OK;
 800a2a6:	2500      	movs	r5, #0
}
 800a2a8:	4628      	mov	r0, r5
 800a2aa:	b005      	add	sp, #20
 800a2ac:	bd30      	pop	{r4, r5, pc}
  abortcplt = 1U;
 800a2ae:	2501      	movs	r5, #1
 800a2b0:	e7e9      	b.n	800a286 <HAL_SPI_Abort_IT+0xd8>
        abortcplt = 0U;
 800a2b2:	2500      	movs	r5, #0
 800a2b4:	e7e7      	b.n	800a286 <HAL_SPI_Abort_IT+0xd8>
        abortcplt = 0U;
 800a2b6:	2500      	movs	r5, #0
 800a2b8:	e7f4      	b.n	800a2a4 <HAL_SPI_Abort_IT+0xf6>
    hspi->RxXferCount = 0U;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->TxXferCount = 0U;
 800a2be:	86e3      	strh	r3, [r4, #54]	; 0x36
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800a2c0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a2c2:	2b40      	cmp	r3, #64	; 0x40
 800a2c4:	d014      	beq.n	800a2f0 <HAL_SPI_Abort_IT+0x142>
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a2c6:	2500      	movs	r5, #0
 800a2c8:	6565      	str	r5, [r4, #84]	; 0x54
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	9200      	str	r2, [sp, #0]
 800a2ce:	6823      	ldr	r3, [r4, #0]
 800a2d0:	68d9      	ldr	r1, [r3, #12]
 800a2d2:	9100      	str	r1, [sp, #0]
 800a2d4:	6899      	ldr	r1, [r3, #8]
 800a2d6:	9100      	str	r1, [sp, #0]
 800a2d8:	9900      	ldr	r1, [sp, #0]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a2da:	9201      	str	r2, [sp, #4]
 800a2dc:	689b      	ldr	r3, [r3, #8]
 800a2de:	9301      	str	r3, [sp, #4]
 800a2e0:	9b01      	ldr	r3, [sp, #4]
    hspi->State = HAL_SPI_STATE_READY;
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    HAL_SPI_AbortCpltCallback(hspi);
 800a2e8:	4620      	mov	r0, r4
 800a2ea:	f7ff ff5f 	bl	800a1ac <HAL_SPI_AbortCpltCallback>
 800a2ee:	e7db      	b.n	800a2a8 <HAL_SPI_Abort_IT+0xfa>
      errorcode = HAL_ERROR;
 800a2f0:	2501      	movs	r5, #1
 800a2f2:	e7ea      	b.n	800a2ca <HAL_SPI_Abort_IT+0x11c>
 800a2f4:	2000007c 	.word	0x2000007c
 800a2f8:	057619f1 	.word	0x057619f1
 800a2fc:	08008d49 	.word	0x08008d49
 800a300:	08008ce9 	.word	0x08008ce9
 800a304:	0800a387 	.word	0x0800a387
 800a308:	0800a30d 	.word	0x0800a30d

0800a30c <SPI_DMARxAbortCallback>:
{
 800a30c:	b510      	push	{r4, lr}
 800a30e:	b082      	sub	sp, #8
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a310:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_SPI_DISABLE(hspi);
 800a312:	6822      	ldr	r2, [r4, #0]
 800a314:	6813      	ldr	r3, [r2, #0]
 800a316:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a31a:	6013      	str	r3, [r2, #0]
  hspi->hdmarx->XferAbortCallback = NULL;
 800a31c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800a31e:	2200      	movs	r2, #0
 800a320:	651a      	str	r2, [r3, #80]	; 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800a322:	6822      	ldr	r2, [r4, #0]
 800a324:	6853      	ldr	r3, [r2, #4]
 800a326:	f023 0301 	bic.w	r3, r3, #1
 800a32a:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800a32c:	f7f6 ff8e 	bl	800124c <HAL_GetTick>
 800a330:	4602      	mov	r2, r0
 800a332:	2164      	movs	r1, #100	; 0x64
 800a334:	4620      	mov	r0, r4
 800a336:	f7fe fd5d 	bl	8008df4 <SPI_EndRxTxTransaction>
 800a33a:	b118      	cbz	r0, 800a344 <SPI_DMARxAbortCallback+0x38>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a33c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a33e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a342:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->hdmatx != NULL)
 800a344:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800a346:	b11b      	cbz	r3, 800a350 <SPI_DMARxAbortCallback+0x44>
    if (hspi->hdmatx->XferAbortCallback != NULL)
 800a348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a34a:	b10b      	cbz	r3, 800a350 <SPI_DMARxAbortCallback+0x44>
}
 800a34c:	b002      	add	sp, #8
 800a34e:	bd10      	pop	{r4, pc}
  hspi->RxXferCount = 0U;
 800a350:	2300      	movs	r3, #0
 800a352:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800a354:	86e3      	strh	r3, [r4, #54]	; 0x36
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 800a356:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a358:	2b40      	cmp	r3, #64	; 0x40
 800a35a:	d001      	beq.n	800a360 <SPI_DMARxAbortCallback+0x54>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a35c:	2300      	movs	r3, #0
 800a35e:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a360:	2200      	movs	r2, #0
 800a362:	9200      	str	r2, [sp, #0]
 800a364:	6823      	ldr	r3, [r4, #0]
 800a366:	68d9      	ldr	r1, [r3, #12]
 800a368:	9100      	str	r1, [sp, #0]
 800a36a:	6899      	ldr	r1, [r3, #8]
 800a36c:	9100      	str	r1, [sp, #0]
 800a36e:	9900      	ldr	r1, [sp, #0]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a370:	9201      	str	r2, [sp, #4]
 800a372:	689b      	ldr	r3, [r3, #8]
 800a374:	9301      	str	r3, [sp, #4]
 800a376:	9b01      	ldr	r3, [sp, #4]
  hspi->State  = HAL_SPI_STATE_READY;
 800a378:	2301      	movs	r3, #1
 800a37a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  HAL_SPI_AbortCpltCallback(hspi);
 800a37e:	4620      	mov	r0, r4
 800a380:	f7ff ff14 	bl	800a1ac <HAL_SPI_AbortCpltCallback>
 800a384:	e7e2      	b.n	800a34c <SPI_DMARxAbortCallback+0x40>

0800a386 <SPI_DMATxAbortCallback>:
{
 800a386:	b500      	push	{lr}
 800a388:	b085      	sub	sp, #20
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a38a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->hdmatx->XferAbortCallback = NULL;
 800a38c:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800a38e:	2200      	movs	r2, #0
 800a390:	651a      	str	r2, [r3, #80]	; 0x50
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800a392:	4b1f      	ldr	r3, [pc, #124]	; (800a410 <SPI_DMATxAbortCallback+0x8a>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	4a1f      	ldr	r2, [pc, #124]	; (800a414 <SPI_DMATxAbortCallback+0x8e>)
 800a398:	fba2 2303 	umull	r2, r3, r2, r3
 800a39c:	0a5b      	lsrs	r3, r3, #9
 800a39e:	2264      	movs	r2, #100	; 0x64
 800a3a0:	fb02 f303 	mul.w	r3, r2, r3
 800a3a4:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a3a6:	6802      	ldr	r2, [r0, #0]
 800a3a8:	6853      	ldr	r3, [r2, #4]
 800a3aa:	f023 0302 	bic.w	r3, r3, #2
 800a3ae:	6053      	str	r3, [r2, #4]
    if (count == 0U)
 800a3b0:	9b03      	ldr	r3, [sp, #12]
 800a3b2:	b143      	cbz	r3, 800a3c6 <SPI_DMATxAbortCallback+0x40>
    count--;
 800a3b4:	9b03      	ldr	r3, [sp, #12]
 800a3b6:	3b01      	subs	r3, #1
 800a3b8:	9303      	str	r3, [sp, #12]
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800a3ba:	6803      	ldr	r3, [r0, #0]
 800a3bc:	689b      	ldr	r3, [r3, #8]
 800a3be:	f013 0f02 	tst.w	r3, #2
 800a3c2:	d0f5      	beq.n	800a3b0 <SPI_DMATxAbortCallback+0x2a>
 800a3c4:	e003      	b.n	800a3ce <SPI_DMATxAbortCallback+0x48>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a3c6:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800a3c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3cc:	6543      	str	r3, [r0, #84]	; 0x54
  if (hspi->hdmarx != NULL)
 800a3ce:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a3d0:	b123      	cbz	r3, 800a3dc <SPI_DMATxAbortCallback+0x56>
    if (hspi->hdmarx->XferAbortCallback != NULL)
 800a3d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3d4:	b113      	cbz	r3, 800a3dc <SPI_DMATxAbortCallback+0x56>
}
 800a3d6:	b005      	add	sp, #20
 800a3d8:	f85d fb04 	ldr.w	pc, [sp], #4
  hspi->RxXferCount = 0U;
 800a3dc:	2300      	movs	r3, #0
 800a3de:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800a3e0:	86c3      	strh	r3, [r0, #54]	; 0x36
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 800a3e2:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800a3e4:	2b40      	cmp	r3, #64	; 0x40
 800a3e6:	d001      	beq.n	800a3ec <SPI_DMATxAbortCallback+0x66>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	6543      	str	r3, [r0, #84]	; 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	9201      	str	r2, [sp, #4]
 800a3f0:	6803      	ldr	r3, [r0, #0]
 800a3f2:	68d9      	ldr	r1, [r3, #12]
 800a3f4:	9101      	str	r1, [sp, #4]
 800a3f6:	6899      	ldr	r1, [r3, #8]
 800a3f8:	9101      	str	r1, [sp, #4]
 800a3fa:	9901      	ldr	r1, [sp, #4]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a3fc:	9202      	str	r2, [sp, #8]
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	9302      	str	r3, [sp, #8]
 800a402:	9b02      	ldr	r3, [sp, #8]
  hspi->State  = HAL_SPI_STATE_READY;
 800a404:	2301      	movs	r3, #1
 800a406:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_AbortCpltCallback(hspi);
 800a40a:	f7ff fecf 	bl	800a1ac <HAL_SPI_AbortCpltCallback>
 800a40e:	e7e2      	b.n	800a3d6 <SPI_DMATxAbortCallback+0x50>
 800a410:	2000007c 	.word	0x2000007c
 800a414:	057619f1 	.word	0x057619f1

0800a418 <HAL_SPI_GetState>:
  return hspi->State;
 800a418:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 800a41c:	4770      	bx	lr

0800a41e <HAL_SPI_GetError>:
  return hspi->ErrorCode;
 800a41e:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 800a420:	4770      	bx	lr
 800a422:	bf00      	nop

0800a424 <USB_CoreReset>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0U;
 800a424:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a426:	3301      	adds	r3, #1
 800a428:	4a0c      	ldr	r2, [pc, #48]	; (800a45c <USB_CoreReset+0x38>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d811      	bhi.n	800a452 <USB_CoreReset+0x2e>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a42e:	6902      	ldr	r2, [r0, #16]
 800a430:	2a00      	cmp	r2, #0
 800a432:	daf8      	bge.n	800a426 <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a434:	6903      	ldr	r3, [r0, #16]
 800a436:	f043 0301 	orr.w	r3, r3, #1
 800a43a:	6103      	str	r3, [r0, #16]
  count = 0U;
 800a43c:	2300      	movs	r3, #0

  do
  {
    if (++count > 200000U)
 800a43e:	3301      	adds	r3, #1
 800a440:	4a06      	ldr	r2, [pc, #24]	; (800a45c <USB_CoreReset+0x38>)
 800a442:	4293      	cmp	r3, r2
 800a444:	d807      	bhi.n	800a456 <USB_CoreReset+0x32>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a446:	6902      	ldr	r2, [r0, #16]
 800a448:	f012 0f01 	tst.w	r2, #1
 800a44c:	d1f7      	bne.n	800a43e <USB_CoreReset+0x1a>

  return HAL_OK;
 800a44e:	2000      	movs	r0, #0
 800a450:	4770      	bx	lr
      return HAL_TIMEOUT;
 800a452:	2003      	movs	r0, #3
 800a454:	4770      	bx	lr
      return HAL_TIMEOUT;
 800a456:	2003      	movs	r0, #3
}
 800a458:	4770      	bx	lr
 800a45a:	bf00      	nop
 800a45c:	00030d40 	.word	0x00030d40

0800a460 <USB_CoreInit>:
{
 800a460:	b084      	sub	sp, #16
 800a462:	b510      	push	{r4, lr}
 800a464:	4604      	mov	r4, r0
 800a466:	a803      	add	r0, sp, #12
 800a468:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a46c:	9b08      	ldr	r3, [sp, #32]
 800a46e:	2b01      	cmp	r3, #1
 800a470:	d00d      	beq.n	800a48e <USB_CoreInit+0x2e>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a472:	68e3      	ldr	r3, [r4, #12]
 800a474:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a478:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 800a47a:	4620      	mov	r0, r4
 800a47c:	f7ff ffd2 	bl	800a424 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 800a480:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a482:	bb23      	cbnz	r3, 800a4ce <USB_CoreInit+0x6e>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a484:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a486:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a48a:	63a3      	str	r3, [r4, #56]	; 0x38
 800a48c:	e013      	b.n	800a4b6 <USB_CoreInit+0x56>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a48e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a490:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a494:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a496:	68e3      	ldr	r3, [r4, #12]
 800a498:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a49c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a4a0:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a4a2:	68e3      	ldr	r3, [r4, #12]
 800a4a4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a4a8:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 800a4aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a4ac:	2b01      	cmp	r3, #1
 800a4ae:	d009      	beq.n	800a4c4 <USB_CoreInit+0x64>
    ret = USB_CoreReset(USBx);
 800a4b0:	4620      	mov	r0, r4
 800a4b2:	f7ff ffb7 	bl	800a424 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 800a4b6:	9b06      	ldr	r3, [sp, #24]
 800a4b8:	2b01      	cmp	r3, #1
 800a4ba:	d00d      	beq.n	800a4d8 <USB_CoreInit+0x78>
}
 800a4bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4c0:	b004      	add	sp, #16
 800a4c2:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a4c4:	68e3      	ldr	r3, [r4, #12]
 800a4c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a4ca:	60e3      	str	r3, [r4, #12]
 800a4cc:	e7f0      	b.n	800a4b0 <USB_CoreInit+0x50>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a4ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a4d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a4d4:	63a3      	str	r3, [r4, #56]	; 0x38
 800a4d6:	e7ee      	b.n	800a4b6 <USB_CoreInit+0x56>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a4d8:	68a3      	ldr	r3, [r4, #8]
 800a4da:	f043 0306 	orr.w	r3, r3, #6
 800a4de:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a4e0:	68a3      	ldr	r3, [r4, #8]
 800a4e2:	f043 0320 	orr.w	r3, r3, #32
 800a4e6:	60a3      	str	r3, [r4, #8]
 800a4e8:	e7e8      	b.n	800a4bc <USB_CoreInit+0x5c>

0800a4ea <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800a4ea:	2a02      	cmp	r2, #2
 800a4ec:	d00a      	beq.n	800a504 <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a4ee:	2109      	movs	r1, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a4f0:	68c2      	ldr	r2, [r0, #12]
 800a4f2:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 800a4f6:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a4f8:	68c3      	ldr	r3, [r0, #12]
 800a4fa:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 800a4fe:	60c3      	str	r3, [r0, #12]
}
 800a500:	2000      	movs	r0, #0
 800a502:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a504:	4b2a      	ldr	r3, [pc, #168]	; (800a5b0 <USB_SetTurnaroundTime+0xc6>)
 800a506:	440b      	add	r3, r1
 800a508:	4a2a      	ldr	r2, [pc, #168]	; (800a5b4 <USB_SetTurnaroundTime+0xca>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d93f      	bls.n	800a58e <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a50e:	4b2a      	ldr	r3, [pc, #168]	; (800a5b8 <USB_SetTurnaroundTime+0xce>)
 800a510:	440b      	add	r3, r1
 800a512:	4a2a      	ldr	r2, [pc, #168]	; (800a5bc <USB_SetTurnaroundTime+0xd2>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d93c      	bls.n	800a592 <USB_SetTurnaroundTime+0xa8>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a518:	f5a1 0374 	sub.w	r3, r1, #15990784	; 0xf40000
 800a51c:	f5a3 5310 	sub.w	r3, r3, #9216	; 0x2400
 800a520:	4a27      	ldr	r2, [pc, #156]	; (800a5c0 <USB_SetTurnaroundTime+0xd6>)
 800a522:	4293      	cmp	r3, r2
 800a524:	d937      	bls.n	800a596 <USB_SetTurnaroundTime+0xac>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a526:	f1a1 7383 	sub.w	r3, r1, #17170432	; 0x1060000
 800a52a:	f5a3 43e7 	sub.w	r3, r3, #29568	; 0x7380
 800a52e:	f502 32c3 	add.w	r2, r2, #99840	; 0x18600
 800a532:	32a0      	adds	r2, #160	; 0xa0
 800a534:	4293      	cmp	r3, r2
 800a536:	d930      	bls.n	800a59a <USB_SetTurnaroundTime+0xb0>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a538:	4b22      	ldr	r3, [pc, #136]	; (800a5c4 <USB_SetTurnaroundTime+0xda>)
 800a53a:	440b      	add	r3, r1
 800a53c:	4a22      	ldr	r2, [pc, #136]	; (800a5c8 <USB_SetTurnaroundTime+0xde>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d92d      	bls.n	800a59e <USB_SetTurnaroundTime+0xb4>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a542:	4b22      	ldr	r3, [pc, #136]	; (800a5cc <USB_SetTurnaroundTime+0xe2>)
 800a544:	440b      	add	r3, r1
 800a546:	f502 2292 	add.w	r2, r2, #299008	; 0x49000
 800a54a:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 800a54e:	4293      	cmp	r3, r2
 800a550:	d927      	bls.n	800a5a2 <USB_SetTurnaroundTime+0xb8>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a552:	4b1f      	ldr	r3, [pc, #124]	; (800a5d0 <USB_SetTurnaroundTime+0xe6>)
 800a554:	440b      	add	r3, r1
 800a556:	f502 22c3 	add.w	r2, r2, #399360	; 0x61800
 800a55a:	f502 7220 	add.w	r2, r2, #640	; 0x280
 800a55e:	4293      	cmp	r3, r2
 800a560:	d921      	bls.n	800a5a6 <USB_SetTurnaroundTime+0xbc>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a562:	f1a1 73b7 	sub.w	r3, r1, #23986176	; 0x16e0000
 800a566:	f5a3 5358 	sub.w	r3, r3, #13824	; 0x3600
 800a56a:	f502 12b7 	add.w	r2, r2, #1499136	; 0x16e000
 800a56e:	f502 7258 	add.w	r2, r2, #864	; 0x360
 800a572:	4293      	cmp	r3, r2
 800a574:	d919      	bls.n	800a5aa <USB_SetTurnaroundTime+0xc0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a576:	4b17      	ldr	r3, [pc, #92]	; (800a5d4 <USB_SetTurnaroundTime+0xea>)
 800a578:	440b      	add	r3, r1
 800a57a:	f502 2212 	add.w	r2, r2, #598016	; 0x92000
 800a57e:	f502 62f8 	add.w	r2, r2, #1984	; 0x7c0
 800a582:	4293      	cmp	r3, r2
 800a584:	d901      	bls.n	800a58a <USB_SetTurnaroundTime+0xa0>
      UsbTrd = 0x6U;
 800a586:	2106      	movs	r1, #6
 800a588:	e7b2      	b.n	800a4f0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x7U;
 800a58a:	2107      	movs	r1, #7
 800a58c:	e7b0      	b.n	800a4f0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 800a58e:	210f      	movs	r1, #15
 800a590:	e7ae      	b.n	800a4f0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 800a592:	210e      	movs	r1, #14
 800a594:	e7ac      	b.n	800a4f0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 800a596:	210d      	movs	r1, #13
 800a598:	e7aa      	b.n	800a4f0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 800a59a:	210c      	movs	r1, #12
 800a59c:	e7a8      	b.n	800a4f0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 800a59e:	210b      	movs	r1, #11
 800a5a0:	e7a6      	b.n	800a4f0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 800a5a2:	210a      	movs	r1, #10
 800a5a4:	e7a4      	b.n	800a4f0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 800a5a6:	2109      	movs	r1, #9
 800a5a8:	e7a2      	b.n	800a4f0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 800a5aa:	2108      	movs	r1, #8
 800a5ac:	e7a0      	b.n	800a4f0 <USB_SetTurnaroundTime+0x6>
 800a5ae:	bf00      	nop
 800a5b0:	ff275340 	.word	0xff275340
 800a5b4:	000c34ff 	.word	0x000c34ff
 800a5b8:	ff1b1e40 	.word	0xff1b1e40
 800a5bc:	000f423f 	.word	0x000f423f
 800a5c0:	00124f7f 	.word	0x00124f7f
 800a5c4:	fee5b660 	.word	0xfee5b660
 800a5c8:	0016e35f 	.word	0x0016e35f
 800a5cc:	feced300 	.word	0xfeced300
 800a5d0:	feb35bc0 	.word	0xfeb35bc0
 800a5d4:	fe5954e0 	.word	0xfe5954e0

0800a5d8 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a5d8:	6883      	ldr	r3, [r0, #8]
 800a5da:	f043 0301 	orr.w	r3, r3, #1
 800a5de:	6083      	str	r3, [r0, #8]
}
 800a5e0:	2000      	movs	r0, #0
 800a5e2:	4770      	bx	lr

0800a5e4 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a5e4:	6883      	ldr	r3, [r0, #8]
 800a5e6:	f023 0301 	bic.w	r3, r3, #1
 800a5ea:	6083      	str	r3, [r0, #8]
}
 800a5ec:	2000      	movs	r0, #0
 800a5ee:	4770      	bx	lr

0800a5f0 <USB_SetCurrentMode>:
{
 800a5f0:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a5f2:	68c3      	ldr	r3, [r0, #12]
 800a5f4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800a5f8:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800a5fa:	2901      	cmp	r1, #1
 800a5fc:	d009      	beq.n	800a612 <USB_SetCurrentMode+0x22>
  else if (mode == USB_DEVICE_MODE)
 800a5fe:	b969      	cbnz	r1, 800a61c <USB_SetCurrentMode+0x2c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a600:	68c3      	ldr	r3, [r0, #12]
 800a602:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a606:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 800a608:	2032      	movs	r0, #50	; 0x32
 800a60a:	f7f6 fe41 	bl	8001290 <HAL_Delay>
  return HAL_OK;
 800a60e:	2000      	movs	r0, #0
 800a610:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a612:	68c3      	ldr	r3, [r0, #12]
 800a614:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a618:	60c3      	str	r3, [r0, #12]
 800a61a:	e7f5      	b.n	800a608 <USB_SetCurrentMode+0x18>
    return HAL_ERROR;
 800a61c:	2001      	movs	r0, #1
}
 800a61e:	bd08      	pop	{r3, pc}

0800a620 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a620:	0189      	lsls	r1, r1, #6
 800a622:	f041 0120 	orr.w	r1, r1, #32
 800a626:	6101      	str	r1, [r0, #16]
  uint32_t count = 0U;
 800a628:	2300      	movs	r3, #0
    if (++count > 200000U)
 800a62a:	3301      	adds	r3, #1
 800a62c:	4a05      	ldr	r2, [pc, #20]	; (800a644 <USB_FlushTxFifo+0x24>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	d805      	bhi.n	800a63e <USB_FlushTxFifo+0x1e>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a632:	6902      	ldr	r2, [r0, #16]
 800a634:	f012 0f20 	tst.w	r2, #32
 800a638:	d1f7      	bne.n	800a62a <USB_FlushTxFifo+0xa>
  return HAL_OK;
 800a63a:	2000      	movs	r0, #0
 800a63c:	4770      	bx	lr
      return HAL_TIMEOUT;
 800a63e:	2003      	movs	r0, #3
}
 800a640:	4770      	bx	lr
 800a642:	bf00      	nop
 800a644:	00030d40 	.word	0x00030d40

0800a648 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a648:	2310      	movs	r3, #16
 800a64a:	6103      	str	r3, [r0, #16]
  uint32_t count = 0;
 800a64c:	2300      	movs	r3, #0
    if (++count > 200000U)
 800a64e:	3301      	adds	r3, #1
 800a650:	4a05      	ldr	r2, [pc, #20]	; (800a668 <USB_FlushRxFifo+0x20>)
 800a652:	4293      	cmp	r3, r2
 800a654:	d805      	bhi.n	800a662 <USB_FlushRxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a656:	6902      	ldr	r2, [r0, #16]
 800a658:	f012 0f10 	tst.w	r2, #16
 800a65c:	d1f7      	bne.n	800a64e <USB_FlushRxFifo+0x6>
  return HAL_OK;
 800a65e:	2000      	movs	r0, #0
 800a660:	4770      	bx	lr
      return HAL_TIMEOUT;
 800a662:	2003      	movs	r0, #3
}
 800a664:	4770      	bx	lr
 800a666:	bf00      	nop
 800a668:	00030d40 	.word	0x00030d40

0800a66c <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 800a66c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 800a670:	4319      	orrs	r1, r3
 800a672:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 800a676:	2000      	movs	r0, #0
 800a678:	4770      	bx	lr

0800a67a <USB_DevInit>:
{
 800a67a:	b084      	sub	sp, #16
 800a67c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a680:	4604      	mov	r4, r0
 800a682:	a807      	add	r0, sp, #28
 800a684:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a688:	4625      	mov	r5, r4
  for (i = 0U; i < 15U; i++)
 800a68a:	2300      	movs	r3, #0
 800a68c:	e006      	b.n	800a69c <USB_DevInit+0x22>
    USBx->DIEPTXF[i] = 0U;
 800a68e:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800a692:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a696:	2100      	movs	r1, #0
 800a698:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 800a69a:	3301      	adds	r3, #1
 800a69c:	2b0e      	cmp	r3, #14
 800a69e:	d9f6      	bls.n	800a68e <USB_DevInit+0x14>
  if (cfg.vbus_sensing_enable == 0U)
 800a6a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6a2:	bb73      	cbnz	r3, 800a702 <USB_DevInit+0x88>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a6a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a6a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a6aa:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a6ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a6ae:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800a6b2:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a6b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a6b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a6ba:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx_PCGCCTL = 0U;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a6c2:	f504 6600 	add.w	r6, r4, #2048	; 0x800
 800a6c6:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 800a6ca:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a6ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6d0:	2b01      	cmp	r3, #1
 800a6d2:	d01f      	beq.n	800a714 <USB_DevInit+0x9a>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a6d4:	2103      	movs	r1, #3
 800a6d6:	4620      	mov	r0, r4
 800a6d8:	f7ff ffc8 	bl	800a66c <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a6dc:	2110      	movs	r1, #16
 800a6de:	4620      	mov	r0, r4
 800a6e0:	f7ff ff9e 	bl	800a620 <USB_FlushTxFifo>
 800a6e4:	4680      	mov	r8, r0
 800a6e6:	b108      	cbz	r0, 800a6ec <USB_DevInit+0x72>
    ret = HAL_ERROR;
 800a6e8:	f04f 0801 	mov.w	r8, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a6ec:	4620      	mov	r0, r4
 800a6ee:	f7ff ffab 	bl	800a648 <USB_FlushRxFifo>
 800a6f2:	b108      	cbz	r0, 800a6f8 <USB_DevInit+0x7e>
    ret = HAL_ERROR;
 800a6f4:	f04f 0801 	mov.w	r8, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	6133      	str	r3, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a6fc:	6173      	str	r3, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a6fe:	61f3      	str	r3, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a700:	e01f      	b.n	800a742 <USB_DevInit+0xc8>
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a702:	6823      	ldr	r3, [r4, #0]
 800a704:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a708:	6023      	str	r3, [r4, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a70a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a70c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a710:	63a3      	str	r3, [r4, #56]	; 0x38
 800a712:	e7d3      	b.n	800a6bc <USB_DevInit+0x42>
    if (cfg.speed == USBD_HS_SPEED)
 800a714:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a716:	b923      	cbnz	r3, 800a722 <USB_DevInit+0xa8>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a718:	2100      	movs	r1, #0
 800a71a:	4620      	mov	r0, r4
 800a71c:	f7ff ffa6 	bl	800a66c <USB_SetDevSpeed>
 800a720:	e7dc      	b.n	800a6dc <USB_DevInit+0x62>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a722:	2101      	movs	r1, #1
 800a724:	4620      	mov	r0, r4
 800a726:	f7ff ffa1 	bl	800a66c <USB_SetDevSpeed>
 800a72a:	e7d7      	b.n	800a6dc <USB_DevInit+0x62>
      if (i == 0U)
 800a72c:	b9c3      	cbnz	r3, 800a760 <USB_DevInit+0xe6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a72e:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800a732:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a736:	2200      	movs	r2, #0
 800a738:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a73a:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 800a73e:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a740:	3301      	adds	r3, #1
 800a742:	9907      	ldr	r1, [sp, #28]
 800a744:	428b      	cmp	r3, r1
 800a746:	d210      	bcs.n	800a76a <USB_DevInit+0xf0>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a748:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 800a74c:	f502 6110 	add.w	r1, r2, #2304	; 0x900
 800a750:	f8d2 0900 	ldr.w	r0, [r2, #2304]	; 0x900
 800a754:	2800      	cmp	r0, #0
 800a756:	dbe9      	blt.n	800a72c <USB_DevInit+0xb2>
      USBx_INEP(i)->DIEPCTL = 0U;
 800a758:	2000      	movs	r0, #0
 800a75a:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 800a75e:	e7ea      	b.n	800a736 <USB_DevInit+0xbc>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a760:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a764:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 800a768:	e7e5      	b.n	800a736 <USB_DevInit+0xbc>
 800a76a:	2300      	movs	r3, #0
 800a76c:	e00a      	b.n	800a784 <USB_DevInit+0x10a>
      if (i == 0U)
 800a76e:	b1bb      	cbz	r3, 800a7a0 <USB_DevInit+0x126>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a770:	f04f 4790 	mov.w	r7, #1207959552	; 0x48000000
 800a774:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a778:	2200      	movs	r2, #0
 800a77a:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a77c:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 800a780:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a782:	3301      	adds	r3, #1
 800a784:	428b      	cmp	r3, r1
 800a786:	d210      	bcs.n	800a7aa <USB_DevInit+0x130>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a788:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 800a78c:	f502 6030 	add.w	r0, r2, #2816	; 0xb00
 800a790:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	; 0xb00
 800a794:	2f00      	cmp	r7, #0
 800a796:	dbea      	blt.n	800a76e <USB_DevInit+0xf4>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a798:	2700      	movs	r7, #0
 800a79a:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
 800a79e:	e7eb      	b.n	800a778 <USB_DevInit+0xfe>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a7a0:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
 800a7a4:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
 800a7a8:	e7e6      	b.n	800a778 <USB_DevInit+0xfe>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a7aa:	6933      	ldr	r3, [r6, #16]
 800a7ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a7b0:	6133      	str	r3, [r6, #16]
  if (cfg.dma_enable == 1U)
 800a7b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7b4:	2b01      	cmp	r3, #1
 800a7b6:	d01b      	beq.n	800a7f0 <USB_DevInit+0x176>
  USBx->GINTMSK = 0U;
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	61a2      	str	r2, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a7bc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a7c0:	6162      	str	r2, [r4, #20]
  if (cfg.dma_enable == 0U)
 800a7c2:	b91b      	cbnz	r3, 800a7cc <USB_DevInit+0x152>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a7c4:	69a3      	ldr	r3, [r4, #24]
 800a7c6:	f043 0310 	orr.w	r3, r3, #16
 800a7ca:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a7cc:	69a2      	ldr	r2, [r4, #24]
 800a7ce:	4b10      	ldr	r3, [pc, #64]	; (800a810 <USB_DevInit+0x196>)
 800a7d0:	4313      	orrs	r3, r2
 800a7d2:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 800a7d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7d6:	b11b      	cbz	r3, 800a7e0 <USB_DevInit+0x166>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a7d8:	69a3      	ldr	r3, [r4, #24]
 800a7da:	f043 0308 	orr.w	r3, r3, #8
 800a7de:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800a7e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	d00d      	beq.n	800a802 <USB_DevInit+0x188>
}
 800a7e6:	4640      	mov	r0, r8
 800a7e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7ec:	b004      	add	sp, #16
 800a7ee:	4770      	bx	lr
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800a7f0:	4a08      	ldr	r2, [pc, #32]	; (800a814 <USB_DevInit+0x19a>)
 800a7f2:	6332      	str	r2, [r6, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800a7f4:	6b32      	ldr	r2, [r6, #48]	; 0x30
 800a7f6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a7fa:	f042 0203 	orr.w	r2, r2, #3
 800a7fe:	6332      	str	r2, [r6, #48]	; 0x30
 800a800:	e7da      	b.n	800a7b8 <USB_DevInit+0x13e>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a802:	69a3      	ldr	r3, [r4, #24]
 800a804:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a808:	f043 0304 	orr.w	r3, r3, #4
 800a80c:	61a3      	str	r3, [r4, #24]
 800a80e:	e7ea      	b.n	800a7e6 <USB_DevInit+0x16c>
 800a810:	803c3800 	.word	0x803c3800
 800a814:	00800100 	.word	0x00800100

0800a818 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a818:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a81c:	f013 0306 	ands.w	r3, r3, #6
 800a820:	d007      	beq.n	800a832 <USB_GetDevSpeed+0x1a>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a822:	2b02      	cmp	r3, #2
 800a824:	d007      	beq.n	800a836 <USB_GetDevSpeed+0x1e>
 800a826:	2b06      	cmp	r3, #6
 800a828:	d001      	beq.n	800a82e <USB_GetDevSpeed+0x16>
    speed = 0xFU;
 800a82a:	200f      	movs	r0, #15
}
 800a82c:	4770      	bx	lr
    speed = USBD_FS_SPEED;
 800a82e:	2002      	movs	r0, #2
 800a830:	4770      	bx	lr
    speed = USBD_HS_SPEED;
 800a832:	2000      	movs	r0, #0
 800a834:	4770      	bx	lr
    speed = USBD_FS_SPEED;
 800a836:	2002      	movs	r0, #2
 800a838:	4770      	bx	lr

0800a83a <USB_ActivateEndpoint>:
{
 800a83a:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 800a83c:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800a83e:	784a      	ldrb	r2, [r1, #1]
 800a840:	2a01      	cmp	r2, #1
 800a842:	d022      	beq.n	800a88a <USB_ActivateEndpoint+0x50>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a844:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800a848:	f003 060f 	and.w	r6, r3, #15
 800a84c:	2401      	movs	r4, #1
 800a84e:	40b4      	lsls	r4, r6
 800a850:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a854:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a858:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800a85c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800a860:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800a864:	d10e      	bne.n	800a884 <USB_ActivateEndpoint+0x4a>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a866:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800a86a:	688a      	ldr	r2, [r1, #8]
 800a86c:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a870:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a872:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 800a876:	4313      	orrs	r3, r2
 800a878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a87c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a880:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800a884:	2000      	movs	r0, #0
 800a886:	bc70      	pop	{r4, r5, r6}
 800a888:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a88a:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
 800a88e:	f003 060f 	and.w	r6, r3, #15
 800a892:	40b2      	lsls	r2, r6
 800a894:	b292      	uxth	r2, r2
 800a896:	4322      	orrs	r2, r4
 800a898:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a89c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800a8a0:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800a8a4:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800a8a8:	d1ec      	bne.n	800a884 <USB_ActivateEndpoint+0x4a>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a8aa:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800a8ae:	688c      	ldr	r4, [r1, #8]
 800a8b0:	f3c4 040a 	ubfx	r4, r4, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a8b4:	78c9      	ldrb	r1, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a8b6:	ea44 4481 	orr.w	r4, r4, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a8ba:	ea44 5383 	orr.w	r3, r4, r3, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a8be:	4313      	orrs	r3, r2
 800a8c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a8c8:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800a8cc:	e7da      	b.n	800a884 <USB_ActivateEndpoint+0x4a>

0800a8ce <USB_ActivateDedicatedEndpoint>:
{
 800a8ce:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 800a8d0:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800a8d2:	784b      	ldrb	r3, [r1, #1]
 800a8d4:	2b01      	cmp	r3, #1
 800a8d6:	d023      	beq.n	800a920 <USB_ActivateDedicatedEndpoint+0x52>
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a8d8:	eb00 1442 	add.w	r4, r0, r2, lsl #5
 800a8dc:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800a8e0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800a8e4:	d10e      	bne.n	800a904 <USB_ActivateDedicatedEndpoint+0x36>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a8e6:	f8d4 5b00 	ldr.w	r5, [r4, #2816]	; 0xb00
 800a8ea:	688b      	ldr	r3, [r1, #8]
 800a8ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a8f0:	78ce      	ldrb	r6, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a8f2:	ea43 4386 	orr.w	r3, r3, r6, lsl #18
                                    ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a8f6:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a8fa:	432b      	orrs	r3, r5
 800a8fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a900:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
    USBx_DEVICE->DEACHMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a904:	f8d0 383c 	ldr.w	r3, [r0, #2108]	; 0x83c
 800a908:	780a      	ldrb	r2, [r1, #0]
 800a90a:	f002 010f 	and.w	r1, r2, #15
 800a90e:	2201      	movs	r2, #1
 800a910:	408a      	lsls	r2, r1
 800a912:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a916:	f8c0 383c 	str.w	r3, [r0, #2108]	; 0x83c
}
 800a91a:	2000      	movs	r0, #0
 800a91c:	bc70      	pop	{r4, r5, r6}
 800a91e:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a920:	eb00 1542 	add.w	r5, r0, r2, lsl #5
 800a924:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 800a928:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800a92c:	d110      	bne.n	800a950 <USB_ActivateDedicatedEndpoint+0x82>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a92e:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 800a932:	688c      	ldr	r4, [r1, #8]
 800a934:	f3c4 040a 	ubfx	r4, r4, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a938:	78ce      	ldrb	r6, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a93a:	ea44 4486 	orr.w	r4, r4, r6, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a93e:	ea44 5282 	orr.w	r2, r4, r2, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a942:	4313      	orrs	r3, r2
 800a944:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a948:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a94c:	f8c5 3900 	str.w	r3, [r5, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a950:	f8d0 283c 	ldr.w	r2, [r0, #2108]	; 0x83c
 800a954:	780b      	ldrb	r3, [r1, #0]
 800a956:	f003 010f 	and.w	r1, r3, #15
 800a95a:	2301      	movs	r3, #1
 800a95c:	408b      	lsls	r3, r1
 800a95e:	b29b      	uxth	r3, r3
 800a960:	4313      	orrs	r3, r2
 800a962:	f8c0 383c 	str.w	r3, [r0, #2108]	; 0x83c
 800a966:	e7d8      	b.n	800a91a <USB_ActivateDedicatedEndpoint+0x4c>

0800a968 <USB_DeactivateEndpoint>:
{
 800a968:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 800a96a:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800a96c:	784b      	ldrb	r3, [r1, #1]
 800a96e:	2b01      	cmp	r3, #1
 800a970:	d01f      	beq.n	800a9b2 <USB_DeactivateEndpoint+0x4a>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a972:	f8d0 583c 	ldr.w	r5, [r0, #2108]	; 0x83c
 800a976:	f004 060f 	and.w	r6, r4, #15
 800a97a:	2201      	movs	r2, #1
 800a97c:	fa02 f606 	lsl.w	r6, r2, r6
 800a980:	ea25 4506 	bic.w	r5, r5, r6, lsl #16
 800a984:	f8c0 583c 	str.w	r5, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a988:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 800a98c:	7809      	ldrb	r1, [r1, #0]
 800a98e:	f001 010f 	and.w	r1, r1, #15
 800a992:	408a      	lsls	r2, r1
 800a994:	ea25 4202 	bic.w	r2, r5, r2, lsl #16
 800a998:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a99c:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 800a9a0:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800a9a4:	4b12      	ldr	r3, [pc, #72]	; (800a9f0 <USB_DeactivateEndpoint+0x88>)
 800a9a6:	4013      	ands	r3, r2
 800a9a8:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800a9ac:	2000      	movs	r0, #0
 800a9ae:	bc70      	pop	{r4, r5, r6}
 800a9b0:	4770      	bx	lr
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a9b2:	f8d0 683c 	ldr.w	r6, [r0, #2108]	; 0x83c
 800a9b6:	f004 020f 	and.w	r2, r4, #15
 800a9ba:	fa03 f202 	lsl.w	r2, r3, r2
 800a9be:	b292      	uxth	r2, r2
 800a9c0:	ea26 0202 	bic.w	r2, r6, r2
 800a9c4:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a9c8:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800a9cc:	7809      	ldrb	r1, [r1, #0]
 800a9ce:	f001 010f 	and.w	r1, r1, #15
 800a9d2:	408b      	lsls	r3, r1
 800a9d4:	b29b      	uxth	r3, r3
 800a9d6:	ea22 0303 	bic.w	r3, r2, r3
 800a9da:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a9de:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 800a9e2:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800a9e6:	4b03      	ldr	r3, [pc, #12]	; (800a9f4 <USB_DeactivateEndpoint+0x8c>)
 800a9e8:	4013      	ands	r3, r2
 800a9ea:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800a9ee:	e7dd      	b.n	800a9ac <USB_DeactivateEndpoint+0x44>
 800a9f0:	eff37800 	.word	0xeff37800
 800a9f4:	ec337800 	.word	0xec337800

0800a9f8 <USB_DeactivateDedicatedEndpoint>:
  uint32_t epnum = (uint32_t)ep->num;
 800a9f8:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800a9fa:	784a      	ldrb	r2, [r1, #1]
 800a9fc:	2a01      	cmp	r2, #1
 800a9fe:	d014      	beq.n	800aa2a <USB_DeactivateDedicatedEndpoint+0x32>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;
 800aa00:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800aa04:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800aa08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800aa0c:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aa10:	f8d0 381c 	ldr.w	r3, [r0, #2076]	; 0x81c
 800aa14:	780a      	ldrb	r2, [r1, #0]
 800aa16:	f002 010f 	and.w	r1, r2, #15
 800aa1a:	2201      	movs	r2, #1
 800aa1c:	408a      	lsls	r2, r1
 800aa1e:	ea23 4302 	bic.w	r3, r3, r2, lsl #16
 800aa22:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800aa26:	2000      	movs	r0, #0
 800aa28:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;
 800aa2a:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800aa2e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800aa32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800aa36:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800aa3a:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800aa3e:	780b      	ldrb	r3, [r1, #0]
 800aa40:	f003 010f 	and.w	r1, r3, #15
 800aa44:	2301      	movs	r3, #1
 800aa46:	408b      	lsls	r3, r1
 800aa48:	b29b      	uxth	r3, r3
 800aa4a:	ea22 0303 	bic.w	r3, r2, r3
 800aa4e:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
 800aa52:	e7e8      	b.n	800aa26 <USB_DeactivateDedicatedEndpoint+0x2e>

0800aa54 <USB_EP0StartXfer>:
{
 800aa54:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 800aa56:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800aa58:	784c      	ldrb	r4, [r1, #1]
 800aa5a:	2c01      	cmp	r4, #1
 800aa5c:	d026      	beq.n	800aaac <USB_EP0StartXfer+0x58>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800aa5e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800aa62:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 800aa66:	691c      	ldr	r4, [r3, #16]
 800aa68:	0ce4      	lsrs	r4, r4, #19
 800aa6a:	04e4      	lsls	r4, r4, #19
 800aa6c:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800aa6e:	691c      	ldr	r4, [r3, #16]
 800aa70:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 800aa74:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 800aa78:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len > 0U)
 800aa7a:	694c      	ldr	r4, [r1, #20]
 800aa7c:	b10c      	cbz	r4, 800aa82 <USB_EP0StartXfer+0x2e>
      ep->xfer_len = ep->maxpacket;
 800aa7e:	688c      	ldr	r4, [r1, #8]
 800aa80:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800aa82:	691c      	ldr	r4, [r3, #16]
 800aa84:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800aa88:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800aa8a:	691c      	ldr	r4, [r3, #16]
 800aa8c:	688d      	ldr	r5, [r1, #8]
 800aa8e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800aa92:	432c      	orrs	r4, r5
 800aa94:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800aa96:	2a01      	cmp	r2, #1
 800aa98:	d065      	beq.n	800ab66 <USB_EP0StartXfer+0x112>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800aa9a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800aa9e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aaa2:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800aaa6:	2000      	movs	r0, #0
 800aaa8:	bc70      	pop	{r4, r5, r6}
 800aaaa:	4770      	bx	lr
    if (ep->xfer_len == 0U)
 800aaac:	694c      	ldr	r4, [r1, #20]
 800aaae:	bb6c      	cbnz	r4, 800ab0c <USB_EP0StartXfer+0xb8>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800aab0:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 800aab4:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 800aab8:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800aabc:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800aac0:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800aac4:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 800aac8:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800aacc:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800aad0:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 800aad4:	0ced      	lsrs	r5, r5, #19
 800aad6:	04ed      	lsls	r5, r5, #19
 800aad8:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
    if (dma == 1U)
 800aadc:	2a01      	cmp	r2, #1
 800aade:	d033      	beq.n	800ab48 <USB_EP0StartXfer+0xf4>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aae0:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800aae4:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800aae8:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800aaec:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800aaf0:	694b      	ldr	r3, [r1, #20]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d0d7      	beq.n	800aaa6 <USB_EP0StartXfer+0x52>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800aaf6:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800aafa:	7809      	ldrb	r1, [r1, #0]
 800aafc:	f001 040f 	and.w	r4, r1, #15
 800ab00:	2101      	movs	r1, #1
 800ab02:	40a1      	lsls	r1, r4
 800ab04:	430a      	orrs	r2, r1
 800ab06:	f8c0 2834 	str.w	r2, [r0, #2100]	; 0x834
 800ab0a:	e7cc      	b.n	800aaa6 <USB_EP0StartXfer+0x52>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab0c:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 800ab10:	f504 6410 	add.w	r4, r4, #2304	; 0x900
 800ab14:	6925      	ldr	r5, [r4, #16]
 800ab16:	0ced      	lsrs	r5, r5, #19
 800ab18:	04ed      	lsls	r5, r5, #19
 800ab1a:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ab1c:	6925      	ldr	r5, [r4, #16]
 800ab1e:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800ab22:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800ab26:	6125      	str	r5, [r4, #16]
      if (ep->xfer_len > ep->maxpacket)
 800ab28:	694e      	ldr	r6, [r1, #20]
 800ab2a:	688d      	ldr	r5, [r1, #8]
 800ab2c:	42ae      	cmp	r6, r5
 800ab2e:	d900      	bls.n	800ab32 <USB_EP0StartXfer+0xde>
        ep->xfer_len = ep->maxpacket;
 800ab30:	614d      	str	r5, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ab32:	6925      	ldr	r5, [r4, #16]
 800ab34:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800ab38:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ab3a:	6925      	ldr	r5, [r4, #16]
 800ab3c:	694e      	ldr	r6, [r1, #20]
 800ab3e:	f3c6 0612 	ubfx	r6, r6, #0, #19
 800ab42:	4335      	orrs	r5, r6
 800ab44:	6125      	str	r5, [r4, #16]
 800ab46:	e7c9      	b.n	800aadc <USB_EP0StartXfer+0x88>
      if ((uint32_t)ep->dma_addr != 0U)
 800ab48:	690a      	ldr	r2, [r1, #16]
 800ab4a:	b11a      	cbz	r2, 800ab54 <USB_EP0StartXfer+0x100>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ab4c:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 800ab50:	f8c1 2914 	str.w	r2, [r1, #2324]	; 0x914
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ab54:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800ab58:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800ab5c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800ab60:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
 800ab64:	e79f      	b.n	800aaa6 <USB_EP0StartXfer+0x52>
      if ((uint32_t)ep->xfer_buff != 0U)
 800ab66:	68ca      	ldr	r2, [r1, #12]
 800ab68:	2a00      	cmp	r2, #0
 800ab6a:	d096      	beq.n	800aa9a <USB_EP0StartXfer+0x46>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ab6c:	615a      	str	r2, [r3, #20]
 800ab6e:	e794      	b.n	800aa9a <USB_EP0StartXfer+0x46>

0800ab70 <USB_WritePacket>:
{
 800ab70:	b470      	push	{r4, r5, r6}
 800ab72:	f89d 400c 	ldrb.w	r4, [sp, #12]
  if (dma == 0U)
 800ab76:	b964      	cbnz	r4, 800ab92 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 800ab78:	3303      	adds	r3, #3
 800ab7a:	089e      	lsrs	r6, r3, #2
    for (i = 0U; i < count32b; i++)
 800ab7c:	e007      	b.n	800ab8e <USB_WritePacket+0x1e>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ab7e:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 800ab82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab86:	f851 5b04 	ldr.w	r5, [r1], #4
 800ab8a:	601d      	str	r5, [r3, #0]
    for (i = 0U; i < count32b; i++)
 800ab8c:	3401      	adds	r4, #1
 800ab8e:	42b4      	cmp	r4, r6
 800ab90:	d3f5      	bcc.n	800ab7e <USB_WritePacket+0xe>
}
 800ab92:	2000      	movs	r0, #0
 800ab94:	bc70      	pop	{r4, r5, r6}
 800ab96:	4770      	bx	lr

0800ab98 <USB_EPStartXfer>:
{
 800ab98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab9a:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 800ab9c:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800ab9e:	784b      	ldrb	r3, [r1, #1]
 800aba0:	2b01      	cmp	r3, #1
 800aba2:	d02b      	beq.n	800abfc <USB_EPStartXfer+0x64>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800aba4:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800aba8:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 800abac:	691d      	ldr	r5, [r3, #16]
 800abae:	0ced      	lsrs	r5, r5, #19
 800abb0:	04ed      	lsls	r5, r5, #19
 800abb2:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800abb4:	691d      	ldr	r5, [r3, #16]
 800abb6:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800abba:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800abbe:	611d      	str	r5, [r3, #16]
    if (ep->xfer_len == 0U)
 800abc0:	694d      	ldr	r5, [r1, #20]
 800abc2:	2d00      	cmp	r5, #0
 800abc4:	f040 80c5 	bne.w	800ad52 <USB_EPStartXfer+0x1ba>
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800abc8:	691d      	ldr	r5, [r3, #16]
 800abca:	688e      	ldr	r6, [r1, #8]
 800abcc:	f3c6 0612 	ubfx	r6, r6, #0, #19
 800abd0:	4335      	orrs	r5, r6
 800abd2:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800abd4:	691d      	ldr	r5, [r3, #16]
 800abd6:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800abda:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800abdc:	2a01      	cmp	r2, #1
 800abde:	f000 80cd 	beq.w	800ad7c <USB_EPStartXfer+0x1e4>
    if (ep->type == EP_TYPE_ISOC)
 800abe2:	78cb      	ldrb	r3, [r1, #3]
 800abe4:	2b01      	cmp	r3, #1
 800abe6:	f000 80cf 	beq.w	800ad88 <USB_EPStartXfer+0x1f0>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800abea:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800abee:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800abf2:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 800abf6:	2000      	movs	r0, #0
 800abf8:	b003      	add	sp, #12
 800abfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 800abfc:	694b      	ldr	r3, [r1, #20]
 800abfe:	bb83      	cbnz	r3, 800ac62 <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ac00:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 800ac04:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 800ac08:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800ac0c:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800ac10:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ac14:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 800ac18:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800ac1c:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ac20:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 800ac24:	0ced      	lsrs	r5, r5, #19
 800ac26:	04ed      	lsls	r5, r5, #19
 800ac28:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
    if (dma == 1U)
 800ac2c:	2a01      	cmp	r2, #1
 800ac2e:	d04c      	beq.n	800acca <USB_EPStartXfer+0x132>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ac30:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800ac34:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 800ac38:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ac3c:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800ac40:	78cb      	ldrb	r3, [r1, #3]
 800ac42:	2b01      	cmp	r3, #1
 800ac44:	d06a      	beq.n	800ad1c <USB_EPStartXfer+0x184>
        if (ep->xfer_len > 0U)
 800ac46:	694b      	ldr	r3, [r1, #20]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d0d4      	beq.n	800abf6 <USB_EPStartXfer+0x5e>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ac4c:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 800ac50:	780a      	ldrb	r2, [r1, #0]
 800ac52:	f002 010f 	and.w	r1, r2, #15
 800ac56:	2201      	movs	r2, #1
 800ac58:	408a      	lsls	r2, r1
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 800ac60:	e7c9      	b.n	800abf6 <USB_EPStartXfer+0x5e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ac62:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 800ac66:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 800ac6a:	0ced      	lsrs	r5, r5, #19
 800ac6c:	04ed      	lsls	r5, r5, #19
 800ac6e:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ac72:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 800ac76:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800ac7a:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800ac7e:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ac82:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 800ac86:	694d      	ldr	r5, [r1, #20]
 800ac88:	688f      	ldr	r7, [r1, #8]
 800ac8a:	443d      	add	r5, r7
 800ac8c:	3d01      	subs	r5, #1
 800ac8e:	fbb5 f5f7 	udiv	r5, r5, r7
 800ac92:	4f47      	ldr	r7, [pc, #284]	; (800adb0 <USB_EPStartXfer+0x218>)
 800ac94:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 800ac98:	4335      	orrs	r5, r6
 800ac9a:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ac9e:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 800aca2:	694e      	ldr	r6, [r1, #20]
 800aca4:	f3c6 0612 	ubfx	r6, r6, #0, #19
 800aca8:	4335      	orrs	r5, r6
 800acaa:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800acae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 800acb2:	78cd      	ldrb	r5, [r1, #3]
 800acb4:	2d01      	cmp	r5, #1
 800acb6:	d1b9      	bne.n	800ac2c <USB_EPStartXfer+0x94>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800acb8:	691d      	ldr	r5, [r3, #16]
 800acba:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 800acbe:	611d      	str	r5, [r3, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800acc0:	691d      	ldr	r5, [r3, #16]
 800acc2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800acc6:	611d      	str	r5, [r3, #16]
 800acc8:	e7b0      	b.n	800ac2c <USB_EPStartXfer+0x94>
      if ((uint32_t)ep->dma_addr != 0U)
 800acca:	690b      	ldr	r3, [r1, #16]
 800accc:	b11b      	cbz	r3, 800acd6 <USB_EPStartXfer+0x13e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800acce:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800acd2:	f8c2 3914 	str.w	r3, [r2, #2324]	; 0x914
      if (ep->type == EP_TYPE_ISOC)
 800acd6:	78cb      	ldrb	r3, [r1, #3]
 800acd8:	2b01      	cmp	r3, #1
 800acda:	d008      	beq.n	800acee <USB_EPStartXfer+0x156>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800acdc:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800ace0:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 800ace4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ace8:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 800acec:	e783      	b.n	800abf6 <USB_EPStartXfer+0x5e>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800acee:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800acf2:	f413 7f80 	tst.w	r3, #256	; 0x100
 800acf6:	d108      	bne.n	800ad0a <USB_EPStartXfer+0x172>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800acf8:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800acfc:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 800ad00:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ad04:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
 800ad08:	e7e8      	b.n	800acdc <USB_EPStartXfer+0x144>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ad0a:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800ad0e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 800ad12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad16:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
 800ad1a:	e7df      	b.n	800acdc <USB_EPStartXfer+0x144>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ad1c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800ad20:	f413 7f80 	tst.w	r3, #256	; 0x100
 800ad24:	d10e      	bne.n	800ad44 <USB_EPStartXfer+0x1ac>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ad26:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 800ad2a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ad2e:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 800ad32:	4614      	mov	r4, r2
 800ad34:	460b      	mov	r3, r1
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ad36:	68c9      	ldr	r1, [r1, #12]
 800ad38:	781a      	ldrb	r2, [r3, #0]
 800ad3a:	8a9b      	ldrh	r3, [r3, #20]
 800ad3c:	9400      	str	r4, [sp, #0]
 800ad3e:	f7ff ff17 	bl	800ab70 <USB_WritePacket>
 800ad42:	e758      	b.n	800abf6 <USB_EPStartXfer+0x5e>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ad44:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 800ad48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad4c:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 800ad50:	e7ef      	b.n	800ad32 <USB_EPStartXfer+0x19a>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ad52:	688e      	ldr	r6, [r1, #8]
 800ad54:	4435      	add	r5, r6
 800ad56:	3d01      	subs	r5, #1
 800ad58:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ad5c:	691e      	ldr	r6, [r3, #16]
 800ad5e:	4f14      	ldr	r7, [pc, #80]	; (800adb0 <USB_EPStartXfer+0x218>)
 800ad60:	ea07 47c5 	and.w	r7, r7, r5, lsl #19
 800ad64:	433e      	orrs	r6, r7
 800ad66:	611e      	str	r6, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800ad68:	691f      	ldr	r7, [r3, #16]
 800ad6a:	688e      	ldr	r6, [r1, #8]
 800ad6c:	b2ad      	uxth	r5, r5
 800ad6e:	fb06 f505 	mul.w	r5, r6, r5
 800ad72:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800ad76:	433d      	orrs	r5, r7
 800ad78:	611d      	str	r5, [r3, #16]
 800ad7a:	e72f      	b.n	800abdc <USB_EPStartXfer+0x44>
      if ((uint32_t)ep->xfer_buff != 0U)
 800ad7c:	68ca      	ldr	r2, [r1, #12]
 800ad7e:	2a00      	cmp	r2, #0
 800ad80:	f43f af2f 	beq.w	800abe2 <USB_EPStartXfer+0x4a>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ad84:	615a      	str	r2, [r3, #20]
 800ad86:	e72c      	b.n	800abe2 <USB_EPStartXfer+0x4a>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ad88:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800ad8c:	f413 7f80 	tst.w	r3, #256	; 0x100
 800ad90:	d106      	bne.n	800ada0 <USB_EPStartXfer+0x208>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ad92:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800ad96:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ad9a:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
 800ad9e:	e724      	b.n	800abea <USB_EPStartXfer+0x52>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ada0:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800ada4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ada8:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
 800adac:	e71d      	b.n	800abea <USB_EPStartXfer+0x52>
 800adae:	bf00      	nop
 800adb0:	1ff80000 	.word	0x1ff80000

0800adb4 <USB_ReadPacket>:
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800adb4:	3203      	adds	r2, #3
 800adb6:	0892      	lsrs	r2, r2, #2
  for (i = 0U; i < count32b; i++)
 800adb8:	2300      	movs	r3, #0
 800adba:	4293      	cmp	r3, r2
 800adbc:	d20b      	bcs.n	800add6 <USB_ReadPacket+0x22>
{
 800adbe:	b410      	push	{r4}
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800adc0:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
 800adc4:	6824      	ldr	r4, [r4, #0]
 800adc6:	f841 4b04 	str.w	r4, [r1], #4
  for (i = 0U; i < count32b; i++)
 800adca:	3301      	adds	r3, #1
 800adcc:	4293      	cmp	r3, r2
 800adce:	d3f7      	bcc.n	800adc0 <USB_ReadPacket+0xc>
}
 800add0:	4608      	mov	r0, r1
 800add2:	bc10      	pop	{r4}
 800add4:	4770      	bx	lr
 800add6:	4608      	mov	r0, r1
 800add8:	4770      	bx	lr

0800adda <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 800adda:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800addc:	784a      	ldrb	r2, [r1, #1]
 800adde:	2a01      	cmp	r2, #1
 800ade0:	d014      	beq.n	800ae0c <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ade2:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800ade6:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800adea:	2a00      	cmp	r2, #0
 800adec:	db06      	blt.n	800adfc <USB_EPSetStall+0x22>
 800adee:	b12b      	cbz	r3, 800adfc <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800adf0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800adf4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800adf8:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800adfc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800ae00:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ae04:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800ae08:	2000      	movs	r0, #0
 800ae0a:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ae0c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800ae10:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800ae14:	2a00      	cmp	r2, #0
 800ae16:	db06      	blt.n	800ae26 <USB_EPSetStall+0x4c>
 800ae18:	b12b      	cbz	r3, 800ae26 <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ae1a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800ae1e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ae22:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ae26:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800ae2a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ae2e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800ae32:	e7e9      	b.n	800ae08 <USB_EPSetStall+0x2e>

0800ae34 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 800ae34:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800ae36:	784a      	ldrb	r2, [r1, #1]
 800ae38:	2a01      	cmp	r2, #1
 800ae3a:	d00e      	beq.n	800ae5a <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ae3c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800ae40:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800ae44:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ae48:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ae4c:	78cb      	ldrb	r3, [r1, #3]
 800ae4e:	3b02      	subs	r3, #2
 800ae50:	b2db      	uxtb	r3, r3
 800ae52:	2b01      	cmp	r3, #1
 800ae54:	d915      	bls.n	800ae82 <USB_EPClearStall+0x4e>
}
 800ae56:	2000      	movs	r0, #0
 800ae58:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ae5a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800ae5e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800ae62:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ae66:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ae6a:	78cb      	ldrb	r3, [r1, #3]
 800ae6c:	3b02      	subs	r3, #2
 800ae6e:	b2db      	uxtb	r3, r3
 800ae70:	2b01      	cmp	r3, #1
 800ae72:	d8f0      	bhi.n	800ae56 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ae74:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800ae78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ae7c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800ae80:	e7e9      	b.n	800ae56 <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ae82:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800ae86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ae8a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800ae8e:	e7e2      	b.n	800ae56 <USB_EPClearStall+0x22>

0800ae90 <USB_StopDevice>:
{
 800ae90:	b538      	push	{r3, r4, r5, lr}
 800ae92:	4605      	mov	r5, r0
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae94:	4604      	mov	r4, r0
  for (i = 0U; i < 15U; i++)
 800ae96:	2200      	movs	r2, #0
 800ae98:	e008      	b.n	800aeac <USB_StopDevice+0x1c>
    USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800ae9a:	eb04 1342 	add.w	r3, r4, r2, lsl #5
 800ae9e:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 800aea2:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
    USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800aea6:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
  for (i = 0U; i < 15U; i++)
 800aeaa:	3201      	adds	r2, #1
 800aeac:	2a0e      	cmp	r2, #14
 800aeae:	d9f4      	bls.n	800ae9a <USB_StopDevice+0xa>
  USBx_DEVICE->DIEPMSK  = 0U;
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	f8c5 2810 	str.w	r2, [r5, #2064]	; 0x810
  USBx_DEVICE->DOEPMSK  = 0U;
 800aeb6:	f8c5 2814 	str.w	r2, [r5, #2068]	; 0x814
  USBx_DEVICE->DAINTMSK = 0U;
 800aeba:	f8c5 281c 	str.w	r2, [r5, #2076]	; 0x81c
  ret = USB_FlushRxFifo(USBx);
 800aebe:	4628      	mov	r0, r5
 800aec0:	f7ff fbc2 	bl	800a648 <USB_FlushRxFifo>
  if (ret != HAL_OK)
 800aec4:	4603      	mov	r3, r0
 800aec6:	b108      	cbz	r0, 800aecc <USB_StopDevice+0x3c>
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	bd38      	pop	{r3, r4, r5, pc}
  ret = USB_FlushTxFifo(USBx,  0x10U);
 800aecc:	2110      	movs	r1, #16
 800aece:	4628      	mov	r0, r5
 800aed0:	f7ff fba6 	bl	800a620 <USB_FlushTxFifo>
 800aed4:	4603      	mov	r3, r0
 800aed6:	e7f7      	b.n	800aec8 <USB_StopDevice+0x38>

0800aed8 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800aed8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 800aedc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800aee0:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800aee4:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 800aee8:	0109      	lsls	r1, r1, #4
 800aeea:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 800aeee:	430b      	orrs	r3, r1
 800aef0:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
}
 800aef4:	2000      	movs	r0, #0
 800aef6:	4770      	bx	lr

0800aef8 <USB_DevConnect>:
{
 800aef8:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800aefa:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800aefe:	f023 0302 	bic.w	r3, r3, #2
 800af02:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 800af06:	2003      	movs	r0, #3
 800af08:	f7f6 f9c2 	bl	8001290 <HAL_Delay>
}
 800af0c:	2000      	movs	r0, #0
 800af0e:	bd08      	pop	{r3, pc}

0800af10 <USB_DevDisconnect>:
{
 800af10:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800af12:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800af16:	f043 0302 	orr.w	r3, r3, #2
 800af1a:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 800af1e:	2003      	movs	r0, #3
 800af20:	f7f6 f9b6 	bl	8001290 <HAL_Delay>
}
 800af24:	2000      	movs	r0, #0
 800af26:	bd08      	pop	{r3, pc}

0800af28 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800af28:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800af2a:	6980      	ldr	r0, [r0, #24]
}
 800af2c:	4010      	ands	r0, r2
 800af2e:	4770      	bx	lr

0800af30 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800af30:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800af34:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800af38:	69c0      	ldr	r0, [r0, #28]
 800af3a:	4018      	ands	r0, r3
}
 800af3c:	0c00      	lsrs	r0, r0, #16
 800af3e:	4770      	bx	lr

0800af40 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800af40:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800af44:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800af48:	69c0      	ldr	r0, [r0, #28]
 800af4a:	4018      	ands	r0, r3
}
 800af4c:	b280      	uxth	r0, r0
 800af4e:	4770      	bx	lr

0800af50 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800af50:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800af54:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800af58:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800af5c:	6940      	ldr	r0, [r0, #20]
}
 800af5e:	4010      	ands	r0, r2
 800af60:	4770      	bx	lr

0800af62 <USB_ReadDevInEPInterrupt>:
{
 800af62:	b410      	push	{r4}
  msk = USBx_DEVICE->DIEPMSK;
 800af64:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800af68:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800af6c:	f001 040f 	and.w	r4, r1, #15
 800af70:	40e3      	lsrs	r3, r4
 800af72:	01db      	lsls	r3, r3, #7
 800af74:	b2db      	uxtb	r3, r3
 800af76:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800af78:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800af7c:	f8d1 0908 	ldr.w	r0, [r1, #2312]	; 0x908
}
 800af80:	4018      	ands	r0, r3
 800af82:	bc10      	pop	{r4}
 800af84:	4770      	bx	lr

0800af86 <USB_ClearInterrupts>:
  USBx->GINTSTS |= interrupt;
 800af86:	6943      	ldr	r3, [r0, #20]
 800af88:	4319      	orrs	r1, r3
 800af8a:	6141      	str	r1, [r0, #20]
 800af8c:	4770      	bx	lr

0800af8e <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800af8e:	6940      	ldr	r0, [r0, #20]
}
 800af90:	f000 0001 	and.w	r0, r0, #1
 800af94:	4770      	bx	lr

0800af96 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800af96:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800af9a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800af9e:	f023 0307 	bic.w	r3, r3, #7
 800afa2:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800afa6:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 800afaa:	689a      	ldr	r2, [r3, #8]
 800afac:	f002 0206 	and.w	r2, r2, #6
 800afb0:	2a04      	cmp	r2, #4
 800afb2:	d005      	beq.n	800afc0 <USB_ActivateSetup+0x2a>
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800afb4:	685a      	ldr	r2, [r3, #4]
 800afb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800afba:	605a      	str	r2, [r3, #4]
}
 800afbc:	2000      	movs	r0, #0
 800afbe:	4770      	bx	lr
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800afc0:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800afc4:	f042 0203 	orr.w	r2, r2, #3
 800afc8:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
 800afcc:	e7f2      	b.n	800afb4 <USB_ActivateSetup+0x1e>

0800afce <USB_EP0_OutStart>:
{
 800afce:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800afd0:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800afd2:	4b15      	ldr	r3, [pc, #84]	; (800b028 <USB_EP0_OutStart+0x5a>)
 800afd4:	429c      	cmp	r4, r3
 800afd6:	d903      	bls.n	800afe0 <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800afd8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800afdc:	2b00      	cmp	r3, #0
 800afde:	db16      	blt.n	800b00e <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800afe0:	2400      	movs	r4, #0
 800afe2:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800afe6:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 800afea:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800afee:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800aff2:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 800aff6:	f044 0418 	orr.w	r4, r4, #24
 800affa:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800affe:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 800b002:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 800b006:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  if (dma == 1U)
 800b00a:	2901      	cmp	r1, #1
 800b00c:	d002      	beq.n	800b014 <USB_EP0_OutStart+0x46>
}
 800b00e:	2000      	movs	r0, #0
 800b010:	bc10      	pop	{r4}
 800b012:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b014:	f8c0 2b14 	str.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b018:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b01c:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b020:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800b024:	e7f3      	b.n	800b00e <USB_EP0_OutStart+0x40>
 800b026:	bf00      	nop
 800b028:	4f54300a 	.word	0x4f54300a

0800b02c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800b02c:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800b02e:	f500 6480 	add.w	r4, r0, #1024	; 0x400
 800b032:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 800b036:	f023 0303 	bic.w	r3, r3, #3
 800b03a:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800b03e:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 800b042:	f001 0203 	and.w	r2, r1, #3
 800b046:	4313      	orrs	r3, r2
 800b048:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400

  if (freq == HCFG_48_MHZ)
 800b04c:	2901      	cmp	r1, #1
 800b04e:	d004      	beq.n	800b05a <USB_InitFSLSPClkSel+0x2e>
  {
    USBx_HOST->HFIR = 48000U;
  }
  else if (freq == HCFG_6_MHZ)
 800b050:	2902      	cmp	r1, #2
 800b052:	d006      	beq.n	800b062 <USB_InitFSLSPClkSel+0x36>
  {
    /* ... */
  }

  return HAL_OK;
}
 800b054:	2000      	movs	r0, #0
 800b056:	bc10      	pop	{r4}
 800b058:	4770      	bx	lr
    USBx_HOST->HFIR = 48000U;
 800b05a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800b05e:	6063      	str	r3, [r4, #4]
 800b060:	e7f8      	b.n	800b054 <USB_InitFSLSPClkSel+0x28>
    USBx_HOST->HFIR = 6000U;
 800b062:	f241 7370 	movw	r3, #6000	; 0x1770
 800b066:	6063      	str	r3, [r4, #4]
 800b068:	e7f4      	b.n	800b054 <USB_InitFSLSPClkSel+0x28>

0800b06a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800b06a:	b530      	push	{r4, r5, lr}
 800b06c:	b083      	sub	sp, #12
 800b06e:	4604      	mov	r4, r0
  uint32_t USBx_BASE = (uint32_t)USBx;

  __IO uint32_t hprt0 = 0U;
 800b070:	2500      	movs	r5, #0
 800b072:	9501      	str	r5, [sp, #4]

  hprt0 = USBx_HPRT0;
 800b074:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 800b078:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800b07a:	9b01      	ldr	r3, [sp, #4]
 800b07c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800b080:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800b082:	9b01      	ldr	r3, [sp, #4]
 800b084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b088:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  HAL_Delay(100U);                                 /* See Note #1 */
 800b08c:	2064      	movs	r0, #100	; 0x64
 800b08e:	f7f6 f8ff 	bl	8001290 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800b092:	9b01      	ldr	r3, [sp, #4]
 800b094:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b098:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
  HAL_Delay(10U);
 800b09c:	200a      	movs	r0, #10
 800b09e:	f7f6 f8f7 	bl	8001290 <HAL_Delay>

  return HAL_OK;
}
 800b0a2:	4628      	mov	r0, r5
 800b0a4:	b003      	add	sp, #12
 800b0a6:	bd30      	pop	{r4, r5, pc}

0800b0a8 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800b0a8:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 800b0ae:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 800b0b2:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800b0b4:	9b01      	ldr	r3, [sp, #4]
 800b0b6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800b0ba:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800b0bc:	9b01      	ldr	r3, [sp, #4]
 800b0be:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800b0c2:	d101      	bne.n	800b0c8 <USB_DriveVbus+0x20>
 800b0c4:	2901      	cmp	r1, #1
 800b0c6:	d00c      	beq.n	800b0e2 <USB_DriveVbus+0x3a>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800b0c8:	9b01      	ldr	r3, [sp, #4]
 800b0ca:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800b0ce:	d005      	beq.n	800b0dc <USB_DriveVbus+0x34>
 800b0d0:	b921      	cbnz	r1, 800b0dc <USB_DriveVbus+0x34>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800b0d2:	9b01      	ldr	r3, [sp, #4]
 800b0d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b0d8:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  }
  return HAL_OK;
}
 800b0dc:	2000      	movs	r0, #0
 800b0de:	b002      	add	sp, #8
 800b0e0:	4770      	bx	lr
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800b0e2:	9b01      	ldr	r3, [sp, #4]
 800b0e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b0e8:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
 800b0ec:	e7ec      	b.n	800b0c8 <USB_DriveVbus+0x20>

0800b0ee <USB_HostInit>:
{
 800b0ee:	b084      	sub	sp, #16
 800b0f0:	b538      	push	{r3, r4, r5, lr}
 800b0f2:	4604      	mov	r4, r0
 800b0f4:	a805      	add	r0, sp, #20
 800b0f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0fa:	4625      	mov	r5, r4
  USBx_PCGCCTL = 0U;
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800b102:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b104:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b108:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800b10a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b10c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800b110:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800b112:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b114:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b118:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((USBx->CID & (0x1U << 8)) != 0U)
 800b11a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b11c:	f413 7f80 	tst.w	r3, #256	; 0x100
 800b120:	d010      	beq.n	800b144 <USB_HostInit+0x56>
    if (cfg.speed == USB_OTG_SPEED_FULL)
 800b122:	9b07      	ldr	r3, [sp, #28]
 800b124:	2b03      	cmp	r3, #3
 800b126:	d006      	beq.n	800b136 <USB_HostInit+0x48>
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800b128:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 800b12c:	f023 0304 	bic.w	r3, r3, #4
 800b130:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
 800b134:	e00c      	b.n	800b150 <USB_HostInit+0x62>
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800b136:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 800b13a:	f043 0304 	orr.w	r3, r3, #4
 800b13e:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
 800b142:	e005      	b.n	800b150 <USB_HostInit+0x62>
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800b144:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 800b148:	f023 0304 	bic.w	r3, r3, #4
 800b14c:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800b150:	2110      	movs	r1, #16
 800b152:	4620      	mov	r0, r4
 800b154:	f7ff fa64 	bl	800a620 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800b158:	4620      	mov	r0, r4
 800b15a:	f7ff fa75 	bl	800a648 <USB_FlushRxFifo>
  for (i = 0U; i < cfg.Host_channels; i++)
 800b15e:	2200      	movs	r2, #0
 800b160:	e009      	b.n	800b176 <USB_HostInit+0x88>
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800b162:	eb05 1342 	add.w	r3, r5, r2, lsl #5
 800b166:	f04f 31ff 	mov.w	r1, #4294967295
 800b16a:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    USBx_HC(i)->HCINTMSK = 0U;
 800b16e:	2100      	movs	r1, #0
 800b170:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
  for (i = 0U; i < cfg.Host_channels; i++)
 800b174:	3201      	adds	r2, #1
 800b176:	9b06      	ldr	r3, [sp, #24]
 800b178:	429a      	cmp	r2, r3
 800b17a:	d3f2      	bcc.n	800b162 <USB_HostInit+0x74>
  (void)USB_DriveVbus(USBx, 1U);
 800b17c:	2101      	movs	r1, #1
 800b17e:	4620      	mov	r0, r4
 800b180:	f7ff ff92 	bl	800b0a8 <USB_DriveVbus>
  HAL_Delay(200U);
 800b184:	20c8      	movs	r0, #200	; 0xc8
 800b186:	f7f6 f883 	bl	8001290 <HAL_Delay>
  USBx->GINTMSK = 0U;
 800b18a:	2300      	movs	r3, #0
 800b18c:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b18e:	f04f 33ff 	mov.w	r3, #4294967295
 800b192:	6163      	str	r3, [r4, #20]
  if ((USBx->CID & (0x1U << 8)) != 0U)
 800b194:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b196:	f413 7f80 	tst.w	r3, #256	; 0x100
 800b19a:	d017      	beq.n	800b1cc <USB_HostInit+0xde>
    USBx->GRXFSIZ  = 0x200U;
 800b19c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b1a0:	6263      	str	r3, [r4, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800b1a2:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
 800b1a6:	62a3      	str	r3, [r4, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800b1a8:	4b0d      	ldr	r3, [pc, #52]	; (800b1e0 <USB_HostInit+0xf2>)
 800b1aa:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
  if (cfg.dma_enable == 0U)
 800b1ae:	9b08      	ldr	r3, [sp, #32]
 800b1b0:	b91b      	cbnz	r3, 800b1ba <USB_HostInit+0xcc>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b1b2:	69a3      	ldr	r3, [r4, #24]
 800b1b4:	f043 0310 	orr.w	r3, r3, #16
 800b1b8:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800b1ba:	69a2      	ldr	r2, [r4, #24]
 800b1bc:	4b09      	ldr	r3, [pc, #36]	; (800b1e4 <USB_HostInit+0xf6>)
 800b1be:	4313      	orrs	r3, r2
 800b1c0:	61a3      	str	r3, [r4, #24]
}
 800b1c2:	2000      	movs	r0, #0
 800b1c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1c8:	b004      	add	sp, #16
 800b1ca:	4770      	bx	lr
    USBx->GRXFSIZ  = 0x80U;
 800b1cc:	2380      	movs	r3, #128	; 0x80
 800b1ce:	6263      	str	r3, [r4, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800b1d0:	f503 03c0 	add.w	r3, r3, #6291456	; 0x600000
 800b1d4:	62a3      	str	r3, [r4, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800b1d6:	4b04      	ldr	r3, [pc, #16]	; (800b1e8 <USB_HostInit+0xfa>)
 800b1d8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800b1dc:	e7e7      	b.n	800b1ae <USB_HostInit+0xc0>
 800b1de:	bf00      	nop
 800b1e0:	00e00300 	.word	0x00e00300
 800b1e4:	a3200008 	.word	0xa3200008
 800b1e8:	004000e0 	.word	0x004000e0

0800b1ec <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800b1ec:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 800b1f2:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 800b1f6:	9301      	str	r3, [sp, #4]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800b1f8:	9801      	ldr	r0, [sp, #4]
}
 800b1fa:	f3c0 4041 	ubfx	r0, r0, #17, #2
 800b1fe:	b002      	add	sp, #8
 800b200:	4770      	bx	lr

0800b202 <USB_GetCurrentFrame>:
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800b202:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800b206:	6880      	ldr	r0, [r0, #8]
}
 800b208:	b280      	uxth	r0, r0
 800b20a:	4770      	bx	lr

0800b20c <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800b20c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b20e:	f89d 4018 	ldrb.w	r4, [sp, #24]
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800b212:	eb00 1541 	add.w	r5, r0, r1, lsl #5
 800b216:	f505 66a0 	add.w	r6, r5, #1280	; 0x500
 800b21a:	f04f 37ff 	mov.w	r7, #4294967295
 800b21e:	60b7      	str	r7, [r6, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800b220:	2c03      	cmp	r4, #3
 800b222:	d864      	bhi.n	800b2ee <USB_HC_Init+0xe2>
 800b224:	e8df f004 	tbb	[pc, r4]
 800b228:	18025502 	.word	0x18025502
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b22c:	f240 479d 	movw	r7, #1181	; 0x49d
 800b230:	60f7      	str	r7, [r6, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800b232:	f012 0f80 	tst.w	r2, #128	; 0x80
 800b236:	d109      	bne.n	800b24c <USB_HC_Init+0x40>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
      }
      else
      {
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800b238:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
 800b23a:	f417 7f80 	tst.w	r7, #256	; 0x100
 800b23e:	d058      	beq.n	800b2f2 <USB_HC_Init+0xe6>
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800b240:	68f7      	ldr	r7, [r6, #12]
 800b242:	f047 0760 	orr.w	r7, r7, #96	; 0x60
 800b246:	60f7      	str	r7, [r6, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b248:	2600      	movs	r6, #0
 800b24a:	e00c      	b.n	800b266 <USB_HC_Init+0x5a>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800b24c:	68f7      	ldr	r7, [r6, #12]
 800b24e:	f447 7780 	orr.w	r7, r7, #256	; 0x100
 800b252:	60f7      	str	r7, [r6, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b254:	2600      	movs	r6, #0
 800b256:	e006      	b.n	800b266 <USB_HC_Init+0x5a>
        }
      }
      break;

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b258:	f240 679d 	movw	r7, #1693	; 0x69d
 800b25c:	60f7      	str	r7, [r6, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800b25e:	f012 0f80 	tst.w	r2, #128	; 0x80
 800b262:	d130      	bne.n	800b2c6 <USB_HC_Init+0xba>
  HAL_StatusTypeDef ret = HAL_OK;
 800b264:	2600      	movs	r6, #0
      ret = HAL_ERROR;
      break;
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800b266:	f8d0 7418 	ldr.w	r7, [r0, #1048]	; 0x418
 800b26a:	f001 010f 	and.w	r1, r1, #15
 800b26e:	f04f 0e01 	mov.w	lr, #1
 800b272:	fa0e f101 	lsl.w	r1, lr, r1
 800b276:	4339      	orrs	r1, r7
 800b278:	f8c0 1418 	str.w	r1, [r0, #1048]	; 0x418

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800b27c:	6981      	ldr	r1, [r0, #24]
 800b27e:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 800b282:	6181      	str	r1, [r0, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800b284:	f012 0f80 	tst.w	r2, #128	; 0x80
 800b288:	d135      	bne.n	800b2f6 <USB_HC_Init+0xea>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
  }
  else
  {
    HCcharEpDir = 0U;
 800b28a:	2000      	movs	r0, #0
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800b28c:	f89d 1014 	ldrb.w	r1, [sp, #20]
 800b290:	2902      	cmp	r1, #2
 800b292:	d033      	beq.n	800b2fc <USB_HC_Init+0xf0>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
  }
  else
  {
    HCcharLowSpeed = 0U;
 800b294:	2100      	movs	r1, #0
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b296:	059b      	lsls	r3, r3, #22
 800b298:	f003 53fe 	and.w	r3, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b29c:	02d2      	lsls	r2, r2, #11
 800b29e:	f402 42f0 	and.w	r2, r2, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b2a2:	4313      	orrs	r3, r2
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b2a4:	04a2      	lsls	r2, r4, #18
 800b2a6:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b2aa:	4313      	orrs	r3, r2
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800b2ac:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800b2b0:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b2b4:	4313      	orrs	r3, r2
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800b2b6:	4303      	orrs	r3, r0
 800b2b8:	430b      	orrs	r3, r1
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b2ba:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500

  if (ep_type == EP_TYPE_INTR)
 800b2be:	2c03      	cmp	r4, #3
 800b2c0:	d01f      	beq.n	800b302 <USB_HC_Init+0xf6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
  }

  return ret;
}
 800b2c2:	4630      	mov	r0, r6
 800b2c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800b2c6:	68f7      	ldr	r7, [r6, #12]
 800b2c8:	f447 7780 	orr.w	r7, r7, #256	; 0x100
 800b2cc:	60f7      	str	r7, [r6, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b2ce:	2600      	movs	r6, #0
 800b2d0:	e7c9      	b.n	800b266 <USB_HC_Init+0x5a>
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b2d2:	f240 2725 	movw	r7, #549	; 0x225
 800b2d6:	60f7      	str	r7, [r6, #12]
      if ((epnum & 0x80U) == 0x80U)
 800b2d8:	f012 0f80 	tst.w	r2, #128	; 0x80
 800b2dc:	d101      	bne.n	800b2e2 <USB_HC_Init+0xd6>
  HAL_StatusTypeDef ret = HAL_OK;
 800b2de:	2600      	movs	r6, #0
 800b2e0:	e7c1      	b.n	800b266 <USB_HC_Init+0x5a>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800b2e2:	68f7      	ldr	r7, [r6, #12]
 800b2e4:	f447 77c0 	orr.w	r7, r7, #384	; 0x180
 800b2e8:	60f7      	str	r7, [r6, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b2ea:	2600      	movs	r6, #0
 800b2ec:	e7bb      	b.n	800b266 <USB_HC_Init+0x5a>
      ret = HAL_ERROR;
 800b2ee:	2601      	movs	r6, #1
 800b2f0:	e7b9      	b.n	800b266 <USB_HC_Init+0x5a>
  HAL_StatusTypeDef ret = HAL_OK;
 800b2f2:	2600      	movs	r6, #0
 800b2f4:	e7b7      	b.n	800b266 <USB_HC_Init+0x5a>
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800b2f6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800b2fa:	e7c7      	b.n	800b28c <USB_HC_Init+0x80>
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800b2fc:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800b300:	e7c9      	b.n	800b296 <USB_HC_Init+0x8a>
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800b302:	f8d5 3500 	ldr.w	r3, [r5, #1280]	; 0x500
 800b306:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b30a:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
 800b30e:	e7d8      	b.n	800b2c2 <USB_HC_Init+0xb6>

0800b310 <USB_HC_ReadInterrupt>:
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800b310:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800b314:	6940      	ldr	r0, [r0, #20]
}
 800b316:	b280      	uxth	r0, r0
 800b318:	4770      	bx	lr

0800b31a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800b31a:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t hcnum = (uint32_t)hc_num;
  uint32_t count = 0U;
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800b31c:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800b320:	f501 64a0 	add.w	r4, r1, #1280	; 0x500
 800b324:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800b328:	f3c3 4381 	ubfx	r3, r3, #18, #2

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800b32c:	b33b      	cbz	r3, 800b37e <USB_HC_Halt+0x64>
 800b32e:	2b02      	cmp	r3, #2
 800b330:	d025      	beq.n	800b37e <USB_HC_Halt+0x64>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b332:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800b336:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b33a:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b33e:	f8d0 3410 	ldr.w	r3, [r0, #1040]	; 0x410
 800b342:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
 800b346:	d148      	bne.n	800b3da <USB_HC_Halt+0xc0>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b348:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800b34c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b350:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b354:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800b358:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b35c:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b360:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800b364:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b368:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
  uint32_t count = 0U;
 800b36c:	2300      	movs	r3, #0
      do
      {
        if (++count > 1000U)
 800b36e:	3301      	adds	r3, #1
 800b370:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b374:	d827      	bhi.n	800b3c6 <USB_HC_Halt+0xac>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b376:	6822      	ldr	r2, [r4, #0]
 800b378:	2a00      	cmp	r2, #0
 800b37a:	dbf8      	blt.n	800b36e <USB_HC_Halt+0x54>
 800b37c:	e023      	b.n	800b3c6 <USB_HC_Halt+0xac>
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b37e:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800b382:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b386:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b38a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800b38c:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
 800b390:	d11c      	bne.n	800b3cc <USB_HC_Halt+0xb2>
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b392:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800b396:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b39a:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b39e:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800b3a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b3a6:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b3aa:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800b3ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b3b2:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
  uint32_t count = 0U;
 800b3b6:	2300      	movs	r3, #0
        if (++count > 1000U)
 800b3b8:	3301      	adds	r3, #1
 800b3ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b3be:	d802      	bhi.n	800b3c6 <USB_HC_Halt+0xac>
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b3c0:	6822      	ldr	r2, [r4, #0]
 800b3c2:	2a00      	cmp	r2, #0
 800b3c4:	dbf8      	blt.n	800b3b8 <USB_HC_Halt+0x9e>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
    }
  }

  return HAL_OK;
}
 800b3c6:	2000      	movs	r0, #0
 800b3c8:	bc10      	pop	{r4}
 800b3ca:	4770      	bx	lr
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b3cc:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800b3d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b3d4:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 800b3d8:	e7f5      	b.n	800b3c6 <USB_HC_Halt+0xac>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b3da:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800b3de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b3e2:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 800b3e6:	e7ee      	b.n	800b3c6 <USB_HC_Halt+0xac>

0800b3e8 <USB_DoPing>:
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t chnum = (uint32_t)ch_num;
  uint32_t num_packets = 1U;
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b3e8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800b3ec:	4a06      	ldr	r2, [pc, #24]	; (800b408 <USB_DoPing+0x20>)
 800b3ee:	f8c1 2510 	str.w	r2, [r1, #1296]	; 0x510
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800b3f2:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b3f6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b3fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b3fe:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500

  return HAL_OK;
}
 800b402:	2000      	movs	r0, #0
 800b404:	4770      	bx	lr
 800b406:	bf00      	nop
 800b408:	80080000 	.word	0x80080000

0800b40c <USB_HC_StartXfer>:
{
 800b40c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b40e:	b083      	sub	sp, #12
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800b410:	784b      	ldrb	r3, [r1, #1]
  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800b412:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800b414:	f414 7f80 	tst.w	r4, #256	; 0x100
 800b418:	d007      	beq.n	800b42a <USB_HC_StartXfer+0x1e>
 800b41a:	790c      	ldrb	r4, [r1, #4]
 800b41c:	b92c      	cbnz	r4, 800b42a <USB_HC_StartXfer+0x1e>
    if ((dma == 0U) && (hc->do_ping == 1U))
 800b41e:	b912      	cbnz	r2, 800b426 <USB_HC_StartXfer+0x1a>
 800b420:	794c      	ldrb	r4, [r1, #5]
 800b422:	2c01      	cmp	r4, #1
 800b424:	d011      	beq.n	800b44a <USB_HC_StartXfer+0x3e>
    else if (dma == 1U)
 800b426:	2a01      	cmp	r2, #1
 800b428:	d013      	beq.n	800b452 <USB_HC_StartXfer+0x46>
  if (hc->xfer_len > 0U)
 800b42a:	690c      	ldr	r4, [r1, #16]
 800b42c:	b1e4      	cbz	r4, 800b468 <USB_HC_StartXfer+0x5c>
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800b42e:	890d      	ldrh	r5, [r1, #8]
 800b430:	442c      	add	r4, r5
 800b432:	3c01      	subs	r4, #1
 800b434:	fbb4 f4f5 	udiv	r4, r4, r5
 800b438:	b2a4      	uxth	r4, r4
    if (num_packets > max_hc_pkt_count)
 800b43a:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 800b43e:	d914      	bls.n	800b46a <USB_HC_StartXfer+0x5e>
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800b440:	022d      	lsls	r5, r5, #8
 800b442:	610d      	str	r5, [r1, #16]
      num_packets = max_hc_pkt_count;
 800b444:	f44f 7480 	mov.w	r4, #256	; 0x100
 800b448:	e00f      	b.n	800b46a <USB_HC_StartXfer+0x5e>
      (void)USB_DoPing(USBx, hc->ch_num);
 800b44a:	4619      	mov	r1, r3
 800b44c:	f7ff ffcc 	bl	800b3e8 <USB_DoPing>
      return HAL_OK;
 800b450:	e075      	b.n	800b53e <USB_HC_StartXfer+0x132>
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800b452:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 800b456:	f8d4 550c 	ldr.w	r5, [r4, #1292]	; 0x50c
 800b45a:	f025 0560 	bic.w	r5, r5, #96	; 0x60
 800b45e:	f8c4 550c 	str.w	r5, [r4, #1292]	; 0x50c
      hc->do_ping = 0U;
 800b462:	2400      	movs	r4, #0
 800b464:	714c      	strb	r4, [r1, #5]
 800b466:	e7e0      	b.n	800b42a <USB_HC_StartXfer+0x1e>
    num_packets = 1U;
 800b468:	2401      	movs	r4, #1
  if (hc->ep_is_in != 0U)
 800b46a:	78cd      	ldrb	r5, [r1, #3]
 800b46c:	b11d      	cbz	r5, 800b476 <USB_HC_StartXfer+0x6a>
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800b46e:	890d      	ldrh	r5, [r1, #8]
 800b470:	fb05 f504 	mul.w	r5, r5, r4
 800b474:	610d      	str	r5, [r1, #16]
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b476:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800b47a:	690d      	ldr	r5, [r1, #16]
 800b47c:	f3c5 0512 	ubfx	r5, r5, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b480:	4f36      	ldr	r7, [pc, #216]	; (800b55c <USB_HC_StartXfer+0x150>)
 800b482:	ea07 44c4 	and.w	r4, r7, r4, lsl #19
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b486:	432c      	orrs	r4, r5
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800b488:	7a8d      	ldrb	r5, [r1, #10]
 800b48a:	076d      	lsls	r5, r5, #29
 800b48c:	f005 45c0 	and.w	r5, r5, #1610612736	; 0x60000000
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b490:	432c      	orrs	r4, r5
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b492:	f8c3 4510 	str.w	r4, [r3, #1296]	; 0x510
  if (dma != 0U)
 800b496:	b112      	cbz	r2, 800b49e <USB_HC_StartXfer+0x92>
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800b498:	68cc      	ldr	r4, [r1, #12]
 800b49a:	f8c3 4514 	str.w	r4, [r3, #1300]	; 0x514
  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800b49e:	f500 6680 	add.w	r6, r0, #1024	; 0x400
 800b4a2:	68b4      	ldr	r4, [r6, #8]
 800b4a4:	f014 0f01 	tst.w	r4, #1
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800b4a8:	f8d3 4500 	ldr.w	r4, [r3, #1280]	; 0x500
 800b4ac:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
 800b4b0:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800b4b4:	f8d3 4500 	ldr.w	r4, [r3, #1280]	; 0x500
 800b4b8:	bf0c      	ite	eq
 800b4ba:	f04f 5500 	moveq.w	r5, #536870912	; 0x20000000
 800b4be:	2500      	movne	r5, #0
 800b4c0:	432c      	orrs	r4, r5
 800b4c2:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800b4c6:	f8d3 5500 	ldr.w	r5, [r3, #1280]	; 0x500
 800b4ca:	4c25      	ldr	r4, [pc, #148]	; (800b560 <USB_HC_StartXfer+0x154>)
 800b4cc:	6025      	str	r5, [r4, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b4ce:	6825      	ldr	r5, [r4, #0]
 800b4d0:	f025 4580 	bic.w	r5, r5, #1073741824	; 0x40000000
 800b4d4:	6025      	str	r5, [r4, #0]
  if (hc->ep_is_in != 0U)
 800b4d6:	78cc      	ldrb	r4, [r1, #3]
 800b4d8:	b1c4      	cbz	r4, 800b50c <USB_HC_StartXfer+0x100>
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800b4da:	4d21      	ldr	r5, [pc, #132]	; (800b560 <USB_HC_StartXfer+0x154>)
 800b4dc:	682c      	ldr	r4, [r5, #0]
 800b4de:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 800b4e2:	602c      	str	r4, [r5, #0]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b4e4:	4c1e      	ldr	r4, [pc, #120]	; (800b560 <USB_HC_StartXfer+0x154>)
 800b4e6:	6825      	ldr	r5, [r4, #0]
 800b4e8:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 800b4ec:	6025      	str	r5, [r4, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800b4ee:	6824      	ldr	r4, [r4, #0]
 800b4f0:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  if (dma == 0U) /* Slave mode */
 800b4f4:	bb1a      	cbnz	r2, 800b53e <USB_HC_StartXfer+0x132>
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800b4f6:	78cb      	ldrb	r3, [r1, #3]
 800b4f8:	bb0b      	cbnz	r3, 800b53e <USB_HC_StartXfer+0x132>
 800b4fa:	690b      	ldr	r3, [r1, #16]
 800b4fc:	b1fb      	cbz	r3, 800b53e <USB_HC_StartXfer+0x132>
      switch (hc->ep_type)
 800b4fe:	79ca      	ldrb	r2, [r1, #7]
 800b500:	2a03      	cmp	r2, #3
 800b502:	d814      	bhi.n	800b52e <USB_HC_StartXfer+0x122>
 800b504:	e8df f002 	tbb	[pc, r2]
 800b508:	1e081e08 	.word	0x1e081e08
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800b50c:	4d14      	ldr	r5, [pc, #80]	; (800b560 <USB_HC_StartXfer+0x154>)
 800b50e:	682c      	ldr	r4, [r5, #0]
 800b510:	f424 4400 	bic.w	r4, r4, #32768	; 0x8000
 800b514:	602c      	str	r4, [r5, #0]
 800b516:	e7e5      	b.n	800b4e4 <USB_HC_StartXfer+0xd8>
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b518:	3303      	adds	r3, #3
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800b51a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800b51c:	b292      	uxth	r2, r2
 800b51e:	f3c3 038f 	ubfx	r3, r3, #2, #16
 800b522:	4293      	cmp	r3, r2
 800b524:	d903      	bls.n	800b52e <USB_HC_StartXfer+0x122>
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800b526:	6983      	ldr	r3, [r0, #24]
 800b528:	f043 0320 	orr.w	r3, r3, #32
 800b52c:	6183      	str	r3, [r0, #24]
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800b52e:	68cc      	ldr	r4, [r1, #12]
 800b530:	784a      	ldrb	r2, [r1, #1]
 800b532:	8a0b      	ldrh	r3, [r1, #16]
 800b534:	2100      	movs	r1, #0
 800b536:	9100      	str	r1, [sp, #0]
 800b538:	4621      	mov	r1, r4
 800b53a:	f7ff fb19 	bl	800ab70 <USB_WritePacket>
}
 800b53e:	2000      	movs	r0, #0
 800b540:	b003      	add	sp, #12
 800b542:	bdf0      	pop	{r4, r5, r6, r7, pc}
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b544:	3303      	adds	r3, #3
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800b546:	6932      	ldr	r2, [r6, #16]
 800b548:	b292      	uxth	r2, r2
 800b54a:	f3c3 038f 	ubfx	r3, r3, #2, #16
 800b54e:	4293      	cmp	r3, r2
 800b550:	d9ed      	bls.n	800b52e <USB_HC_StartXfer+0x122>
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800b552:	6983      	ldr	r3, [r0, #24]
 800b554:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b558:	6183      	str	r3, [r0, #24]
 800b55a:	e7e8      	b.n	800b52e <USB_HC_StartXfer+0x122>
 800b55c:	1ff80000 	.word	0x1ff80000
 800b560:	20000578 	.word	0x20000578

0800b564 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b564:	b570      	push	{r4, r5, r6, lr}
 800b566:	4605      	mov	r5, r0
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b568:	4604      	mov	r4, r0
  uint32_t count = 0U;
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800b56a:	f7ff f83b 	bl	800a5e4 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800b56e:	2110      	movs	r1, #16
 800b570:	4628      	mov	r0, r5
 800b572:	f7ff f855 	bl	800a620 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800b576:	4628      	mov	r0, r5
 800b578:	f7ff f866 	bl	800a648 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b57c:	2200      	movs	r2, #0
 800b57e:	e00a      	b.n	800b596 <USB_StopHost+0x32>
  {
    value = USBx_HC(i)->HCCHAR;
 800b580:	eb04 1142 	add.w	r1, r4, r2, lsl #5
 800b584:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800b588:	f023 2380 	bic.w	r3, r3, #2147516416	; 0x80008000
    value |=  USB_OTG_HCCHAR_CHDIS;
    value &= ~USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b58c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
    USBx_HC(i)->HCCHAR = value;
 800b590:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
  for (i = 0U; i <= 15U; i++)
 800b594:	3201      	adds	r2, #1
 800b596:	2a0f      	cmp	r2, #15
 800b598:	d9f2      	bls.n	800b580 <USB_StopHost+0x1c>
 800b59a:	2000      	movs	r0, #0
 800b59c:	4603      	mov	r3, r0
 800b59e:	e000      	b.n	800b5a2 <USB_StopHost+0x3e>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b5a0:	3001      	adds	r0, #1
 800b5a2:	280f      	cmp	r0, #15
 800b5a4:	d813      	bhi.n	800b5ce <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800b5a6:	eb04 1640 	add.w	r6, r4, r0, lsl #5
 800b5aa:	f506 61a0 	add.w	r1, r6, #1280	; 0x500
 800b5ae:	f8d6 2500 	ldr.w	r2, [r6, #1280]	; 0x500
 800b5b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    value |= USB_OTG_HCCHAR_CHDIS;
    value |= USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b5b6:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
    USBx_HC(i)->HCCHAR = value;
 800b5ba:	f8c6 2500 	str.w	r2, [r6, #1280]	; 0x500

    do
    {
      if (++count > 1000U)
 800b5be:	3301      	adds	r3, #1
 800b5c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b5c4:	d8ec      	bhi.n	800b5a0 <USB_StopHost+0x3c>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b5c6:	680a      	ldr	r2, [r1, #0]
 800b5c8:	2a00      	cmp	r2, #0
 800b5ca:	dbf8      	blt.n	800b5be <USB_StopHost+0x5a>
 800b5cc:	e7e8      	b.n	800b5a0 <USB_StopHost+0x3c>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800b5ce:	f04f 33ff 	mov.w	r3, #4294967295
 800b5d2:	f8c5 3414 	str.w	r3, [r5, #1044]	; 0x414
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b5d6:	616b      	str	r3, [r5, #20]
  (void)USB_EnableGlobalInt(USBx);
 800b5d8:	4628      	mov	r0, r5
 800b5da:	f7fe fffd 	bl	800a5d8 <USB_EnableGlobalInt>

  return HAL_OK;
}
 800b5de:	2000      	movs	r0, #0
 800b5e0:	bd70      	pop	{r4, r5, r6, pc}

0800b5e2 <USB_ActivateRemoteWakeup>:
  */
HAL_StatusTypeDef USB_ActivateRemoteWakeup(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800b5e2:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800b5e6:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800b5ea:	f013 0f01 	tst.w	r3, #1
 800b5ee:	d003      	beq.n	800b5f8 <USB_ActivateRemoteWakeup+0x16>
  {
    /* active Remote wakeup signalling */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_RWUSIG;
 800b5f0:	6843      	ldr	r3, [r0, #4]
 800b5f2:	f043 0301 	orr.w	r3, r3, #1
 800b5f6:	6043      	str	r3, [r0, #4]
  }

  return HAL_OK;
}
 800b5f8:	2000      	movs	r0, #0
 800b5fa:	4770      	bx	lr

0800b5fc <USB_DeActivateRemoteWakeup>:
HAL_StatusTypeDef USB_DeActivateRemoteWakeup(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  /* active Remote wakeup signalling */
  USBx_DEVICE->DCTL &= ~(USB_OTG_DCTL_RWUSIG);
 800b5fc:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800b600:	f023 0301 	bic.w	r3, r3, #1
 800b604:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804

  return HAL_OK;
}
 800b608:	2000      	movs	r0, #0
 800b60a:	4770      	bx	lr

0800b60c <USBH_CDC_SOFProcess>:
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
  return USBH_OK;
}
 800b60c:	2000      	movs	r0, #0
 800b60e:	4770      	bx	lr

0800b610 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b610:	b508      	push	{r3, lr}
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b612:	2221      	movs	r2, #33	; 0x21
 800b614:	7402      	strb	r2, [r0, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b616:	2220      	movs	r2, #32
 800b618:	7442      	strb	r2, [r0, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b61a:	2200      	movs	r2, #0
 800b61c:	8242      	strh	r2, [r0, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b61e:	8282      	strh	r2, [r0, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b620:	2207      	movs	r2, #7
 800b622:	82c2      	strh	r2, [r0, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b624:	f000 fef0 	bl	800c408 <USBH_CtlReq>
}
 800b628:	bd08      	pop	{r3, pc}

0800b62a <GetLineCoding>:
{
 800b62a:	b508      	push	{r3, lr}
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b62c:	22a1      	movs	r2, #161	; 0xa1
 800b62e:	7402      	strb	r2, [r0, #16]
  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b630:	2221      	movs	r2, #33	; 0x21
 800b632:	7442      	strb	r2, [r0, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b634:	2200      	movs	r2, #0
 800b636:	8242      	strh	r2, [r0, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b638:	8282      	strh	r2, [r0, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b63a:	2207      	movs	r2, #7
 800b63c:	82c2      	strh	r2, [r0, #22]
  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b63e:	f000 fee3 	bl	800c408 <USBH_CtlReq>
}
 800b642:	bd08      	pop	{r3, pc}

0800b644 <USBH_CDC_ClassRequest>:
{
 800b644:	b538      	push	{r3, r4, r5, lr}
 800b646:	4604      	mov	r4, r0
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b648:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800b64c:	69d9      	ldr	r1, [r3, #28]
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800b64e:	3140      	adds	r1, #64	; 0x40
 800b650:	f7ff ffeb 	bl	800b62a <GetLineCoding>
  if(status == USBH_OK)
 800b654:	4605      	mov	r5, r0
 800b656:	b108      	cbz	r0, 800b65c <USBH_CDC_ClassRequest+0x18>
}
 800b658:	4628      	mov	r0, r5
 800b65a:	bd38      	pop	{r3, r4, r5, pc}
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b65c:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 800b660:	2102      	movs	r1, #2
 800b662:	4620      	mov	r0, r4
 800b664:	4798      	blx	r3
 800b666:	e7f7      	b.n	800b658 <USBH_CDC_ClassRequest+0x14>

0800b668 <USBH_CDC_InterfaceDeInit>:
{
 800b668:	b538      	push	{r3, r4, r5, lr}
 800b66a:	4605      	mov	r5, r0
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b66c:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800b670:	69dc      	ldr	r4, [r3, #28]
  if ( CDC_Handle->CommItf.NotifPipe)
 800b672:	7821      	ldrb	r1, [r4, #0]
 800b674:	b979      	cbnz	r1, 800b696 <USBH_CDC_InterfaceDeInit+0x2e>
  if ( CDC_Handle->DataItf.InPipe)
 800b676:	7b21      	ldrb	r1, [r4, #12]
 800b678:	b9b1      	cbnz	r1, 800b6a8 <USBH_CDC_InterfaceDeInit+0x40>
  if ( CDC_Handle->DataItf.OutPipe)
 800b67a:	7b61      	ldrb	r1, [r4, #13]
 800b67c:	b9f1      	cbnz	r1, 800b6bc <USBH_CDC_InterfaceDeInit+0x54>
  if(phost->pActiveClass->pData)
 800b67e:	f8d5 3378 	ldr.w	r3, [r5, #888]	; 0x378
 800b682:	69d8      	ldr	r0, [r3, #28]
 800b684:	b128      	cbz	r0, 800b692 <USBH_CDC_InterfaceDeInit+0x2a>
    USBH_free (phost->pActiveClass->pData);
 800b686:	f003 fb11 	bl	800ecac <free>
    phost->pActiveClass->pData = 0U;
 800b68a:	f8d5 3378 	ldr.w	r3, [r5, #888]	; 0x378
 800b68e:	2200      	movs	r2, #0
 800b690:	61da      	str	r2, [r3, #28]
}
 800b692:	2000      	movs	r0, #0
 800b694:	bd38      	pop	{r3, r4, r5, pc}
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b696:	f001 f85e 	bl	800c756 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800b69a:	7821      	ldrb	r1, [r4, #0]
 800b69c:	4628      	mov	r0, r5
 800b69e:	f001 f870 	bl	800c782 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	7023      	strb	r3, [r4, #0]
 800b6a6:	e7e6      	b.n	800b676 <USBH_CDC_InterfaceDeInit+0xe>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800b6a8:	4628      	mov	r0, r5
 800b6aa:	f001 f854 	bl	800c756 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800b6ae:	7b21      	ldrb	r1, [r4, #12]
 800b6b0:	4628      	mov	r0, r5
 800b6b2:	f001 f866 	bl	800c782 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	7323      	strb	r3, [r4, #12]
 800b6ba:	e7de      	b.n	800b67a <USBH_CDC_InterfaceDeInit+0x12>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b6bc:	4628      	mov	r0, r5
 800b6be:	f001 f84a 	bl	800c756 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800b6c2:	7b61      	ldrb	r1, [r4, #13]
 800b6c4:	4628      	mov	r0, r5
 800b6c6:	f001 f85c 	bl	800c782 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	7363      	strb	r3, [r4, #13]
 800b6ce:	e7d6      	b.n	800b67e <USBH_CDC_InterfaceDeInit+0x16>

0800b6d0 <USBH_CDC_InterfaceInit>:
{
 800b6d0:	b570      	push	{r4, r5, r6, lr}
 800b6d2:	b084      	sub	sp, #16
 800b6d4:	4604      	mov	r4, r0
  interface = USBH_FindInterface(phost,
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	2202      	movs	r2, #2
 800b6da:	4611      	mov	r1, r2
 800b6dc:	f000 fb2c 	bl	800bd38 <USBH_FindInterface>
  if(interface == 0xFFU) /* No Valid Interface */
 800b6e0:	28ff      	cmp	r0, #255	; 0xff
 800b6e2:	d102      	bne.n	800b6ea <USBH_CDC_InterfaceInit+0x1a>
  USBH_StatusTypeDef status = USBH_FAIL ;
 800b6e4:	2002      	movs	r0, #2
}
 800b6e6:	b004      	add	sp, #16
 800b6e8:	bd70      	pop	{r4, r5, r6, pc}
 800b6ea:	4606      	mov	r6, r0
    USBH_SelectInterface (phost, interface);
 800b6ec:	4601      	mov	r1, r0
 800b6ee:	4620      	mov	r0, r4
 800b6f0:	f000 fb15 	bl	800bd1e <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 800b6f4:	f8d4 5378 	ldr.w	r5, [r4, #888]	; 0x378
 800b6f8:	2050      	movs	r0, #80	; 0x50
 800b6fa:	f003 facf 	bl	800ec9c <malloc>
 800b6fe:	61e8      	str	r0, [r5, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b700:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 800b704:	69dd      	ldr	r5, [r3, #28]
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800b706:	231a      	movs	r3, #26
 800b708:	fb03 4306 	mla	r3, r3, r6, r4
 800b70c:	f893 334a 	ldrb.w	r3, [r3, #842]	; 0x34a
 800b710:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b714:	d171      	bne.n	800b7fa <USBH_CDC_InterfaceInit+0x12a>
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800b716:	7869      	ldrb	r1, [r5, #1]
 800b718:	4620      	mov	r0, r4
 800b71a:	f001 f821 	bl	800c760 <USBH_AllocPipe>
 800b71e:	4601      	mov	r1, r0
 800b720:	7028      	strb	r0, [r5, #0]
    USBH_OpenPipe  (phost,
 800b722:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800b726:	786a      	ldrb	r2, [r5, #1]
 800b728:	8968      	ldrh	r0, [r5, #10]
 800b72a:	9002      	str	r0, [sp, #8]
 800b72c:	2003      	movs	r0, #3
 800b72e:	9001      	str	r0, [sp, #4]
 800b730:	f894 031d 	ldrb.w	r0, [r4, #797]	; 0x31d
 800b734:	9000      	str	r0, [sp, #0]
 800b736:	4620      	mov	r0, r4
 800b738:	f000 fffd 	bl	800c736 <USBH_OpenPipe>
    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800b73c:	2200      	movs	r2, #0
 800b73e:	7829      	ldrb	r1, [r5, #0]
 800b740:	4620      	mov	r0, r4
 800b742:	f001 fdd1 	bl	800d2e8 <USBH_LL_SetToggle>
    interface = USBH_FindInterface(phost,
 800b746:	2300      	movs	r3, #0
 800b748:	461a      	mov	r2, r3
 800b74a:	210a      	movs	r1, #10
 800b74c:	4620      	mov	r0, r4
 800b74e:	f000 faf3 	bl	800bd38 <USBH_FindInterface>
    if(interface == 0xFFU) /* No Valid Interface */
 800b752:	28ff      	cmp	r0, #255	; 0xff
 800b754:	d069      	beq.n	800b82a <USBH_CDC_InterfaceInit+0x15a>
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800b756:	231a      	movs	r3, #26
 800b758:	fb03 4300 	mla	r3, r3, r0, r4
 800b75c:	f893 334a 	ldrb.w	r3, [r3, #842]	; 0x34a
 800b760:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b764:	d151      	bne.n	800b80a <USBH_CDC_InterfaceInit+0x13a>
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b766:	73ab      	strb	r3, [r5, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b768:	231a      	movs	r3, #26
 800b76a:	fb03 4300 	mla	r3, r3, r0, r4
 800b76e:	f8b3 334c 	ldrh.w	r3, [r3, #844]	; 0x34c
 800b772:	832b      	strh	r3, [r5, #24]
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800b774:	231a      	movs	r3, #26
 800b776:	fb03 4300 	mla	r3, r3, r0, r4
 800b77a:	f893 3352 	ldrb.w	r3, [r3, #850]	; 0x352
 800b77e:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b782:	d14a      	bne.n	800b81a <USBH_CDC_InterfaceInit+0x14a>
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b784:	73ab      	strb	r3, [r5, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b786:	231a      	movs	r3, #26
 800b788:	fb03 4000 	mla	r0, r3, r0, r4
 800b78c:	f8b0 3354 	ldrh.w	r3, [r0, #852]	; 0x354
 800b790:	832b      	strh	r3, [r5, #24]
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800b792:	7ba9      	ldrb	r1, [r5, #14]
 800b794:	4620      	mov	r0, r4
 800b796:	f000 ffe3 	bl	800c760 <USBH_AllocPipe>
 800b79a:	7368      	strb	r0, [r5, #13]
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800b79c:	7be9      	ldrb	r1, [r5, #15]
 800b79e:	4620      	mov	r0, r4
 800b7a0:	f000 ffde 	bl	800c760 <USBH_AllocPipe>
 800b7a4:	7328      	strb	r0, [r5, #12]
      USBH_OpenPipe  (phost,
 800b7a6:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800b7aa:	7baa      	ldrb	r2, [r5, #14]
 800b7ac:	7b69      	ldrb	r1, [r5, #13]
 800b7ae:	8b28      	ldrh	r0, [r5, #24]
 800b7b0:	9002      	str	r0, [sp, #8]
 800b7b2:	2602      	movs	r6, #2
 800b7b4:	9601      	str	r6, [sp, #4]
 800b7b6:	f894 031d 	ldrb.w	r0, [r4, #797]	; 0x31d
 800b7ba:	9000      	str	r0, [sp, #0]
 800b7bc:	4620      	mov	r0, r4
 800b7be:	f000 ffba 	bl	800c736 <USBH_OpenPipe>
      USBH_OpenPipe  (phost,
 800b7c2:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800b7c6:	7bea      	ldrb	r2, [r5, #15]
 800b7c8:	7b29      	ldrb	r1, [r5, #12]
 800b7ca:	8b68      	ldrh	r0, [r5, #26]
 800b7cc:	9002      	str	r0, [sp, #8]
 800b7ce:	9601      	str	r6, [sp, #4]
 800b7d0:	f894 031d 	ldrb.w	r0, [r4, #797]	; 0x31d
 800b7d4:	9000      	str	r0, [sp, #0]
 800b7d6:	4620      	mov	r0, r4
 800b7d8:	f000 ffad 	bl	800c736 <USBH_OpenPipe>
      CDC_Handle->state = CDC_IDLE_STATE;
 800b7dc:	2600      	movs	r6, #0
 800b7de:	f885 604c 	strb.w	r6, [r5, #76]	; 0x4c
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 800b7e2:	4632      	mov	r2, r6
 800b7e4:	7b69      	ldrb	r1, [r5, #13]
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	f001 fd7e 	bl	800d2e8 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 800b7ec:	4632      	mov	r2, r6
 800b7ee:	7b29      	ldrb	r1, [r5, #12]
 800b7f0:	4620      	mov	r0, r4
 800b7f2:	f001 fd79 	bl	800d2e8 <USBH_LL_SetToggle>
      status = USBH_OK;
 800b7f6:	4630      	mov	r0, r6
 800b7f8:	e775      	b.n	800b6e6 <USBH_CDC_InterfaceInit+0x16>
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b7fa:	706b      	strb	r3, [r5, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b7fc:	231a      	movs	r3, #26
 800b7fe:	fb03 4606 	mla	r6, r3, r6, r4
 800b802:	f8b6 334c 	ldrh.w	r3, [r6, #844]	; 0x34c
 800b806:	816b      	strh	r3, [r5, #10]
 800b808:	e785      	b.n	800b716 <USBH_CDC_InterfaceInit+0x46>
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b80a:	73eb      	strb	r3, [r5, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b80c:	231a      	movs	r3, #26
 800b80e:	fb03 4300 	mla	r3, r3, r0, r4
 800b812:	f8b3 334c 	ldrh.w	r3, [r3, #844]	; 0x34c
 800b816:	836b      	strh	r3, [r5, #26]
 800b818:	e7ac      	b.n	800b774 <USBH_CDC_InterfaceInit+0xa4>
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b81a:	73eb      	strb	r3, [r5, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b81c:	231a      	movs	r3, #26
 800b81e:	fb03 4000 	mla	r0, r3, r0, r4
 800b822:	f8b0 3354 	ldrh.w	r3, [r0, #852]	; 0x354
 800b826:	836b      	strh	r3, [r5, #26]
 800b828:	e7b3      	b.n	800b792 <USBH_CDC_InterfaceInit+0xc2>
  USBH_StatusTypeDef status = USBH_FAIL ;
 800b82a:	2002      	movs	r0, #2
 800b82c:	e75b      	b.n	800b6e6 <USBH_CDC_InterfaceInit+0x16>

0800b82e <USBH_CDC_Stop>:
{
 800b82e:	b538      	push	{r3, r4, r5, lr}
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b830:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800b834:	69dd      	ldr	r5, [r3, #28]
  if(phost->gState == HOST_CLASS)
 800b836:	7803      	ldrb	r3, [r0, #0]
 800b838:	b2db      	uxtb	r3, r3
 800b83a:	2b0b      	cmp	r3, #11
 800b83c:	d001      	beq.n	800b842 <USBH_CDC_Stop+0x14>
}
 800b83e:	2000      	movs	r0, #0
 800b840:	bd38      	pop	{r3, r4, r5, pc}
 800b842:	4604      	mov	r4, r0
    CDC_Handle->state = CDC_IDLE_STATE;
 800b844:	2300      	movs	r3, #0
 800b846:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b84a:	7829      	ldrb	r1, [r5, #0]
 800b84c:	f000 ff83 	bl	800c756 <USBH_ClosePipe>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800b850:	7b29      	ldrb	r1, [r5, #12]
 800b852:	4620      	mov	r0, r4
 800b854:	f000 ff7f 	bl	800c756 <USBH_ClosePipe>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b858:	7b69      	ldrb	r1, [r5, #13]
 800b85a:	4620      	mov	r0, r4
 800b85c:	f000 ff7b 	bl	800c756 <USBH_ClosePipe>
 800b860:	e7ed      	b.n	800b83e <USBH_CDC_Stop+0x10>

0800b862 <USBH_CDC_SetLineCoding>:
* @retval None
*/
USBH_StatusTypeDef USBH_CDC_SetLineCoding(USBH_HandleTypeDef *phost,
                                          CDC_LineCodingTypeDef *linecoding)
{
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b862:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800b866:	69da      	ldr	r2, [r3, #28]

  if(phost->gState == HOST_CLASS)
 800b868:	7803      	ldrb	r3, [r0, #0]
 800b86a:	b2db      	uxtb	r3, r3
 800b86c:	2b0b      	cmp	r3, #11
 800b86e:	d001      	beq.n	800b874 <USBH_CDC_SetLineCoding+0x12>
#endif
#endif
  }

  return USBH_OK;
}
 800b870:	2000      	movs	r0, #0
 800b872:	4770      	bx	lr
    CDC_Handle->state = CDC_SET_LINE_CODING_STATE;
 800b874:	2301      	movs	r3, #1
 800b876:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
    CDC_Handle->pUserLineCoding = linecoding;
 800b87a:	6491      	str	r1, [r2, #72]	; 0x48
 800b87c:	e7f8      	b.n	800b870 <USBH_CDC_SetLineCoding+0xe>

0800b87e <USBH_CDC_GetLineCoding>:
* @param  None
* @retval None
*/
USBH_StatusTypeDef  USBH_CDC_GetLineCoding(USBH_HandleTypeDef *phost,
                                           CDC_LineCodingTypeDef *linecoding)
{
 800b87e:	b410      	push	{r4}
 800b880:	460c      	mov	r4, r1
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b882:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800b886:	69da      	ldr	r2, [r3, #28]

  if((phost->gState == HOST_CLASS) || (phost->gState == HOST_CLASS_REQUEST))
 800b888:	7803      	ldrb	r3, [r0, #0]
 800b88a:	b2db      	uxtb	r3, r3
 800b88c:	2b0b      	cmp	r3, #11
 800b88e:	d006      	beq.n	800b89e <USBH_CDC_GetLineCoding+0x20>
 800b890:	7803      	ldrb	r3, [r0, #0]
 800b892:	b2db      	uxtb	r3, r3
 800b894:	2b06      	cmp	r3, #6
 800b896:	d002      	beq.n	800b89e <USBH_CDC_GetLineCoding+0x20>
    *linecoding = CDC_Handle->LineCoding;
    return USBH_OK;
  }
  else
  {
    return USBH_FAIL;
 800b898:	2002      	movs	r0, #2
  }
}
 800b89a:	bc10      	pop	{r4}
 800b89c:	4770      	bx	lr
    *linecoding = CDC_Handle->LineCoding;
 800b89e:	3240      	adds	r2, #64	; 0x40
 800b8a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b8a4:	e884 0003 	stmia.w	r4, {r0, r1}
    return USBH_OK;
 800b8a8:	2000      	movs	r0, #0
 800b8aa:	e7f6      	b.n	800b89a <USBH_CDC_GetLineCoding+0x1c>

0800b8ac <USBH_CDC_GetLastReceivedDataSize>:
  * @brief  This function return last received data size
  * @param  None
  * @retval None
  */
uint16_t USBH_CDC_GetLastReceivedDataSize(USBH_HandleTypeDef *phost)
{
 800b8ac:	b508      	push	{r3, lr}
  uint32_t dataSize;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b8ae:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800b8b2:	69da      	ldr	r2, [r3, #28]

  if(phost->gState == HOST_CLASS)
 800b8b4:	7803      	ldrb	r3, [r0, #0]
 800b8b6:	b2db      	uxtb	r3, r3
 800b8b8:	2b0b      	cmp	r3, #11
 800b8ba:	d002      	beq.n	800b8c2 <USBH_CDC_GetLastReceivedDataSize+0x16>
  {
    dataSize = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
  }
  else
  {
    dataSize =  0U;
 800b8bc:	2000      	movs	r0, #0
  }

  return (uint16_t)dataSize;
}
 800b8be:	b280      	uxth	r0, r0
 800b8c0:	bd08      	pop	{r3, pc}
    dataSize = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b8c2:	7b11      	ldrb	r1, [r2, #12]
 800b8c4:	f001 fcf6 	bl	800d2b4 <USBH_LL_GetLastXferSize>
 800b8c8:	e7f9      	b.n	800b8be <USBH_CDC_GetLastReceivedDataSize+0x12>

0800b8ca <USBH_CDC_Transmit>:
  * @retval None
  */
USBH_StatusTypeDef  USBH_CDC_Transmit(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint32_t length)
{
  USBH_StatusTypeDef Status = USBH_BUSY;
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b8ca:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800b8ce:	69db      	ldr	r3, [r3, #28]

  if((CDC_Handle->state == CDC_IDLE_STATE) || (CDC_Handle->state == CDC_TRANSFER_DATA))
 800b8d0:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
 800b8d4:	b118      	cbz	r0, 800b8de <USBH_CDC_Transmit+0x14>
 800b8d6:	2803      	cmp	r0, #3
 800b8d8:	d001      	beq.n	800b8de <USBH_CDC_Transmit+0x14>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b8da:	2001      	movs	r0, #1
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
  }
  return Status;
}
 800b8dc:	4770      	bx	lr
    CDC_Handle->pTxData = pbuff;
 800b8de:	61d9      	str	r1, [r3, #28]
    CDC_Handle->TxDataLength = length;
 800b8e0:	625a      	str	r2, [r3, #36]	; 0x24
    CDC_Handle->state = CDC_TRANSFER_DATA;
 800b8e2:	2203      	movs	r2, #3
 800b8e4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b8e8:	2201      	movs	r2, #1
 800b8ea:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    Status = USBH_OK;
 800b8ee:	2000      	movs	r0, #0
 800b8f0:	4770      	bx	lr

0800b8f2 <USBH_CDC_Receive>:
* @retval None
*/
USBH_StatusTypeDef  USBH_CDC_Receive(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint32_t length)
{
  USBH_StatusTypeDef Status = USBH_BUSY;
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b8f2:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800b8f6:	69db      	ldr	r3, [r3, #28]

  if((CDC_Handle->state == CDC_IDLE_STATE) || (CDC_Handle->state == CDC_TRANSFER_DATA))
 800b8f8:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
 800b8fc:	b118      	cbz	r0, 800b906 <USBH_CDC_Receive+0x14>
 800b8fe:	2803      	cmp	r0, #3
 800b900:	d001      	beq.n	800b906 <USBH_CDC_Receive+0x14>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b902:	2001      	movs	r0, #1
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
  }
  return Status;
}
 800b904:	4770      	bx	lr
    CDC_Handle->pRxData = pbuff;
 800b906:	6219      	str	r1, [r3, #32]
    CDC_Handle->RxDataLength = length;
 800b908:	629a      	str	r2, [r3, #40]	; 0x28
    CDC_Handle->state = CDC_TRANSFER_DATA;
 800b90a:	2203      	movs	r2, #3
 800b90c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b910:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    Status = USBH_OK;
 800b914:	2000      	movs	r0, #0
 800b916:	4770      	bx	lr

0800b918 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b918:	4770      	bx	lr

0800b91a <CDC_ProcessTransmission>:
{
 800b91a:	b530      	push	{r4, r5, lr}
 800b91c:	b083      	sub	sp, #12
 800b91e:	4605      	mov	r5, r0
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b920:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800b924:	69dc      	ldr	r4, [r3, #28]
  switch (CDC_Handle->data_tx_state)
 800b926:	f894 304d 	ldrb.w	r3, [r4, #77]	; 0x4d
 800b92a:	2b01      	cmp	r3, #1
 800b92c:	d003      	beq.n	800b936 <CDC_ProcessTransmission+0x1c>
 800b92e:	2b02      	cmp	r3, #2
 800b930:	d019      	beq.n	800b966 <CDC_ProcessTransmission+0x4c>
}
 800b932:	b003      	add	sp, #12
 800b934:	bd30      	pop	{r4, r5, pc}
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b936:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b938:	8b22      	ldrh	r2, [r4, #24]
 800b93a:	4290      	cmp	r0, r2
 800b93c:	d90a      	bls.n	800b954 <CDC_ProcessTransmission+0x3a>
      USBH_BulkSendData (phost,
 800b93e:	7b63      	ldrb	r3, [r4, #13]
 800b940:	69e1      	ldr	r1, [r4, #28]
 800b942:	2001      	movs	r0, #1
 800b944:	9000      	str	r0, [sp, #0]
 800b946:	4628      	mov	r0, r5
 800b948:	f000 fe7a 	bl	800c640 <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b94c:	2302      	movs	r3, #2
 800b94e:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
    break;
 800b952:	e7ee      	b.n	800b932 <CDC_ProcessTransmission+0x18>
      USBH_BulkSendData (phost,
 800b954:	7b63      	ldrb	r3, [r4, #13]
 800b956:	69e1      	ldr	r1, [r4, #28]
 800b958:	2201      	movs	r2, #1
 800b95a:	9200      	str	r2, [sp, #0]
 800b95c:	b282      	uxth	r2, r0
 800b95e:	4628      	mov	r0, r5
 800b960:	f000 fe6e 	bl	800c640 <USBH_BulkSendData>
 800b964:	e7f2      	b.n	800b94c <CDC_ProcessTransmission+0x32>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b966:	7b61      	ldrb	r1, [r4, #13]
 800b968:	f001 fcaa 	bl	800d2c0 <USBH_LL_GetURBState>
    if (URB_Status == USBH_URB_DONE)
 800b96c:	2801      	cmp	r0, #1
 800b96e:	d005      	beq.n	800b97c <CDC_ProcessTransmission+0x62>
      if (URB_Status == USBH_URB_NOTREADY)
 800b970:	2802      	cmp	r0, #2
 800b972:	d1de      	bne.n	800b932 <CDC_ProcessTransmission+0x18>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b974:	2301      	movs	r3, #1
 800b976:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
}
 800b97a:	e7da      	b.n	800b932 <CDC_ProcessTransmission+0x18>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b97c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b97e:	8b22      	ldrh	r2, [r4, #24]
 800b980:	4293      	cmp	r3, r2
 800b982:	d90a      	bls.n	800b99a <CDC_ProcessTransmission+0x80>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b984:	1a9b      	subs	r3, r3, r2
 800b986:	6263      	str	r3, [r4, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b988:	69e3      	ldr	r3, [r4, #28]
 800b98a:	441a      	add	r2, r3
 800b98c:	61e2      	str	r2, [r4, #28]
      if (CDC_Handle->TxDataLength > 0U)
 800b98e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b990:	b133      	cbz	r3, 800b9a0 <CDC_ProcessTransmission+0x86>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b992:	2301      	movs	r3, #1
 800b994:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
 800b998:	e7cb      	b.n	800b932 <CDC_ProcessTransmission+0x18>
        CDC_Handle->TxDataLength = 0U;
 800b99a:	2300      	movs	r3, #0
 800b99c:	6263      	str	r3, [r4, #36]	; 0x24
 800b99e:	e7f6      	b.n	800b98e <CDC_ProcessTransmission+0x74>
        CDC_Handle->data_tx_state = CDC_IDLE;
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800b9a6:	4628      	mov	r0, r5
 800b9a8:	f7ff ffb6 	bl	800b918 <USBH_CDC_TransmitCallback>
 800b9ac:	e7c1      	b.n	800b932 <CDC_ProcessTransmission+0x18>

0800b9ae <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800b9ae:	4770      	bx	lr

0800b9b0 <CDC_ProcessReception>:
{
 800b9b0:	b538      	push	{r3, r4, r5, lr}
 800b9b2:	4605      	mov	r5, r0
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b9b4:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800b9b8:	69dc      	ldr	r4, [r3, #28]
  switch(CDC_Handle->data_rx_state)
 800b9ba:	f894 304e 	ldrb.w	r3, [r4, #78]	; 0x4e
 800b9be:	2b03      	cmp	r3, #3
 800b9c0:	d002      	beq.n	800b9c8 <CDC_ProcessReception+0x18>
 800b9c2:	2b04      	cmp	r3, #4
 800b9c4:	d009      	beq.n	800b9da <CDC_ProcessReception+0x2a>
 800b9c6:	bd38      	pop	{r3, r4, r5, pc}
    USBH_BulkReceiveData (phost,
 800b9c8:	7b23      	ldrb	r3, [r4, #12]
 800b9ca:	8b62      	ldrh	r2, [r4, #26]
 800b9cc:	6a21      	ldr	r1, [r4, #32]
 800b9ce:	f000 fe4d 	bl	800c66c <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b9d2:	2304      	movs	r3, #4
 800b9d4:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
    break;
 800b9d8:	bd38      	pop	{r3, r4, r5, pc}
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b9da:	7b21      	ldrb	r1, [r4, #12]
 800b9dc:	f001 fc70 	bl	800d2c0 <USBH_LL_GetURBState>
    if(URB_Status == USBH_URB_DONE)
 800b9e0:	2801      	cmp	r0, #1
 800b9e2:	d000      	beq.n	800b9e6 <CDC_ProcessReception+0x36>
 800b9e4:	bd38      	pop	{r3, r4, r5, pc}
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b9e6:	7b21      	ldrb	r1, [r4, #12]
 800b9e8:	4628      	mov	r0, r5
 800b9ea:	f001 fc63 	bl	800d2b4 <USBH_LL_GetLastXferSize>
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800b9ee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b9f0:	4298      	cmp	r0, r3
 800b9f2:	d002      	beq.n	800b9fa <CDC_ProcessReception+0x4a>
 800b9f4:	8b62      	ldrh	r2, [r4, #26]
 800b9f6:	4290      	cmp	r0, r2
 800b9f8:	d806      	bhi.n	800ba08 <CDC_ProcessReception+0x58>
        CDC_Handle->data_rx_state = CDC_IDLE;
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800ba00:	4628      	mov	r0, r5
 800ba02:	f7ff ffd4 	bl	800b9ae <USBH_CDC_ReceiveCallback>
}
 800ba06:	e7ed      	b.n	800b9e4 <CDC_ProcessReception+0x34>
        CDC_Handle->RxDataLength -= length ;
 800ba08:	1a1b      	subs	r3, r3, r0
 800ba0a:	62a3      	str	r3, [r4, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800ba0c:	6a23      	ldr	r3, [r4, #32]
 800ba0e:	4418      	add	r0, r3
 800ba10:	6220      	str	r0, [r4, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800ba12:	2303      	movs	r3, #3
 800ba14:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
 800ba18:	bd38      	pop	{r3, r4, r5, pc}

0800ba1a <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800ba1a:	4770      	bx	lr

0800ba1c <USBH_CDC_Process>:
{
 800ba1c:	b538      	push	{r3, r4, r5, lr}
 800ba1e:	4605      	mov	r5, r0
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800ba20:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800ba24:	69dc      	ldr	r4, [r3, #28]
  switch(CDC_Handle->state)
 800ba26:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 800ba2a:	2b04      	cmp	r3, #4
 800ba2c:	d804      	bhi.n	800ba38 <USBH_CDC_Process+0x1c>
 800ba2e:	e8df f003 	tbb	[pc, r3]
 800ba32:	0553      	.short	0x0553
 800ba34:	4316      	.short	0x4316
 800ba36:	4a          	.byte	0x4a
 800ba37:	00          	.byte	0x00
  USBH_StatusTypeDef status = USBH_BUSY;
 800ba38:	2301      	movs	r3, #1
 800ba3a:	e04e      	b.n	800bada <USBH_CDC_Process+0xbe>
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800ba3c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ba3e:	f7ff fde7 	bl	800b610 <SetLineCoding>
    if(req_status == USBH_OK)
 800ba42:	4603      	mov	r3, r0
 800ba44:	b130      	cbz	r0, 800ba54 <USBH_CDC_Process+0x38>
      if(req_status != USBH_BUSY)
 800ba46:	2801      	cmp	r0, #1
 800ba48:	d047      	beq.n	800bada <USBH_CDC_Process+0xbe>
        CDC_Handle->state = CDC_ERROR_STATE;
 800ba4a:	2304      	movs	r3, #4
 800ba4c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  USBH_StatusTypeDef status = USBH_BUSY;
 800ba50:	2301      	movs	r3, #1
 800ba52:	e042      	b.n	800bada <USBH_CDC_Process+0xbe>
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800ba54:	2302      	movs	r3, #2
 800ba56:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  USBH_StatusTypeDef status = USBH_BUSY;
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	e03d      	b.n	800bada <USBH_CDC_Process+0xbe>
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800ba5e:	f104 0140 	add.w	r1, r4, #64	; 0x40
 800ba62:	f7ff fde2 	bl	800b62a <GetLineCoding>
    if(req_status == USBH_OK)
 800ba66:	4603      	mov	r3, r0
 800ba68:	b9f8      	cbnz	r0, 800baaa <USBH_CDC_Process+0x8e>
      CDC_Handle->state = CDC_IDLE_STATE;
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ba70:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800ba72:	f003 12ff 	and.w	r2, r3, #16711935	; 0xff00ff
 800ba76:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ba78:	684b      	ldr	r3, [r1, #4]
 800ba7a:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 800ba7e:	429a      	cmp	r2, r3
 800ba80:	d001      	beq.n	800ba86 <USBH_CDC_Process+0x6a>
  USBH_StatusTypeDef status = USBH_BUSY;
 800ba82:	2301      	movs	r3, #1
 800ba84:	e029      	b.n	800bada <USBH_CDC_Process+0xbe>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ba86:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 800ba8a:	794b      	ldrb	r3, [r1, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ba8c:	429a      	cmp	r2, r3
 800ba8e:	d001      	beq.n	800ba94 <USBH_CDC_Process+0x78>
  USBH_StatusTypeDef status = USBH_BUSY;
 800ba90:	2301      	movs	r3, #1
 800ba92:	e022      	b.n	800bada <USBH_CDC_Process+0xbe>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800ba94:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ba96:	680b      	ldr	r3, [r1, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ba98:	429a      	cmp	r2, r3
 800ba9a:	d001      	beq.n	800baa0 <USBH_CDC_Process+0x84>
  USBH_StatusTypeDef status = USBH_BUSY;
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	e01c      	b.n	800bada <USBH_CDC_Process+0xbe>
        USBH_CDC_LineCodingChanged(phost);
 800baa0:	4628      	mov	r0, r5
 800baa2:	f7ff ffba 	bl	800ba1a <USBH_CDC_LineCodingChanged>
  USBH_StatusTypeDef status = USBH_BUSY;
 800baa6:	2301      	movs	r3, #1
 800baa8:	e017      	b.n	800bada <USBH_CDC_Process+0xbe>
      if(req_status != USBH_BUSY)
 800baaa:	2801      	cmp	r0, #1
 800baac:	d015      	beq.n	800bada <USBH_CDC_Process+0xbe>
        CDC_Handle->state = CDC_ERROR_STATE;
 800baae:	2304      	movs	r3, #4
 800bab0:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  USBH_StatusTypeDef status = USBH_BUSY;
 800bab4:	2301      	movs	r3, #1
 800bab6:	e010      	b.n	800bada <USBH_CDC_Process+0xbe>
    CDC_ProcessTransmission(phost);
 800bab8:	f7ff ff2f 	bl	800b91a <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800babc:	4628      	mov	r0, r5
 800babe:	f7ff ff77 	bl	800b9b0 <CDC_ProcessReception>
  USBH_StatusTypeDef status = USBH_BUSY;
 800bac2:	2301      	movs	r3, #1
    break;
 800bac4:	e009      	b.n	800bada <USBH_CDC_Process+0xbe>
    req_status = USBH_ClrFeature(phost, 0x00U);
 800bac6:	2100      	movs	r1, #0
 800bac8:	f000 fd71 	bl	800c5ae <USBH_ClrFeature>
    if(req_status == USBH_OK )
 800bacc:	b938      	cbnz	r0, 800bade <USBH_CDC_Process+0xc2>
      CDC_Handle->state = CDC_IDLE_STATE ;
 800bace:	2300      	movs	r3, #0
 800bad0:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  USBH_StatusTypeDef status = USBH_BUSY;
 800bad4:	2301      	movs	r3, #1
 800bad6:	e000      	b.n	800bada <USBH_CDC_Process+0xbe>
    status = USBH_OK;
 800bad8:	2300      	movs	r3, #0
}
 800bada:	4618      	mov	r0, r3
 800badc:	bd38      	pop	{r3, r4, r5, pc}
  USBH_StatusTypeDef status = USBH_BUSY;
 800bade:	2301      	movs	r3, #1
 800bae0:	e7fb      	b.n	800bada <USBH_CDC_Process+0xbe>

0800bae2 <DeInitStateMachine>:
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
  uint32_t i = 0U;
 800bae2:	2300      	movs	r3, #0

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800bae4:	e005      	b.n	800baf2 <DeInitStateMachine+0x10>
  {
    phost->Pipes[i] = 0U;
 800bae6:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 800baea:	2100      	movs	r1, #0
 800baec:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800baf0:	3301      	adds	r3, #1
 800baf2:	2b0e      	cmp	r3, #14
 800baf4:	d9f7      	bls.n	800bae6 <DeInitStateMachine+0x4>
 800baf6:	2300      	movs	r3, #0
 800baf8:	e004      	b.n	800bb04 <DeInitStateMachine+0x22>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
  {
    phost->device.Data[i] = 0U;
 800bafa:	18c2      	adds	r2, r0, r3
 800bafc:	2100      	movs	r1, #0
 800bafe:	f882 111c 	strb.w	r1, [r2, #284]	; 0x11c
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800bb02:	3301      	adds	r3, #1
 800bb04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bb08:	d3f7      	bcc.n	800bafa <DeInitStateMachine+0x18>
  }

  phost->gState = HOST_IDLE;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	7003      	strb	r3, [r0, #0]
  phost->EnumState = ENUM_IDLE;
 800bb0e:	7043      	strb	r3, [r0, #1]
  phost->RequestState = CMD_SEND;
 800bb10:	2201      	movs	r2, #1
 800bb12:	7082      	strb	r2, [r0, #2]
  phost->Timer = 0U;
 800bb14:	f8c0 33bc 	str.w	r3, [r0, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800bb18:	7602      	strb	r2, [r0, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800bb1a:	2140      	movs	r1, #64	; 0x40
 800bb1c:	7181      	strb	r1, [r0, #6]
  phost->Control.errorcount = 0U;
 800bb1e:	7643      	strb	r3, [r0, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800bb20:	f880 331c 	strb.w	r3, [r0, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800bb24:	f880 231d 	strb.w	r2, [r0, #797]	; 0x31d

  return USBH_OK;
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	4770      	bx	lr

0800bb2c <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800bb2c:	b508      	push	{r3, lr}
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800bb2e:	7803      	ldrb	r3, [r0, #0]
 800bb30:	b2db      	uxtb	r3, r3
 800bb32:	2b0b      	cmp	r3, #11
 800bb34:	d000      	beq.n	800bb38 <USBH_HandleSof+0xc>
 800bb36:	bd08      	pop	{r3, pc}
 800bb38:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d0fa      	beq.n	800bb36 <USBH_HandleSof+0xa>
  {
    phost->pActiveClass->SOFProcess(phost);
 800bb40:	699b      	ldr	r3, [r3, #24]
 800bb42:	4798      	blx	r3
  }
}
 800bb44:	e7f7      	b.n	800bb36 <USBH_HandleSof+0xa>

0800bb46 <USBH_HandleEnum>:
{
 800bb46:	b570      	push	{r4, r5, r6, lr}
 800bb48:	b084      	sub	sp, #16
 800bb4a:	4604      	mov	r4, r0
  switch (phost->EnumState)
 800bb4c:	7843      	ldrb	r3, [r0, #1]
 800bb4e:	2b07      	cmp	r3, #7
 800bb50:	f200 80a4 	bhi.w	800bc9c <USBH_HandleEnum+0x156>
 800bb54:	e8df f003 	tbb	[pc, r3]
 800bb58:	5e352c04 	.word	0x5e352c04
 800bb5c:	92817067 	.word	0x92817067
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 800bb60:	2108      	movs	r1, #8
 800bb62:	f000 fc96 	bl	800c492 <USBH_Get_DevDesc>
 800bb66:	b118      	cbz	r0, 800bb70 <USBH_HandleEnum+0x2a>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bb68:	2501      	movs	r5, #1
}
 800bb6a:	4628      	mov	r0, r5
 800bb6c:	b004      	add	sp, #16
 800bb6e:	bd70      	pop	{r4, r5, r6, pc}
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800bb70:	f894 2329 	ldrb.w	r2, [r4, #809]	; 0x329
 800bb74:	71a2      	strb	r2, [r4, #6]
      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800bb76:	2501      	movs	r5, #1
 800bb78:	7065      	strb	r5, [r4, #1]
      USBH_OpenPipe (phost,
 800bb7a:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800bb7e:	7921      	ldrb	r1, [r4, #4]
 800bb80:	9202      	str	r2, [sp, #8]
 800bb82:	2600      	movs	r6, #0
 800bb84:	9601      	str	r6, [sp, #4]
 800bb86:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 800bb8a:	9200      	str	r2, [sp, #0]
 800bb8c:	2280      	movs	r2, #128	; 0x80
 800bb8e:	4620      	mov	r0, r4
 800bb90:	f000 fdd1 	bl	800c736 <USBH_OpenPipe>
      USBH_OpenPipe (phost,
 800bb94:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800bb98:	7961      	ldrb	r1, [r4, #5]
 800bb9a:	79a2      	ldrb	r2, [r4, #6]
 800bb9c:	9202      	str	r2, [sp, #8]
 800bb9e:	9601      	str	r6, [sp, #4]
 800bba0:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 800bba4:	9200      	str	r2, [sp, #0]
 800bba6:	4632      	mov	r2, r6
 800bba8:	4620      	mov	r0, r4
 800bbaa:	f000 fdc4 	bl	800c736 <USBH_OpenPipe>
 800bbae:	e7dc      	b.n	800bb6a <USBH_HandleEnum+0x24>
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800bbb0:	2112      	movs	r1, #18
 800bbb2:	f000 fc6e 	bl	800c492 <USBH_Get_DevDesc>
 800bbb6:	2800      	cmp	r0, #0
 800bbb8:	d172      	bne.n	800bca0 <USBH_HandleEnum+0x15a>
      phost->EnumState = ENUM_SET_ADDR;
 800bbba:	2302      	movs	r3, #2
 800bbbc:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bbbe:	2501      	movs	r5, #1
 800bbc0:	e7d3      	b.n	800bb6a <USBH_HandleEnum+0x24>
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800bbc2:	2101      	movs	r1, #1
 800bbc4:	f000 fcaf 	bl	800c526 <USBH_SetAddress>
 800bbc8:	b108      	cbz	r0, 800bbce <USBH_HandleEnum+0x88>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bbca:	2501      	movs	r5, #1
 800bbcc:	e7cd      	b.n	800bb6a <USBH_HandleEnum+0x24>
      USBH_Delay(2U);
 800bbce:	2002      	movs	r0, #2
 800bbd0:	f001 fbb7 	bl	800d342 <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 800bbd4:	2501      	movs	r5, #1
 800bbd6:	f884 531c 	strb.w	r5, [r4, #796]	; 0x31c
      phost->EnumState = ENUM_GET_CFG_DESC;
 800bbda:	2303      	movs	r3, #3
 800bbdc:	7063      	strb	r3, [r4, #1]
      USBH_OpenPipe (phost,
 800bbde:	7921      	ldrb	r1, [r4, #4]
 800bbe0:	79a3      	ldrb	r3, [r4, #6]
 800bbe2:	9302      	str	r3, [sp, #8]
 800bbe4:	2600      	movs	r6, #0
 800bbe6:	9601      	str	r6, [sp, #4]
 800bbe8:	f894 331d 	ldrb.w	r3, [r4, #797]	; 0x31d
 800bbec:	9300      	str	r3, [sp, #0]
 800bbee:	462b      	mov	r3, r5
 800bbf0:	2280      	movs	r2, #128	; 0x80
 800bbf2:	4620      	mov	r0, r4
 800bbf4:	f000 fd9f 	bl	800c736 <USBH_OpenPipe>
      USBH_OpenPipe (phost,
 800bbf8:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800bbfc:	7961      	ldrb	r1, [r4, #5]
 800bbfe:	79a2      	ldrb	r2, [r4, #6]
 800bc00:	9202      	str	r2, [sp, #8]
 800bc02:	9601      	str	r6, [sp, #4]
 800bc04:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 800bc08:	9200      	str	r2, [sp, #0]
 800bc0a:	4632      	mov	r2, r6
 800bc0c:	4620      	mov	r0, r4
 800bc0e:	f000 fd92 	bl	800c736 <USBH_OpenPipe>
 800bc12:	e7aa      	b.n	800bb6a <USBH_HandleEnum+0x24>
    if ( USBH_Get_CfgDesc(phost,
 800bc14:	2109      	movs	r1, #9
 800bc16:	f000 fc55 	bl	800c4c4 <USBH_Get_CfgDesc>
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	d142      	bne.n	800bca4 <USBH_HandleEnum+0x15e>
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800bc1e:	2304      	movs	r3, #4
 800bc20:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bc22:	2501      	movs	r5, #1
 800bc24:	e7a1      	b.n	800bb6a <USBH_HandleEnum+0x24>
    if (USBH_Get_CfgDesc(phost,
 800bc26:	f8b0 1336 	ldrh.w	r1, [r0, #822]	; 0x336
 800bc2a:	f000 fc4b 	bl	800c4c4 <USBH_Get_CfgDesc>
 800bc2e:	bbd8      	cbnz	r0, 800bca8 <USBH_HandleEnum+0x162>
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800bc30:	2305      	movs	r3, #5
 800bc32:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bc34:	2501      	movs	r5, #1
 800bc36:	e798      	b.n	800bb6a <USBH_HandleEnum+0x24>
    if (phost->device.DevDesc.iManufacturer != 0U)
 800bc38:	f890 1330 	ldrb.w	r1, [r0, #816]	; 0x330
 800bc3c:	b919      	cbnz	r1, 800bc46 <USBH_HandleEnum+0x100>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bc3e:	2306      	movs	r3, #6
 800bc40:	7043      	strb	r3, [r0, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bc42:	2501      	movs	r5, #1
 800bc44:	e791      	b.n	800bb6a <USBH_HandleEnum+0x24>
      if ( USBH_Get_StringDesc(phost,
 800bc46:	23ff      	movs	r3, #255	; 0xff
 800bc48:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 800bc4c:	f000 fc53 	bl	800c4f6 <USBH_Get_StringDesc>
 800bc50:	bb60      	cbnz	r0, 800bcac <USBH_HandleEnum+0x166>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bc52:	2306      	movs	r3, #6
 800bc54:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bc56:	2501      	movs	r5, #1
 800bc58:	e787      	b.n	800bb6a <USBH_HandleEnum+0x24>
    if (phost->device.DevDesc.iProduct != 0U)
 800bc5a:	f890 1331 	ldrb.w	r1, [r0, #817]	; 0x331
 800bc5e:	b919      	cbnz	r1, 800bc68 <USBH_HandleEnum+0x122>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bc60:	2307      	movs	r3, #7
 800bc62:	7043      	strb	r3, [r0, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bc64:	2501      	movs	r5, #1
 800bc66:	e780      	b.n	800bb6a <USBH_HandleEnum+0x24>
      if ( USBH_Get_StringDesc(phost,
 800bc68:	23ff      	movs	r3, #255	; 0xff
 800bc6a:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 800bc6e:	f000 fc42 	bl	800c4f6 <USBH_Get_StringDesc>
 800bc72:	b9e8      	cbnz	r0, 800bcb0 <USBH_HandleEnum+0x16a>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bc74:	2307      	movs	r3, #7
 800bc76:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bc78:	2501      	movs	r5, #1
 800bc7a:	e776      	b.n	800bb6a <USBH_HandleEnum+0x24>
    if (phost->device.DevDesc.iSerialNumber != 0U)
 800bc7c:	f890 1332 	ldrb.w	r1, [r0, #818]	; 0x332
 800bc80:	b909      	cbnz	r1, 800bc86 <USBH_HandleEnum+0x140>
      Status = USBH_OK;
 800bc82:	2500      	movs	r5, #0
 800bc84:	e771      	b.n	800bb6a <USBH_HandleEnum+0x24>
      if ( USBH_Get_StringDesc(phost,
 800bc86:	23ff      	movs	r3, #255	; 0xff
 800bc88:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 800bc8c:	f000 fc33 	bl	800c4f6 <USBH_Get_StringDesc>
 800bc90:	4605      	mov	r5, r0
 800bc92:	2800      	cmp	r0, #0
 800bc94:	f43f af69 	beq.w	800bb6a <USBH_HandleEnum+0x24>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bc98:	2501      	movs	r5, #1
 800bc9a:	e766      	b.n	800bb6a <USBH_HandleEnum+0x24>
 800bc9c:	2501      	movs	r5, #1
 800bc9e:	e764      	b.n	800bb6a <USBH_HandleEnum+0x24>
 800bca0:	2501      	movs	r5, #1
 800bca2:	e762      	b.n	800bb6a <USBH_HandleEnum+0x24>
 800bca4:	2501      	movs	r5, #1
 800bca6:	e760      	b.n	800bb6a <USBH_HandleEnum+0x24>
 800bca8:	2501      	movs	r5, #1
 800bcaa:	e75e      	b.n	800bb6a <USBH_HandleEnum+0x24>
 800bcac:	2501      	movs	r5, #1
 800bcae:	e75c      	b.n	800bb6a <USBH_HandleEnum+0x24>
 800bcb0:	2501      	movs	r5, #1
 800bcb2:	e75a      	b.n	800bb6a <USBH_HandleEnum+0x24>

0800bcb4 <USBH_Init>:
  if(phost == NULL)
 800bcb4:	b198      	cbz	r0, 800bcde <USBH_Init+0x2a>
{
 800bcb6:	b538      	push	{r3, r4, r5, lr}
 800bcb8:	4604      	mov	r4, r0
 800bcba:	460d      	mov	r5, r1
  phost->id = id;
 800bcbc:	f880 23c0 	strb.w	r2, [r0, #960]	; 0x3c0
  phost->pActiveClass = NULL;
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	f8c0 3378 	str.w	r3, [r0, #888]	; 0x378
  phost->ClassNumber = 0U;
 800bcc6:	f8c0 337c 	str.w	r3, [r0, #892]	; 0x37c
  DeInitStateMachine(phost);
 800bcca:	f7ff ff0a 	bl	800bae2 <DeInitStateMachine>
  if(pUsrFunc != NULL)
 800bcce:	b10d      	cbz	r5, 800bcd4 <USBH_Init+0x20>
    phost->pUser = pUsrFunc;
 800bcd0:	f8c4 53c8 	str.w	r5, [r4, #968]	; 0x3c8
  USBH_LL_Init(phost);
 800bcd4:	4620      	mov	r0, r4
 800bcd6:	f001 fab4 	bl	800d242 <USBH_LL_Init>
  return USBH_OK;
 800bcda:	2000      	movs	r0, #0
 800bcdc:	bd38      	pop	{r3, r4, r5, pc}
    return USBH_FAIL;
 800bcde:	2002      	movs	r0, #2
 800bce0:	4770      	bx	lr

0800bce2 <USBH_DeInit>:
{
 800bce2:	b510      	push	{r4, lr}
 800bce4:	4604      	mov	r4, r0
  DeInitStateMachine(phost);
 800bce6:	f7ff fefc 	bl	800bae2 <DeInitStateMachine>
  if (phost->pData != NULL)
 800bcea:	f8d4 33c4 	ldr.w	r3, [r4, #964]	; 0x3c4
 800bcee:	b113      	cbz	r3, 800bcf6 <USBH_DeInit+0x14>
    USBH_LL_Stop(phost);
 800bcf0:	4620      	mov	r0, r4
 800bcf2:	f001 fb43 	bl	800d37c <USBH_LL_Stop>
}
 800bcf6:	2000      	movs	r0, #0
 800bcf8:	bd10      	pop	{r4, pc}

0800bcfa <USBH_RegisterClass>:
  if(pclass != 0)
 800bcfa:	460a      	mov	r2, r1
 800bcfc:	b169      	cbz	r1, 800bd1a <USBH_RegisterClass+0x20>
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800bcfe:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 800bd02:	b10b      	cbz	r3, 800bd08 <USBH_RegisterClass+0xe>
      status = USBH_FAIL;
 800bd04:	2002      	movs	r0, #2
}
 800bd06:	4770      	bx	lr
      phost->pClass[phost->ClassNumber++] = pclass;
 800bd08:	1c59      	adds	r1, r3, #1
 800bd0a:	f8c0 137c 	str.w	r1, [r0, #892]	; 0x37c
 800bd0e:	33dc      	adds	r3, #220	; 0xdc
 800bd10:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800bd14:	6042      	str	r2, [r0, #4]
      status = USBH_OK;
 800bd16:	2000      	movs	r0, #0
 800bd18:	4770      	bx	lr
    status = USBH_FAIL;
 800bd1a:	2002      	movs	r0, #2
 800bd1c:	4770      	bx	lr

0800bd1e <USBH_SelectInterface>:
  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800bd1e:	f890 3338 	ldrb.w	r3, [r0, #824]	; 0x338
 800bd22:	428b      	cmp	r3, r1
 800bd24:	d801      	bhi.n	800bd2a <USBH_SelectInterface+0xc>
    status = USBH_FAIL;
 800bd26:	2002      	movs	r0, #2
}
 800bd28:	4770      	bx	lr
    phost->device.current_interface = interface;
 800bd2a:	f880 1320 	strb.w	r1, [r0, #800]	; 0x320
  USBH_StatusTypeDef   status = USBH_OK;
 800bd2e:	2000      	movs	r0, #0
 800bd30:	4770      	bx	lr

0800bd32 <USBH_GetActiveClass>:
}
 800bd32:	f890 0343 	ldrb.w	r0, [r0, #835]	; 0x343
 800bd36:	4770      	bx	lr

0800bd38 <USBH_FindInterface>:
{
 800bd38:	b470      	push	{r4, r5, r6}
 800bd3a:	4606      	mov	r6, r0
  uint8_t                        if_ix = 0U;
 800bd3c:	2000      	movs	r0, #0
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bd3e:	e00a      	b.n	800bd56 <USBH_FindInterface+0x1e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800bd40:	241a      	movs	r4, #26
 800bd42:	fb04 6405 	mla	r4, r4, r5, r6
 800bd46:	f894 4344 	ldrb.w	r4, [r4, #836]	; 0x344
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800bd4a:	4294      	cmp	r4, r2
 800bd4c:	d010      	beq.n	800bd70 <USBH_FindInterface+0x38>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800bd4e:	2aff      	cmp	r2, #255	; 0xff
 800bd50:	d00e      	beq.n	800bd70 <USBH_FindInterface+0x38>
    if_ix++;
 800bd52:	1c44      	adds	r4, r0, #1
 800bd54:	b2e0      	uxtb	r0, r4
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bd56:	2801      	cmp	r0, #1
 800bd58:	d814      	bhi.n	800bd84 <USBH_FindInterface+0x4c>
    pif = &pcfg->Itf_Desc[if_ix];
 800bd5a:	4605      	mov	r5, r0
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800bd5c:	241a      	movs	r4, #26
 800bd5e:	fb04 6400 	mla	r4, r4, r0, r6
 800bd62:	f894 4343 	ldrb.w	r4, [r4, #835]	; 0x343
 800bd66:	428c      	cmp	r4, r1
 800bd68:	d0ea      	beq.n	800bd40 <USBH_FindInterface+0x8>
 800bd6a:	29ff      	cmp	r1, #255	; 0xff
 800bd6c:	d1f1      	bne.n	800bd52 <USBH_FindInterface+0x1a>
 800bd6e:	e7e7      	b.n	800bd40 <USBH_FindInterface+0x8>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800bd70:	241a      	movs	r4, #26
 800bd72:	fb04 6505 	mla	r5, r4, r5, r6
 800bd76:	f895 4345 	ldrb.w	r4, [r5, #837]	; 0x345
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800bd7a:	429c      	cmp	r4, r3
 800bd7c:	d003      	beq.n	800bd86 <USBH_FindInterface+0x4e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800bd7e:	2bff      	cmp	r3, #255	; 0xff
 800bd80:	d1e7      	bne.n	800bd52 <USBH_FindInterface+0x1a>
 800bd82:	e000      	b.n	800bd86 <USBH_FindInterface+0x4e>
  return 0xFFU;
 800bd84:	20ff      	movs	r0, #255	; 0xff
}
 800bd86:	bc70      	pop	{r4, r5, r6}
 800bd88:	4770      	bx	lr

0800bd8a <USBH_FindInterfaceIndex>:
  uint8_t                        if_ix = 0U;
 800bd8a:	2300      	movs	r3, #0
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bd8c:	2b01      	cmp	r3, #1
 800bd8e:	d817      	bhi.n	800bdc0 <USBH_FindInterfaceIndex+0x36>
{
 800bd90:	b410      	push	{r4}
    if((pif->bInterfaceNumber == interface_number) && (pif->bAlternateSetting == alt_settings))
 800bd92:	241a      	movs	r4, #26
 800bd94:	fb04 0403 	mla	r4, r4, r3, r0
 800bd98:	f894 4340 	ldrb.w	r4, [r4, #832]	; 0x340
 800bd9c:	428c      	cmp	r4, r1
 800bd9e:	d007      	beq.n	800bdb0 <USBH_FindInterfaceIndex+0x26>
    if_ix++;
 800bda0:	3301      	adds	r3, #1
 800bda2:	b2db      	uxtb	r3, r3
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bda4:	2b01      	cmp	r3, #1
 800bda6:	d9f4      	bls.n	800bd92 <USBH_FindInterfaceIndex+0x8>
  return 0xFFU;
 800bda8:	23ff      	movs	r3, #255	; 0xff
}
 800bdaa:	4618      	mov	r0, r3
 800bdac:	bc10      	pop	{r4}
 800bdae:	4770      	bx	lr
    if((pif->bInterfaceNumber == interface_number) && (pif->bAlternateSetting == alt_settings))
 800bdb0:	241a      	movs	r4, #26
 800bdb2:	fb04 0403 	mla	r4, r4, r3, r0
 800bdb6:	f894 4341 	ldrb.w	r4, [r4, #833]	; 0x341
 800bdba:	4294      	cmp	r4, r2
 800bdbc:	d1f0      	bne.n	800bda0 <USBH_FindInterfaceIndex+0x16>
 800bdbe:	e7f4      	b.n	800bdaa <USBH_FindInterfaceIndex+0x20>
  return 0xFFU;
 800bdc0:	23ff      	movs	r3, #255	; 0xff
}
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	4770      	bx	lr

0800bdc6 <USBH_Start>:
{
 800bdc6:	b510      	push	{r4, lr}
 800bdc8:	4604      	mov	r4, r0
  USBH_LL_Start(phost);
 800bdca:	f001 facf 	bl	800d36c <USBH_LL_Start>
  USBH_LL_DriverVBUS (phost, TRUE);
 800bdce:	2101      	movs	r1, #1
 800bdd0:	4620      	mov	r0, r4
 800bdd2:	f001 fa7b 	bl	800d2cc <USBH_LL_DriverVBUS>
}
 800bdd6:	2000      	movs	r0, #0
 800bdd8:	bd10      	pop	{r4, pc}

0800bdda <USBH_Stop>:
{
 800bdda:	b510      	push	{r4, lr}
 800bddc:	4604      	mov	r4, r0
  USBH_LL_Stop(phost);
 800bdde:	f001 facd 	bl	800d37c <USBH_LL_Stop>
  USBH_LL_DriverVBUS (phost, FALSE);
 800bde2:	2100      	movs	r1, #0
 800bde4:	4620      	mov	r0, r4
 800bde6:	f001 fa71 	bl	800d2cc <USBH_LL_DriverVBUS>
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800bdea:	7921      	ldrb	r1, [r4, #4]
 800bdec:	4620      	mov	r0, r4
 800bdee:	f000 fcc8 	bl	800c782 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800bdf2:	7961      	ldrb	r1, [r4, #5]
 800bdf4:	4620      	mov	r0, r4
 800bdf6:	f000 fcc4 	bl	800c782 <USBH_FreePipe>
}
 800bdfa:	2000      	movs	r0, #0
 800bdfc:	bd10      	pop	{r4, pc}

0800bdfe <USBH_ReEnumerate>:
{
 800bdfe:	b510      	push	{r4, lr}
 800be00:	4604      	mov	r4, r0
  USBH_Stop(phost);
 800be02:	f7ff ffea 	bl	800bdda <USBH_Stop>
  USBH_Delay(200U);
 800be06:	20c8      	movs	r0, #200	; 0xc8
 800be08:	f001 fa9b 	bl	800d342 <USBH_Delay>
  DeInitStateMachine(phost);
 800be0c:	4620      	mov	r0, r4
 800be0e:	f7ff fe68 	bl	800bae2 <DeInitStateMachine>
  USBH_Start(phost);
 800be12:	4620      	mov	r0, r4
 800be14:	f7ff ffd7 	bl	800bdc6 <USBH_Start>
}
 800be18:	2000      	movs	r0, #0
 800be1a:	bd10      	pop	{r4, pc}

0800be1c <USBH_LL_SetTimer>:
  phost->Timer = time;
 800be1c:	f8c0 13bc 	str.w	r1, [r0, #956]	; 0x3bc
 800be20:	4770      	bx	lr

0800be22 <USBH_LL_IncTimer>:
{
 800be22:	b508      	push	{r3, lr}
  phost->Timer ++;
 800be24:	f8d0 33bc 	ldr.w	r3, [r0, #956]	; 0x3bc
 800be28:	3301      	adds	r3, #1
 800be2a:	f8c0 33bc 	str.w	r3, [r0, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800be2e:	f7ff fe7d 	bl	800bb2c <USBH_HandleSof>
 800be32:	bd08      	pop	{r3, pc}

0800be34 <USBH_LL_PortEnabled>:
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
  phost->device.PortEnabled = 1U;
 800be34:	2301      	movs	r3, #1
 800be36:	f880 331f 	strb.w	r3, [r0, #799]	; 0x31f
 800be3a:	4770      	bx	lr

0800be3c <USBH_LL_PortDisabled>:
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
  phost->device.PortEnabled = 0U;
 800be3c:	2300      	movs	r3, #0
 800be3e:	f880 331f 	strb.w	r3, [r0, #799]	; 0x31f
 800be42:	4770      	bx	lr

0800be44 <USBH_IsPortEnabled>:
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
  return(phost->device.PortEnabled);
}
 800be44:	f890 031f 	ldrb.w	r0, [r0, #799]	; 0x31f
 800be48:	4770      	bx	lr

0800be4a <USBH_Process>:
{
 800be4a:	b530      	push	{r4, r5, lr}
 800be4c:	b087      	sub	sp, #28
 800be4e:	4604      	mov	r4, r0
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800be50:	2302      	movs	r3, #2
 800be52:	f88d 3017 	strb.w	r3, [sp, #23]
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 800be56:	f7ff fff5 	bl	800be44 <USBH_IsPortEnabled>
 800be5a:	b938      	cbnz	r0, 800be6c <USBH_Process+0x22>
 800be5c:	7823      	ldrb	r3, [r4, #0]
 800be5e:	b12b      	cbz	r3, 800be6c <USBH_Process+0x22>
    if(phost->gState != HOST_DEV_DISCONNECTED)
 800be60:	7823      	ldrb	r3, [r4, #0]
 800be62:	b2db      	uxtb	r3, r3
 800be64:	2b03      	cmp	r3, #3
 800be66:	d001      	beq.n	800be6c <USBH_Process+0x22>
      phost->gState = HOST_DEV_DISCONNECTED;
 800be68:	2303      	movs	r3, #3
 800be6a:	7023      	strb	r3, [r4, #0]
  switch (phost->gState)
 800be6c:	7823      	ldrb	r3, [r4, #0]
 800be6e:	b2db      	uxtb	r3, r3
 800be70:	2b0b      	cmp	r3, #11
 800be72:	d84a      	bhi.n	800bf0a <USBH_Process+0xc0>
 800be74:	e8df f003 	tbb	[pc, r3]
 800be78:	d01a1306 	.word	0xd01a1306
 800be7c:	5eb54c49 	.word	0x5eb54c49
 800be80:	c7837268 	.word	0xc7837268
    if (phost->device.is_connected)
 800be84:	f894 331e 	ldrb.w	r3, [r4, #798]	; 0x31e
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d03e      	beq.n	800bf0a <USBH_Process+0xc0>
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800be8c:	2301      	movs	r3, #1
 800be8e:	7023      	strb	r3, [r4, #0]
      USBH_Delay(200U);
 800be90:	20c8      	movs	r0, #200	; 0xc8
 800be92:	f001 fa56 	bl	800d342 <USBH_Delay>
      USBH_LL_ResetPort(phost);
 800be96:	4620      	mov	r0, r4
 800be98:	f001 fa78 	bl	800d38c <USBH_LL_ResetPort>
 800be9c:	e035      	b.n	800bf0a <USBH_Process+0xc0>
    if (phost->device.PortEnabled == 1U)
 800be9e:	f894 331f 	ldrb.w	r3, [r4, #799]	; 0x31f
 800bea2:	2b01      	cmp	r3, #1
 800bea4:	d131      	bne.n	800bf0a <USBH_Process+0xc0>
      phost->gState = HOST_DEV_ATTACHED;
 800bea6:	2302      	movs	r3, #2
 800bea8:	7023      	strb	r3, [r4, #0]
 800beaa:	e02e      	b.n	800bf0a <USBH_Process+0xc0>
    USBH_Delay(100U);
 800beac:	2064      	movs	r0, #100	; 0x64
 800beae:	f001 fa48 	bl	800d342 <USBH_Delay>
    phost->device.speed = USBH_LL_GetSpeed(phost);
 800beb2:	4620      	mov	r0, r4
 800beb4:	f001 f9f0 	bl	800d298 <USBH_LL_GetSpeed>
 800beb8:	f884 031d 	strb.w	r0, [r4, #797]	; 0x31d
    phost->gState = HOST_ENUMERATION;
 800bebc:	2305      	movs	r3, #5
 800bebe:	7023      	strb	r3, [r4, #0]
    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 800bec0:	2100      	movs	r1, #0
 800bec2:	4620      	mov	r0, r4
 800bec4:	f000 fc4c 	bl	800c760 <USBH_AllocPipe>
 800bec8:	7160      	strb	r0, [r4, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 800beca:	2180      	movs	r1, #128	; 0x80
 800becc:	4620      	mov	r0, r4
 800bece:	f000 fc47 	bl	800c760 <USBH_AllocPipe>
 800bed2:	4601      	mov	r1, r0
 800bed4:	7120      	strb	r0, [r4, #4]
    USBH_OpenPipe (phost,
 800bed6:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800beda:	79a2      	ldrb	r2, [r4, #6]
 800bedc:	9202      	str	r2, [sp, #8]
 800bede:	2500      	movs	r5, #0
 800bee0:	9501      	str	r5, [sp, #4]
 800bee2:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 800bee6:	9200      	str	r2, [sp, #0]
 800bee8:	2280      	movs	r2, #128	; 0x80
 800beea:	4620      	mov	r0, r4
 800beec:	f000 fc23 	bl	800c736 <USBH_OpenPipe>
    USBH_OpenPipe (phost,
 800bef0:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800bef4:	7961      	ldrb	r1, [r4, #5]
 800bef6:	79a2      	ldrb	r2, [r4, #6]
 800bef8:	9202      	str	r2, [sp, #8]
 800befa:	9501      	str	r5, [sp, #4]
 800befc:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 800bf00:	9200      	str	r2, [sp, #0]
 800bf02:	462a      	mov	r2, r5
 800bf04:	4620      	mov	r0, r4
 800bf06:	f000 fc16 	bl	800c736 <USBH_OpenPipe>
}
 800bf0a:	2000      	movs	r0, #0
 800bf0c:	b007      	add	sp, #28
 800bf0e:	bd30      	pop	{r4, r5, pc}
    if ( USBH_HandleEnum(phost) == USBH_OK)
 800bf10:	4620      	mov	r0, r4
 800bf12:	f7ff fe18 	bl	800bb46 <USBH_HandleEnum>
 800bf16:	2800      	cmp	r0, #0
 800bf18:	d1f7      	bne.n	800bf0a <USBH_Process+0xc0>
      phost->device.current_interface = 0U;
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	f884 3320 	strb.w	r3, [r4, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 800bf20:	f894 3333 	ldrb.w	r3, [r4, #819]	; 0x333
 800bf24:	2b01      	cmp	r3, #1
 800bf26:	d002      	beq.n	800bf2e <USBH_Process+0xe4>
        phost->gState  = HOST_INPUT;
 800bf28:	2307      	movs	r3, #7
 800bf2a:	7023      	strb	r3, [r4, #0]
 800bf2c:	e7ed      	b.n	800bf0a <USBH_Process+0xc0>
        phost->gState  = HOST_SET_CONFIGURATION;
 800bf2e:	2308      	movs	r3, #8
 800bf30:	7023      	strb	r3, [r4, #0]
 800bf32:	e7ea      	b.n	800bf0a <USBH_Process+0xc0>
      if(phost->pUser != NULL)
 800bf34:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d0e6      	beq.n	800bf0a <USBH_Process+0xc0>
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800bf3c:	2101      	movs	r1, #1
 800bf3e:	4620      	mov	r0, r4
 800bf40:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800bf42:	2308      	movs	r3, #8
 800bf44:	7023      	strb	r3, [r4, #0]
 800bf46:	e7e0      	b.n	800bf0a <USBH_Process+0xc0>
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800bf48:	f894 1339 	ldrb.w	r1, [r4, #825]	; 0x339
 800bf4c:	4620      	mov	r0, r4
 800bf4e:	f000 fafb 	bl	800c548 <USBH_SetCfg>
 800bf52:	2800      	cmp	r0, #0
 800bf54:	d1d9      	bne.n	800bf0a <USBH_Process+0xc0>
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 800bf56:	2309      	movs	r3, #9
 800bf58:	7023      	strb	r3, [r4, #0]
 800bf5a:	e7d6      	b.n	800bf0a <USBH_Process+0xc0>
    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800bf5c:	f894 333b 	ldrb.w	r3, [r4, #827]	; 0x33b
 800bf60:	f013 0f20 	tst.w	r3, #32
 800bf64:	d102      	bne.n	800bf6c <USBH_Process+0x122>
      phost->gState  = HOST_CHECK_CLASS;
 800bf66:	230a      	movs	r3, #10
 800bf68:	7023      	strb	r3, [r4, #0]
 800bf6a:	e7ce      	b.n	800bf0a <USBH_Process+0xc0>
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800bf6c:	2101      	movs	r1, #1
 800bf6e:	4620      	mov	r0, r4
 800bf70:	f000 fb0c 	bl	800c58c <USBH_SetFeature>
 800bf74:	2800      	cmp	r0, #0
 800bf76:	d1c8      	bne.n	800bf0a <USBH_Process+0xc0>
        phost->gState  = HOST_CHECK_CLASS;
 800bf78:	230a      	movs	r3, #10
 800bf7a:	7023      	strb	r3, [r4, #0]
 800bf7c:	e7c5      	b.n	800bf0a <USBH_Process+0xc0>
    if(phost->ClassNumber == 0U)
 800bf7e:	f8d4 337c 	ldr.w	r3, [r4, #892]	; 0x37c
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d0c1      	beq.n	800bf0a <USBH_Process+0xc0>
      phost->pActiveClass = NULL;
 800bf86:	2300      	movs	r3, #0
 800bf88:	f8c4 3378 	str.w	r3, [r4, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800bf8c:	b14b      	cbz	r3, 800bfa2 <USBH_Process+0x158>
      if(phost->pActiveClass != NULL)
 800bf8e:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 800bf92:	b31b      	cbz	r3, 800bfdc <USBH_Process+0x192>
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 800bf94:	689b      	ldr	r3, [r3, #8]
 800bf96:	4620      	mov	r0, r4
 800bf98:	4798      	blx	r3
 800bf9a:	b1b8      	cbz	r0, 800bfcc <USBH_Process+0x182>
          phost->gState  = HOST_ABORT_STATE;
 800bf9c:	230d      	movs	r3, #13
 800bf9e:	7023      	strb	r3, [r4, #0]
 800bfa0:	e7b3      	b.n	800bf0a <USBH_Process+0xc0>
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800bfa2:	f103 02dc 	add.w	r2, r3, #220	; 0xdc
 800bfa6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800bfaa:	6852      	ldr	r2, [r2, #4]
 800bfac:	7911      	ldrb	r1, [r2, #4]
 800bfae:	f894 2343 	ldrb.w	r2, [r4, #835]	; 0x343
 800bfb2:	4291      	cmp	r1, r2
 800bfb4:	d002      	beq.n	800bfbc <USBH_Process+0x172>
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800bfb6:	3301      	adds	r3, #1
 800bfb8:	b2db      	uxtb	r3, r3
 800bfba:	e7e7      	b.n	800bf8c <USBH_Process+0x142>
          phost->pActiveClass = phost->pClass[idx];
 800bfbc:	f103 02dc 	add.w	r2, r3, #220	; 0xdc
 800bfc0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800bfc4:	6852      	ldr	r2, [r2, #4]
 800bfc6:	f8c4 2378 	str.w	r2, [r4, #888]	; 0x378
 800bfca:	e7f4      	b.n	800bfb6 <USBH_Process+0x16c>
          phost->gState  = HOST_CLASS_REQUEST;
 800bfcc:	2306      	movs	r3, #6
 800bfce:	7023      	strb	r3, [r4, #0]
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800bfd0:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 800bfd4:	2103      	movs	r1, #3
 800bfd6:	4620      	mov	r0, r4
 800bfd8:	4798      	blx	r3
 800bfda:	e796      	b.n	800bf0a <USBH_Process+0xc0>
        phost->gState  = HOST_ABORT_STATE;
 800bfdc:	230d      	movs	r3, #13
 800bfde:	7023      	strb	r3, [r4, #0]
 800bfe0:	e793      	b.n	800bf0a <USBH_Process+0xc0>
    if(phost->pActiveClass != NULL)
 800bfe2:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 800bfe6:	b15b      	cbz	r3, 800c000 <USBH_Process+0x1b6>
      status = phost->pActiveClass->Requests(phost);
 800bfe8:	691b      	ldr	r3, [r3, #16]
 800bfea:	4620      	mov	r0, r4
 800bfec:	4798      	blx	r3
 800bfee:	f88d 0017 	strb.w	r0, [sp, #23]
      if(status == USBH_OK)
 800bff2:	f89d 3017 	ldrb.w	r3, [sp, #23]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d187      	bne.n	800bf0a <USBH_Process+0xc0>
        phost->gState  = HOST_CLASS;
 800bffa:	230b      	movs	r3, #11
 800bffc:	7023      	strb	r3, [r4, #0]
 800bffe:	e784      	b.n	800bf0a <USBH_Process+0xc0>
      phost->gState  = HOST_ABORT_STATE;
 800c000:	230d      	movs	r3, #13
 800c002:	7023      	strb	r3, [r4, #0]
 800c004:	e781      	b.n	800bf0a <USBH_Process+0xc0>
    if(phost->pActiveClass != NULL)
 800c006:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	f43f af7d 	beq.w	800bf0a <USBH_Process+0xc0>
      phost->pActiveClass->BgndProcess(phost);
 800c010:	695b      	ldr	r3, [r3, #20]
 800c012:	4620      	mov	r0, r4
 800c014:	4798      	blx	r3
 800c016:	e778      	b.n	800bf0a <USBH_Process+0xc0>
    DeInitStateMachine(phost);
 800c018:	4620      	mov	r0, r4
 800c01a:	f7ff fd62 	bl	800bae2 <DeInitStateMachine>
    if(phost->pActiveClass != NULL)
 800c01e:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 800c022:	2b00      	cmp	r3, #0
 800c024:	f43f af71 	beq.w	800bf0a <USBH_Process+0xc0>
      phost->pActiveClass->DeInit(phost);
 800c028:	68db      	ldr	r3, [r3, #12]
 800c02a:	4620      	mov	r0, r4
 800c02c:	4798      	blx	r3
      phost->pActiveClass = NULL;
 800c02e:	2300      	movs	r3, #0
 800c030:	f8c4 3378 	str.w	r3, [r4, #888]	; 0x378
 800c034:	e769      	b.n	800bf0a <USBH_Process+0xc0>

0800c036 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800c036:	b508      	push	{r3, lr}
  if(phost->gState == HOST_IDLE )
 800c038:	7803      	ldrb	r3, [r0, #0]
 800c03a:	b94b      	cbnz	r3, 800c050 <USBH_LL_Connect+0x1a>
  {
    phost->device.is_connected = 1U;
 800c03c:	2301      	movs	r3, #1
 800c03e:	f880 331e 	strb.w	r3, [r0, #798]	; 0x31e

    if(phost->pUser != NULL)
 800c042:	f8d0 33c8 	ldr.w	r3, [r0, #968]	; 0x3c8
 800c046:	b10b      	cbz	r3, 800c04c <USBH_LL_Connect+0x16>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800c048:	2104      	movs	r1, #4
 800c04a:	4798      	blx	r3
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
}
 800c04c:	2000      	movs	r0, #0
 800c04e:	bd08      	pop	{r3, pc}
    if (phost->device.PortEnabled == 1U)
 800c050:	f890 331f 	ldrb.w	r3, [r0, #799]	; 0x31f
 800c054:	2b01      	cmp	r3, #1
 800c056:	d1f9      	bne.n	800c04c <USBH_LL_Connect+0x16>
      phost->gState = HOST_DEV_ATTACHED;
 800c058:	2302      	movs	r3, #2
 800c05a:	7003      	strb	r3, [r0, #0]
 800c05c:	e7f6      	b.n	800c04c <USBH_LL_Connect+0x16>

0800c05e <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800c05e:	b510      	push	{r4, lr}
 800c060:	4604      	mov	r4, r0
  /*Stop Host */
  USBH_LL_Stop(phost);
 800c062:	f001 f98b 	bl	800d37c <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800c066:	7921      	ldrb	r1, [r4, #4]
 800c068:	4620      	mov	r0, r4
 800c06a:	f000 fb8a 	bl	800c782 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800c06e:	7961      	ldrb	r1, [r4, #5]
 800c070:	4620      	mov	r0, r4
 800c072:	f000 fb86 	bl	800c782 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800c076:	2300      	movs	r3, #0
 800c078:	f884 331e 	strb.w	r3, [r4, #798]	; 0x31e

  if(phost->pUser != NULL)
 800c07c:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 800c080:	b113      	cbz	r3, 800c088 <USBH_LL_Disconnect+0x2a>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800c082:	2105      	movs	r1, #5
 800c084:	4620      	mov	r0, r4
 800c086:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800c088:	4620      	mov	r0, r4
 800c08a:	f001 f96f 	bl	800d36c <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800c08e:	2303      	movs	r3, #3
 800c090:	7023      	strb	r3, [r4, #0]
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
}
 800c092:	2000      	movs	r0, #0
 800c094:	bd10      	pop	{r4, pc}

0800c096 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 800c096:	b410      	push	{r4}
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800c098:	780b      	ldrb	r3, [r1, #0]
 800c09a:	7003      	strb	r3, [r0, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800c09c:	784b      	ldrb	r3, [r1, #1]
 800c09e:	7043      	strb	r3, [r0, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800c0a0:	788b      	ldrb	r3, [r1, #2]
 800c0a2:	78cc      	ldrb	r4, [r1, #3]
 800c0a4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800c0a8:	8043      	strh	r3, [r0, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800c0aa:	790b      	ldrb	r3, [r1, #4]
 800c0ac:	7103      	strb	r3, [r0, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800c0ae:	794b      	ldrb	r3, [r1, #5]
 800c0b0:	7143      	strb	r3, [r0, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800c0b2:	798b      	ldrb	r3, [r1, #6]
 800c0b4:	7183      	strb	r3, [r0, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 800c0b6:	79cb      	ldrb	r3, [r1, #7]
 800c0b8:	71c3      	strb	r3, [r0, #7]

  if (length > 8U)
 800c0ba:	2a08      	cmp	r2, #8
 800c0bc:	d916      	bls.n	800c0ec <USBH_ParseDevDesc+0x56>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 800c0be:	7a0b      	ldrb	r3, [r1, #8]
 800c0c0:	7a4a      	ldrb	r2, [r1, #9]
 800c0c2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800c0c6:	8103      	strh	r3, [r0, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800c0c8:	7a8b      	ldrb	r3, [r1, #10]
 800c0ca:	7aca      	ldrb	r2, [r1, #11]
 800c0cc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800c0d0:	8143      	strh	r3, [r0, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 800c0d2:	7b0b      	ldrb	r3, [r1, #12]
 800c0d4:	7b4a      	ldrb	r2, [r1, #13]
 800c0d6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800c0da:	8183      	strh	r3, [r0, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 800c0dc:	7b8b      	ldrb	r3, [r1, #14]
 800c0de:	7383      	strb	r3, [r0, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 800c0e0:	7bcb      	ldrb	r3, [r1, #15]
 800c0e2:	73c3      	strb	r3, [r0, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 800c0e4:	7c0b      	ldrb	r3, [r1, #16]
 800c0e6:	7403      	strb	r3, [r0, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800c0e8:	7c4b      	ldrb	r3, [r1, #17]
 800c0ea:	7443      	strb	r3, [r0, #17]
  }
}
 800c0ec:	bc10      	pop	{r4}
 800c0ee:	4770      	bx	lr

0800c0f0 <USBH_ParseInterfaceDesc>:
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800c0f0:	780b      	ldrb	r3, [r1, #0]
 800c0f2:	7003      	strb	r3, [r0, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800c0f4:	784b      	ldrb	r3, [r1, #1]
 800c0f6:	7043      	strb	r3, [r0, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800c0f8:	788b      	ldrb	r3, [r1, #2]
 800c0fa:	7083      	strb	r3, [r0, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800c0fc:	78cb      	ldrb	r3, [r1, #3]
 800c0fe:	70c3      	strb	r3, [r0, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800c100:	790b      	ldrb	r3, [r1, #4]
 800c102:	7103      	strb	r3, [r0, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800c104:	794b      	ldrb	r3, [r1, #5]
 800c106:	7143      	strb	r3, [r0, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800c108:	798b      	ldrb	r3, [r1, #6]
 800c10a:	7183      	strb	r3, [r0, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800c10c:	79cb      	ldrb	r3, [r1, #7]
 800c10e:	71c3      	strb	r3, [r0, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 800c110:	7a0b      	ldrb	r3, [r1, #8]
 800c112:	7203      	strb	r3, [r0, #8]
 800c114:	4770      	bx	lr

0800c116 <USBH_ParseEPDesc>:
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 800c116:	780b      	ldrb	r3, [r1, #0]
 800c118:	7003      	strb	r3, [r0, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 800c11a:	784b      	ldrb	r3, [r1, #1]
 800c11c:	7043      	strb	r3, [r0, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 800c11e:	788b      	ldrb	r3, [r1, #2]
 800c120:	7083      	strb	r3, [r0, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 800c122:	78cb      	ldrb	r3, [r1, #3]
 800c124:	70c3      	strb	r3, [r0, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 800c126:	790b      	ldrb	r3, [r1, #4]
 800c128:	794a      	ldrb	r2, [r1, #5]
 800c12a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800c12e:	8083      	strh	r3, [r0, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 800c130:	798b      	ldrb	r3, [r1, #6]
 800c132:	7183      	strb	r3, [r0, #6]
 800c134:	4770      	bx	lr

0800c136 <USBH_ParseStringDesc>:
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c136:	7843      	ldrb	r3, [r0, #1]
 800c138:	2b03      	cmp	r3, #3
 800c13a:	d000      	beq.n	800c13e <USBH_ParseStringDesc+0x8>
      *pdest =  psrc[idx];
      pdest++;
    }
    *pdest = 0U; /* mark end of string */
  }
}
 800c13c:	4770      	bx	lr
{
 800c13e:	b410      	push	{r4}
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c140:	7804      	ldrb	r4, [r0, #0]
 800c142:	3c02      	subs	r4, #2
 800c144:	42a2      	cmp	r2, r4
 800c146:	bf28      	it	cs
 800c148:	4622      	movcs	r2, r4
 800c14a:	b294      	uxth	r4, r2
    for (idx = 0U; idx < strlength; idx += 2U)
 800c14c:	2300      	movs	r3, #0
 800c14e:	e005      	b.n	800c15c <USBH_ParseStringDesc+0x26>
      *pdest =  psrc[idx];
 800c150:	18c2      	adds	r2, r0, r3
 800c152:	7892      	ldrb	r2, [r2, #2]
 800c154:	f801 2b01 	strb.w	r2, [r1], #1
    for (idx = 0U; idx < strlength; idx += 2U)
 800c158:	3302      	adds	r3, #2
 800c15a:	b29b      	uxth	r3, r3
 800c15c:	42a3      	cmp	r3, r4
 800c15e:	d3f7      	bcc.n	800c150 <USBH_ParseStringDesc+0x1a>
    *pdest = 0U; /* mark end of string */
 800c160:	2300      	movs	r3, #0
 800c162:	700b      	strb	r3, [r1, #0]
}
 800c164:	bc10      	pop	{r4}
 800c166:	e7e9      	b.n	800c13c <USBH_ParseStringDesc+0x6>

0800c168 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800c168:	b530      	push	{r4, r5, lr}
 800c16a:	b083      	sub	sp, #12
 800c16c:	4604      	mov	r4, r0
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;

  switch (phost->Control.state)
 800c16e:	7e03      	ldrb	r3, [r0, #24]
 800c170:	3b01      	subs	r3, #1
 800c172:	2b0a      	cmp	r3, #10
 800c174:	f200 80da 	bhi.w	800c32c <USBH_HandleControl+0x1c4>
 800c178:	e8df f003 	tbb	[pc, r3]
 800c17c:	43371006 	.word	0x43371006
 800c180:	8c806456 	.word	0x8c806456
 800c184:	ad9f      	.short	0xad9f
 800c186:	c4          	.byte	0xc4
 800c187:	00          	.byte	0x00
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800c188:	7942      	ldrb	r2, [r0, #5]
 800c18a:	f100 0110 	add.w	r1, r0, #16
 800c18e:	f000 fa20 	bl	800c5d2 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800c192:	2302      	movs	r3, #2
 800c194:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c196:	2001      	movs	r0, #1

  default:
    break;
  }
  return status;
}
 800c198:	b003      	add	sp, #12
 800c19a:	bd30      	pop	{r4, r5, pc}
    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c19c:	7941      	ldrb	r1, [r0, #5]
 800c19e:	f001 f88f 	bl	800d2c0 <USBH_LL_GetURBState>
    if(URB_Status == USBH_URB_DONE)
 800c1a2:	2801      	cmp	r0, #1
 800c1a4:	d005      	beq.n	800c1b2 <USBH_HandleControl+0x4a>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800c1a6:	2804      	cmp	r0, #4
 800c1a8:	d01b      	beq.n	800c1e2 <USBH_HandleControl+0x7a>
 800c1aa:	2802      	cmp	r0, #2
 800c1ac:	d019      	beq.n	800c1e2 <USBH_HandleControl+0x7a>
  USBH_StatusTypeDef status = USBH_BUSY;
 800c1ae:	2001      	movs	r0, #1
 800c1b0:	e7f2      	b.n	800c198 <USBH_HandleControl+0x30>
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800c1b2:	7c22      	ldrb	r2, [r4, #16]
      if (phost->Control.setup.b.wLength.w != 0U)
 800c1b4:	8ae3      	ldrh	r3, [r4, #22]
 800c1b6:	b14b      	cbz	r3, 800c1cc <USBH_HandleControl+0x64>
        if (direction == USB_D2H)
 800c1b8:	f012 0f80 	tst.w	r2, #128	; 0x80
 800c1bc:	d103      	bne.n	800c1c6 <USBH_HandleControl+0x5e>
          phost->Control.state = CTRL_DATA_OUT;
 800c1be:	2305      	movs	r3, #5
 800c1c0:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c1c2:	2001      	movs	r0, #1
 800c1c4:	e7e8      	b.n	800c198 <USBH_HandleControl+0x30>
          phost->Control.state = CTRL_DATA_IN;
 800c1c6:	2303      	movs	r3, #3
 800c1c8:	7623      	strb	r3, [r4, #24]
 800c1ca:	e7e5      	b.n	800c198 <USBH_HandleControl+0x30>
        if (direction == USB_D2H)
 800c1cc:	f012 0f80 	tst.w	r2, #128	; 0x80
 800c1d0:	d103      	bne.n	800c1da <USBH_HandleControl+0x72>
          phost->Control.state = CTRL_STATUS_IN;
 800c1d2:	2307      	movs	r3, #7
 800c1d4:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c1d6:	2001      	movs	r0, #1
 800c1d8:	e7de      	b.n	800c198 <USBH_HandleControl+0x30>
          phost->Control.state = CTRL_STATUS_OUT;
 800c1da:	2309      	movs	r3, #9
 800c1dc:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c1de:	2001      	movs	r0, #1
 800c1e0:	e7da      	b.n	800c198 <USBH_HandleControl+0x30>
        phost->Control.state = CTRL_ERROR;
 800c1e2:	230b      	movs	r3, #11
 800c1e4:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c1e6:	2001      	movs	r0, #1
 800c1e8:	e7d6      	b.n	800c198 <USBH_HandleControl+0x30>
    phost->Control.timer = (uint16_t)phost->Timer;
 800c1ea:	f8d0 33bc 	ldr.w	r3, [r0, #956]	; 0x3bc
 800c1ee:	81c3      	strh	r3, [r0, #14]
    USBH_CtlReceiveData(phost,
 800c1f0:	7903      	ldrb	r3, [r0, #4]
 800c1f2:	8982      	ldrh	r2, [r0, #12]
 800c1f4:	6881      	ldr	r1, [r0, #8]
 800c1f6:	f000 fa13 	bl	800c620 <USBH_CtlReceiveData>
    phost->Control.state = CTRL_DATA_IN_WAIT;
 800c1fa:	2304      	movs	r3, #4
 800c1fc:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c1fe:	2001      	movs	r0, #1
    break;
 800c200:	e7ca      	b.n	800c198 <USBH_HandleControl+0x30>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800c202:	7901      	ldrb	r1, [r0, #4]
 800c204:	f001 f85c 	bl	800d2c0 <USBH_LL_GetURBState>
    if  (URB_Status == USBH_URB_DONE)
 800c208:	2801      	cmp	r0, #1
 800c20a:	d006      	beq.n	800c21a <USBH_HandleControl+0xb2>
    if  (URB_Status == USBH_URB_STALL)
 800c20c:	2805      	cmp	r0, #5
 800c20e:	f000 808f 	beq.w	800c330 <USBH_HandleControl+0x1c8>
      if (URB_Status == USBH_URB_ERROR)
 800c212:	2804      	cmp	r0, #4
 800c214:	d004      	beq.n	800c220 <USBH_HandleControl+0xb8>
  USBH_StatusTypeDef status = USBH_BUSY;
 800c216:	2001      	movs	r0, #1
 800c218:	e7be      	b.n	800c198 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_STATUS_OUT;
 800c21a:	2309      	movs	r3, #9
 800c21c:	7623      	strb	r3, [r4, #24]
 800c21e:	e7f5      	b.n	800c20c <USBH_HandleControl+0xa4>
        phost->Control.state = CTRL_ERROR;
 800c220:	230b      	movs	r3, #11
 800c222:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c224:	2001      	movs	r0, #1
 800c226:	e7b7      	b.n	800c198 <USBH_HandleControl+0x30>
    USBH_CtlSendData (phost,
 800c228:	7943      	ldrb	r3, [r0, #5]
 800c22a:	8982      	ldrh	r2, [r0, #12]
 800c22c:	2501      	movs	r5, #1
 800c22e:	9500      	str	r5, [sp, #0]
 800c230:	6881      	ldr	r1, [r0, #8]
 800c232:	f000 f9df 	bl	800c5f4 <USBH_CtlSendData>
     phost->Control.timer = (uint16_t)phost->Timer;
 800c236:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 800c23a:	81e3      	strh	r3, [r4, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c23c:	2306      	movs	r3, #6
 800c23e:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c240:	4628      	mov	r0, r5
    break;
 800c242:	e7a9      	b.n	800c198 <USBH_HandleControl+0x30>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800c244:	7941      	ldrb	r1, [r0, #5]
 800c246:	f001 f83b 	bl	800d2c0 <USBH_LL_GetURBState>
    if  (URB_Status == USBH_URB_DONE)
 800c24a:	2801      	cmp	r0, #1
 800c24c:	d007      	beq.n	800c25e <USBH_HandleControl+0xf6>
    else if  (URB_Status == USBH_URB_STALL)
 800c24e:	2805      	cmp	r0, #5
 800c250:	d008      	beq.n	800c264 <USBH_HandleControl+0xfc>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800c252:	2802      	cmp	r0, #2
 800c254:	d00a      	beq.n	800c26c <USBH_HandleControl+0x104>
      if (URB_Status == USBH_URB_ERROR)
 800c256:	2804      	cmp	r0, #4
 800c258:	d00c      	beq.n	800c274 <USBH_HandleControl+0x10c>
  USBH_StatusTypeDef status = USBH_BUSY;
 800c25a:	2001      	movs	r0, #1
 800c25c:	e79c      	b.n	800c198 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_STATUS_IN;
 800c25e:	2307      	movs	r3, #7
 800c260:	7623      	strb	r3, [r4, #24]
 800c262:	e799      	b.n	800c198 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_STALLED;
 800c264:	230c      	movs	r3, #12
 800c266:	7623      	strb	r3, [r4, #24]
      status = USBH_NOT_SUPPORTED;
 800c268:	2003      	movs	r0, #3
 800c26a:	e795      	b.n	800c198 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_DATA_OUT;
 800c26c:	2305      	movs	r3, #5
 800c26e:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c270:	2001      	movs	r0, #1
 800c272:	e791      	b.n	800c198 <USBH_HandleControl+0x30>
        phost->Control.state = CTRL_ERROR;
 800c274:	230b      	movs	r3, #11
 800c276:	7623      	strb	r3, [r4, #24]
        status = USBH_FAIL;
 800c278:	2002      	movs	r0, #2
 800c27a:	e78d      	b.n	800c198 <USBH_HandleControl+0x30>
    USBH_CtlReceiveData (phost,
 800c27c:	7903      	ldrb	r3, [r0, #4]
 800c27e:	2200      	movs	r2, #0
 800c280:	4611      	mov	r1, r2
 800c282:	f000 f9cd 	bl	800c620 <USBH_CtlReceiveData>
    phost->Control.timer = (uint16_t)phost->Timer;
 800c286:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 800c28a:	81e3      	strh	r3, [r4, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800c28c:	2308      	movs	r3, #8
 800c28e:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c290:	2001      	movs	r0, #1
    break;
 800c292:	e781      	b.n	800c198 <USBH_HandleControl+0x30>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800c294:	7901      	ldrb	r1, [r0, #4]
 800c296:	f001 f813 	bl	800d2c0 <USBH_LL_GetURBState>
    if  ( URB_Status == USBH_URB_DONE)
 800c29a:	2801      	cmp	r0, #1
 800c29c:	d005      	beq.n	800c2aa <USBH_HandleControl+0x142>
    else if (URB_Status == USBH_URB_ERROR)
 800c29e:	2804      	cmp	r0, #4
 800c2a0:	d007      	beq.n	800c2b2 <USBH_HandleControl+0x14a>
      if(URB_Status == USBH_URB_STALL)
 800c2a2:	2805      	cmp	r0, #5
 800c2a4:	d046      	beq.n	800c334 <USBH_HandleControl+0x1cc>
  USBH_StatusTypeDef status = USBH_BUSY;
 800c2a6:	2001      	movs	r0, #1
 800c2a8:	e776      	b.n	800c198 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_COMPLETE;
 800c2aa:	230d      	movs	r3, #13
 800c2ac:	7623      	strb	r3, [r4, #24]
      status = USBH_OK;
 800c2ae:	2000      	movs	r0, #0
 800c2b0:	e772      	b.n	800c198 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_ERROR;
 800c2b2:	230b      	movs	r3, #11
 800c2b4:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c2b6:	2001      	movs	r0, #1
 800c2b8:	e76e      	b.n	800c198 <USBH_HandleControl+0x30>
    USBH_CtlSendData (phost,
 800c2ba:	7943      	ldrb	r3, [r0, #5]
 800c2bc:	2501      	movs	r5, #1
 800c2be:	9500      	str	r5, [sp, #0]
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	4611      	mov	r1, r2
 800c2c4:	f000 f996 	bl	800c5f4 <USBH_CtlSendData>
     phost->Control.timer = (uint16_t)phost->Timer;
 800c2c8:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 800c2cc:	81e3      	strh	r3, [r4, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c2ce:	230a      	movs	r3, #10
 800c2d0:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c2d2:	4628      	mov	r0, r5
    break;
 800c2d4:	e760      	b.n	800c198 <USBH_HandleControl+0x30>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800c2d6:	7941      	ldrb	r1, [r0, #5]
 800c2d8:	f000 fff2 	bl	800d2c0 <USBH_LL_GetURBState>
    if  (URB_Status == USBH_URB_DONE)
 800c2dc:	2801      	cmp	r0, #1
 800c2de:	d005      	beq.n	800c2ec <USBH_HandleControl+0x184>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800c2e0:	2802      	cmp	r0, #2
 800c2e2:	d007      	beq.n	800c2f4 <USBH_HandleControl+0x18c>
      if (URB_Status == USBH_URB_ERROR)
 800c2e4:	2804      	cmp	r0, #4
 800c2e6:	d009      	beq.n	800c2fc <USBH_HandleControl+0x194>
  USBH_StatusTypeDef status = USBH_BUSY;
 800c2e8:	2001      	movs	r0, #1
 800c2ea:	e755      	b.n	800c198 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_COMPLETE;
 800c2ec:	230d      	movs	r3, #13
 800c2ee:	7623      	strb	r3, [r4, #24]
      status = USBH_OK;
 800c2f0:	2000      	movs	r0, #0
 800c2f2:	e751      	b.n	800c198 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_STATUS_OUT;
 800c2f4:	2309      	movs	r3, #9
 800c2f6:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c2f8:	2001      	movs	r0, #1
 800c2fa:	e74d      	b.n	800c198 <USBH_HandleControl+0x30>
        phost->Control.state = CTRL_ERROR;
 800c2fc:	230b      	movs	r3, #11
 800c2fe:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c300:	2001      	movs	r0, #1
 800c302:	e749      	b.n	800c198 <USBH_HandleControl+0x30>
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800c304:	7e43      	ldrb	r3, [r0, #25]
 800c306:	3301      	adds	r3, #1
 800c308:	b2db      	uxtb	r3, r3
 800c30a:	7643      	strb	r3, [r0, #25]
 800c30c:	2b02      	cmp	r3, #2
 800c30e:	d907      	bls.n	800c320 <USBH_HandleControl+0x1b8>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800c310:	f8d0 33c8 	ldr.w	r3, [r0, #968]	; 0x3c8
 800c314:	2106      	movs	r1, #6
 800c316:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800c318:	2300      	movs	r3, #0
 800c31a:	7663      	strb	r3, [r4, #25]
      status = USBH_FAIL;
 800c31c:	2002      	movs	r0, #2
 800c31e:	e73b      	b.n	800c198 <USBH_HandleControl+0x30>
      USBH_LL_Stop(phost);
 800c320:	f001 f82c 	bl	800d37c <USBH_LL_Stop>
      phost->Control.state = CTRL_SETUP;
 800c324:	2001      	movs	r0, #1
 800c326:	7620      	strb	r0, [r4, #24]
      phost->RequestState = CMD_SEND;
 800c328:	70a0      	strb	r0, [r4, #2]
 800c32a:	e735      	b.n	800c198 <USBH_HandleControl+0x30>
  USBH_StatusTypeDef status = USBH_BUSY;
 800c32c:	2001      	movs	r0, #1
 800c32e:	e733      	b.n	800c198 <USBH_HandleControl+0x30>
      status = USBH_NOT_SUPPORTED;
 800c330:	2003      	movs	r0, #3
 800c332:	e731      	b.n	800c198 <USBH_HandleControl+0x30>
        status = USBH_NOT_SUPPORTED;
 800c334:	2003      	movs	r0, #3
 800c336:	e72f      	b.n	800c198 <USBH_HandleControl+0x30>

0800c338 <USBH_GetNextDesc>:
  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c338:	7803      	ldrb	r3, [r0, #0]
 800c33a:	880a      	ldrh	r2, [r1, #0]
 800c33c:	4413      	add	r3, r2
 800c33e:	800b      	strh	r3, [r1, #0]
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c340:	7803      	ldrb	r3, [r0, #0]
}
 800c342:	4418      	add	r0, r3
 800c344:	4770      	bx	lr

0800c346 <USBH_ParseCfgDesc>:
{
 800c346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c34a:	b082      	sub	sp, #8
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800c34c:	780b      	ldrb	r3, [r1, #0]
 800c34e:	7003      	strb	r3, [r0, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 800c350:	784b      	ldrb	r3, [r1, #1]
 800c352:	7043      	strb	r3, [r0, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800c354:	788b      	ldrb	r3, [r1, #2]
 800c356:	78cc      	ldrb	r4, [r1, #3]
 800c358:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800c35c:	8043      	strh	r3, [r0, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800c35e:	790b      	ldrb	r3, [r1, #4]
 800c360:	7103      	strb	r3, [r0, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 800c362:	794b      	ldrb	r3, [r1, #5]
 800c364:	7143      	strb	r3, [r0, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800c366:	798b      	ldrb	r3, [r1, #6]
 800c368:	7183      	strb	r3, [r0, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800c36a:	79cb      	ldrb	r3, [r1, #7]
 800c36c:	71c3      	strb	r3, [r0, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800c36e:	7a0b      	ldrb	r3, [r1, #8]
 800c370:	7203      	strb	r3, [r0, #8]
  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c372:	2a09      	cmp	r2, #9
 800c374:	d945      	bls.n	800c402 <USBH_ParseCfgDesc+0xbc>
 800c376:	4605      	mov	r5, r0
    ptr = USB_LEN_CFG_DESC;
 800c378:	2309      	movs	r3, #9
 800c37a:	f8ad 3006 	strh.w	r3, [sp, #6]
  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800c37e:	460c      	mov	r4, r1
  uint8_t                      if_ix = 0U;
 800c380:	2600      	movs	r6, #0
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c382:	2e01      	cmp	r6, #1
 800c384:	d83d      	bhi.n	800c402 <USBH_ParseCfgDesc+0xbc>
 800c386:	886a      	ldrh	r2, [r5, #2]
 800c388:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800c38c:	429a      	cmp	r2, r3
 800c38e:	d938      	bls.n	800c402 <USBH_ParseCfgDesc+0xbc>
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c390:	f10d 0106 	add.w	r1, sp, #6
 800c394:	4620      	mov	r0, r4
 800c396:	f7ff ffcf 	bl	800c338 <USBH_GetNextDesc>
 800c39a:	4604      	mov	r4, r0
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800c39c:	7843      	ldrb	r3, [r0, #1]
 800c39e:	2b04      	cmp	r3, #4
 800c3a0:	d1ef      	bne.n	800c382 <USBH_ParseCfgDesc+0x3c>
        pif = &cfg_desc->Itf_Desc[if_ix];
 800c3a2:	46b0      	mov	r8, r6
 800c3a4:	201a      	movs	r0, #26
 800c3a6:	fb00 f006 	mul.w	r0, r0, r6
 800c3aa:	3008      	adds	r0, #8
 800c3ac:	4428      	add	r0, r5
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 800c3ae:	4621      	mov	r1, r4
 800c3b0:	3002      	adds	r0, #2
 800c3b2:	f7ff fe9d 	bl	800c0f0 <USBH_ParseInterfaceDesc>
        ep_ix = 0U;
 800c3b6:	2700      	movs	r7, #0
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c3b8:	231a      	movs	r3, #26
 800c3ba:	fb03 5308 	mla	r3, r3, r8, r5
 800c3be:	7b9b      	ldrb	r3, [r3, #14]
 800c3c0:	429f      	cmp	r7, r3
 800c3c2:	d21b      	bcs.n	800c3fc <USBH_ParseCfgDesc+0xb6>
 800c3c4:	886a      	ldrh	r2, [r5, #2]
 800c3c6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800c3ca:	429a      	cmp	r2, r3
 800c3cc:	d916      	bls.n	800c3fc <USBH_ParseCfgDesc+0xb6>
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 800c3ce:	f10d 0106 	add.w	r1, sp, #6
 800c3d2:	4620      	mov	r0, r4
 800c3d4:	f7ff ffb0 	bl	800c338 <USBH_GetNextDesc>
 800c3d8:	4604      	mov	r4, r0
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800c3da:	7843      	ldrb	r3, [r0, #1]
 800c3dc:	2b05      	cmp	r3, #5
 800c3de:	d1eb      	bne.n	800c3b8 <USBH_ParseCfgDesc+0x72>
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800c3e0:	3701      	adds	r7, #1
 800c3e2:	201a      	movs	r0, #26
 800c3e4:	fb00 f008 	mul.w	r0, r0, r8
 800c3e8:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 800c3ec:	3008      	adds	r0, #8
 800c3ee:	4428      	add	r0, r5
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 800c3f0:	4621      	mov	r1, r4
 800c3f2:	3004      	adds	r0, #4
 800c3f4:	f7ff fe8f 	bl	800c116 <USBH_ParseEPDesc>
            ep_ix++;
 800c3f8:	b2ff      	uxtb	r7, r7
 800c3fa:	e7dd      	b.n	800c3b8 <USBH_ParseCfgDesc+0x72>
        if_ix++;
 800c3fc:	3601      	adds	r6, #1
 800c3fe:	b2f6      	uxtb	r6, r6
 800c400:	e7bf      	b.n	800c382 <USBH_ParseCfgDesc+0x3c>
}
 800c402:	b002      	add	sp, #8
 800c404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c408 <USBH_CtlReq>:
  switch (phost->RequestState)
 800c408:	7883      	ldrb	r3, [r0, #2]
 800c40a:	2b01      	cmp	r3, #1
 800c40c:	d003      	beq.n	800c416 <USBH_CtlReq+0xe>
 800c40e:	2b02      	cmp	r3, #2
 800c410:	d009      	beq.n	800c426 <USBH_CtlReq+0x1e>
  status = USBH_BUSY;
 800c412:	2301      	movs	r3, #1
 800c414:	e005      	b.n	800c422 <USBH_CtlReq+0x1a>
    phost->Control.buff = buff;
 800c416:	6081      	str	r1, [r0, #8]
    phost->Control.length = length;
 800c418:	8182      	strh	r2, [r0, #12]
    phost->Control.state = CTRL_SETUP;
 800c41a:	2301      	movs	r3, #1
 800c41c:	7603      	strb	r3, [r0, #24]
    phost->RequestState = CMD_WAIT;
 800c41e:	2202      	movs	r2, #2
 800c420:	7082      	strb	r2, [r0, #2]
}
 800c422:	4618      	mov	r0, r3
 800c424:	4770      	bx	lr
{
 800c426:	b510      	push	{r4, lr}
 800c428:	4604      	mov	r4, r0
    status = USBH_HandleControl(phost);
 800c42a:	f7ff fe9d 	bl	800c168 <USBH_HandleControl>
    if (status == USBH_OK)
 800c42e:	4603      	mov	r3, r0
 800c430:	b130      	cbz	r0, 800c440 <USBH_CtlReq+0x38>
    else if (status == USBH_NOT_SUPPORTED)
 800c432:	2803      	cmp	r0, #3
 800c434:	d00a      	beq.n	800c44c <USBH_CtlReq+0x44>
      if (status == USBH_FAIL)
 800c436:	2802      	cmp	r0, #2
 800c438:	d106      	bne.n	800c448 <USBH_CtlReq+0x40>
        phost->RequestState = CMD_SEND;
 800c43a:	2201      	movs	r2, #1
 800c43c:	70a2      	strb	r2, [r4, #2]
 800c43e:	e003      	b.n	800c448 <USBH_CtlReq+0x40>
      phost->RequestState = CMD_SEND;
 800c440:	2201      	movs	r2, #1
 800c442:	70a2      	strb	r2, [r4, #2]
      phost->Control.state =CTRL_IDLE;
 800c444:	2200      	movs	r2, #0
 800c446:	7622      	strb	r2, [r4, #24]
}
 800c448:	4618      	mov	r0, r3
 800c44a:	bd10      	pop	{r4, pc}
      phost->RequestState = CMD_SEND;
 800c44c:	2201      	movs	r2, #1
 800c44e:	70a2      	strb	r2, [r4, #2]
      phost->Control.state = CTRL_IDLE;
 800c450:	2200      	movs	r2, #0
 800c452:	7622      	strb	r2, [r4, #24]
 800c454:	e7f8      	b.n	800c448 <USBH_CtlReq+0x40>

0800c456 <USBH_GetDescriptor>:
{
 800c456:	b538      	push	{r3, r4, r5, lr}
 800c458:	f8bd 5010 	ldrh.w	r5, [sp, #16]
  if(phost->RequestState == CMD_SEND)
 800c45c:	7884      	ldrb	r4, [r0, #2]
 800c45e:	2c01      	cmp	r4, #1
 800c460:	d004      	beq.n	800c46c <USBH_GetDescriptor+0x16>
  return USBH_CtlReq(phost, buff, length);
 800c462:	462a      	mov	r2, r5
 800c464:	4619      	mov	r1, r3
 800c466:	f7ff ffcf 	bl	800c408 <USBH_CtlReq>
}
 800c46a:	bd38      	pop	{r3, r4, r5, pc}
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800c46c:	f061 047f 	orn	r4, r1, #127	; 0x7f
 800c470:	7404      	strb	r4, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800c472:	2106      	movs	r1, #6
 800c474:	7441      	strb	r1, [r0, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800c476:	8242      	strh	r2, [r0, #18]
    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800c478:	f402 447f 	and.w	r4, r2, #65280	; 0xff00
 800c47c:	f5b4 7f40 	cmp.w	r4, #768	; 0x300
 800c480:	d003      	beq.n	800c48a <USBH_GetDescriptor+0x34>
      phost->Control.setup.b.wIndex.w = 0U;
 800c482:	2200      	movs	r2, #0
 800c484:	8282      	strh	r2, [r0, #20]
    phost->Control.setup.b.wLength.w = length;
 800c486:	82c5      	strh	r5, [r0, #22]
 800c488:	e7eb      	b.n	800c462 <USBH_GetDescriptor+0xc>
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800c48a:	f240 4209 	movw	r2, #1033	; 0x409
 800c48e:	8282      	strh	r2, [r0, #20]
 800c490:	e7f9      	b.n	800c486 <USBH_GetDescriptor+0x30>

0800c492 <USBH_Get_DevDesc>:
{
 800c492:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c494:	b083      	sub	sp, #12
 800c496:	4604      	mov	r4, r0
                                  phost->device.Data,
 800c498:	f500 758e 	add.w	r5, r0, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800c49c:	460e      	mov	r6, r1
 800c49e:	9100      	str	r1, [sp, #0]
 800c4a0:	462b      	mov	r3, r5
 800c4a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c4a6:	2100      	movs	r1, #0
 800c4a8:	f7ff ffd5 	bl	800c456 <USBH_GetDescriptor>
 800c4ac:	4607      	mov	r7, r0
 800c4ae:	b110      	cbz	r0, 800c4b6 <USBH_Get_DevDesc+0x24>
}
 800c4b0:	4638      	mov	r0, r7
 800c4b2:	b003      	add	sp, #12
 800c4b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800c4b6:	4632      	mov	r2, r6
 800c4b8:	4629      	mov	r1, r5
 800c4ba:	f204 3022 	addw	r0, r4, #802	; 0x322
 800c4be:	f7ff fdea 	bl	800c096 <USBH_ParseDevDesc>
 800c4c2:	e7f5      	b.n	800c4b0 <USBH_Get_DevDesc+0x1e>

0800c4c4 <USBH_Get_CfgDesc>:
{
 800c4c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4c6:	b083      	sub	sp, #12
 800c4c8:	4604      	mov	r4, r0
 800c4ca:	460e      	mov	r6, r1
  pData = phost->device.CfgDesc_Raw;
 800c4cc:	f100 051c 	add.w	r5, r0, #28
  if((status = USBH_GetDescriptor(phost,
 800c4d0:	9100      	str	r1, [sp, #0]
 800c4d2:	462b      	mov	r3, r5
 800c4d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c4d8:	2100      	movs	r1, #0
 800c4da:	f7ff ffbc 	bl	800c456 <USBH_GetDescriptor>
 800c4de:	4607      	mov	r7, r0
 800c4e0:	b110      	cbz	r0, 800c4e8 <USBH_Get_CfgDesc+0x24>
}
 800c4e2:	4638      	mov	r0, r7
 800c4e4:	b003      	add	sp, #12
 800c4e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 800c4e8:	4632      	mov	r2, r6
 800c4ea:	4629      	mov	r1, r5
 800c4ec:	f504 704d 	add.w	r0, r4, #820	; 0x334
 800c4f0:	f7ff ff29 	bl	800c346 <USBH_ParseCfgDesc>
 800c4f4:	e7f5      	b.n	800c4e2 <USBH_Get_CfgDesc+0x1e>

0800c4f6 <USBH_Get_StringDesc>:
{
 800c4f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4f8:	b083      	sub	sp, #12
 800c4fa:	4617      	mov	r7, r2
 800c4fc:	461d      	mov	r5, r3
                                  phost->device.Data,
 800c4fe:	f500 748e 	add.w	r4, r0, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800c502:	9300      	str	r3, [sp, #0]
 800c504:	4623      	mov	r3, r4
 800c506:	f441 7240 	orr.w	r2, r1, #768	; 0x300
 800c50a:	2100      	movs	r1, #0
 800c50c:	f7ff ffa3 	bl	800c456 <USBH_GetDescriptor>
 800c510:	4606      	mov	r6, r0
 800c512:	b110      	cbz	r0, 800c51a <USBH_Get_StringDesc+0x24>
}
 800c514:	4630      	mov	r0, r6
 800c516:	b003      	add	sp, #12
 800c518:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800c51a:	462a      	mov	r2, r5
 800c51c:	4639      	mov	r1, r7
 800c51e:	4620      	mov	r0, r4
 800c520:	f7ff fe09 	bl	800c136 <USBH_ParseStringDesc>
 800c524:	e7f6      	b.n	800c514 <USBH_Get_StringDesc+0x1e>

0800c526 <USBH_SetAddress>:
{
 800c526:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800c528:	7883      	ldrb	r3, [r0, #2]
 800c52a:	2b01      	cmp	r3, #1
 800c52c:	d004      	beq.n	800c538 <USBH_SetAddress+0x12>
  return USBH_CtlReq(phost, 0U, 0U);
 800c52e:	2200      	movs	r2, #0
 800c530:	4611      	mov	r1, r2
 800c532:	f7ff ff69 	bl	800c408 <USBH_CtlReq>
}
 800c536:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800c538:	2300      	movs	r3, #0
 800c53a:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800c53c:	2205      	movs	r2, #5
 800c53e:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800c540:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c542:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c544:	82c3      	strh	r3, [r0, #22]
 800c546:	e7f2      	b.n	800c52e <USBH_SetAddress+0x8>

0800c548 <USBH_SetCfg>:
{
 800c548:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800c54a:	7883      	ldrb	r3, [r0, #2]
 800c54c:	2b01      	cmp	r3, #1
 800c54e:	d004      	beq.n	800c55a <USBH_SetCfg+0x12>
  return USBH_CtlReq(phost, 0U , 0U);
 800c550:	2200      	movs	r2, #0
 800c552:	4611      	mov	r1, r2
 800c554:	f7ff ff58 	bl	800c408 <USBH_CtlReq>
}
 800c558:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c55a:	2300      	movs	r3, #0
 800c55c:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800c55e:	2209      	movs	r2, #9
 800c560:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800c562:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c564:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c566:	82c3      	strh	r3, [r0, #22]
 800c568:	e7f2      	b.n	800c550 <USBH_SetCfg+0x8>

0800c56a <USBH_SetInterface>:
{
 800c56a:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800c56c:	7883      	ldrb	r3, [r0, #2]
 800c56e:	2b01      	cmp	r3, #1
 800c570:	d004      	beq.n	800c57c <USBH_SetInterface+0x12>
  return USBH_CtlReq(phost, 0U , 0U);
 800c572:	2200      	movs	r2, #0
 800c574:	4611      	mov	r1, r2
 800c576:	f7ff ff47 	bl	800c408 <USBH_CtlReq>
}
 800c57a:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE
 800c57c:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_INTERFACE;
 800c57e:	230b      	movs	r3, #11
 800c580:	7443      	strb	r3, [r0, #17]
    phost->Control.setup.b.wValue.w = altSetting;
 800c582:	8242      	strh	r2, [r0, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c584:	8281      	strh	r1, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c586:	2300      	movs	r3, #0
 800c588:	82c3      	strh	r3, [r0, #22]
 800c58a:	e7f2      	b.n	800c572 <USBH_SetInterface+0x8>

0800c58c <USBH_SetFeature>:
{
 800c58c:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800c58e:	7883      	ldrb	r3, [r0, #2]
 800c590:	2b01      	cmp	r3, #1
 800c592:	d004      	beq.n	800c59e <USBH_SetFeature+0x12>
  return USBH_CtlReq(phost, 0U, 0U);
 800c594:	2200      	movs	r2, #0
 800c596:	4611      	mov	r1, r2
 800c598:	f7ff ff36 	bl	800c408 <USBH_CtlReq>
}
 800c59c:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c59e:	2300      	movs	r3, #0
 800c5a0:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800c5a2:	2203      	movs	r2, #3
 800c5a4:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800c5a6:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c5a8:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c5aa:	82c3      	strh	r3, [r0, #22]
 800c5ac:	e7f2      	b.n	800c594 <USBH_SetFeature+0x8>

0800c5ae <USBH_ClrFeature>:
{
 800c5ae:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800c5b0:	7883      	ldrb	r3, [r0, #2]
 800c5b2:	2b01      	cmp	r3, #1
 800c5b4:	d004      	beq.n	800c5c0 <USBH_ClrFeature+0x12>
  return USBH_CtlReq(phost, 0U , 0U);
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	4611      	mov	r1, r2
 800c5ba:	f7ff ff25 	bl	800c408 <USBH_CtlReq>
}
 800c5be:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c5c0:	2302      	movs	r3, #2
 800c5c2:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	7443      	strb	r3, [r0, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	8243      	strh	r3, [r0, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c5cc:	8281      	strh	r1, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c5ce:	82c3      	strh	r3, [r0, #22]
 800c5d0:	e7f1      	b.n	800c5b6 <USBH_ClrFeature+0x8>

0800c5d2 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800c5d2:	b530      	push	{r4, r5, lr}
 800c5d4:	b085      	sub	sp, #20
 800c5d6:	4615      	mov	r5, r2

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c5d8:	2400      	movs	r4, #0
 800c5da:	9403      	str	r4, [sp, #12]
 800c5dc:	2308      	movs	r3, #8
 800c5de:	9302      	str	r3, [sp, #8]
 800c5e0:	9101      	str	r1, [sp, #4]
 800c5e2:	9400      	str	r4, [sp, #0]
 800c5e4:	4623      	mov	r3, r4
 800c5e6:	4622      	mov	r2, r4
 800c5e8:	4629      	mov	r1, r5
 800c5ea:	f000 fef2 	bl	800d3d2 <USBH_LL_SubmitURB>
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
}
 800c5ee:	4620      	mov	r0, r4
 800c5f0:	b005      	add	sp, #20
 800c5f2:	bd30      	pop	{r4, r5, pc}

0800c5f4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800c5f4:	b530      	push	{r4, r5, lr}
 800c5f6:	b085      	sub	sp, #20
 800c5f8:	460c      	mov	r4, r1
 800c5fa:	4619      	mov	r1, r3
 800c5fc:	f89d 3020 	ldrb.w	r3, [sp, #32]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800c600:	f890 531d 	ldrb.w	r5, [r0, #797]	; 0x31d
 800c604:	b105      	cbz	r5, 800c608 <USBH_CtlSendData+0x14>
  {
    do_ping = 0U;
 800c606:	2300      	movs	r3, #0
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c608:	9303      	str	r3, [sp, #12]
 800c60a:	9202      	str	r2, [sp, #8]
 800c60c:	9401      	str	r4, [sp, #4]
 800c60e:	2301      	movs	r3, #1
 800c610:	9300      	str	r3, [sp, #0]
 800c612:	2300      	movs	r3, #0
 800c614:	461a      	mov	r2, r3
 800c616:	f000 fedc 	bl	800d3d2 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
}
 800c61a:	2000      	movs	r0, #0
 800c61c:	b005      	add	sp, #20
 800c61e:	bd30      	pop	{r4, r5, pc}

0800c620 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800c620:	b530      	push	{r4, r5, lr}
 800c622:	b085      	sub	sp, #20
 800c624:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c626:	2400      	movs	r4, #0
 800c628:	9403      	str	r4, [sp, #12]
 800c62a:	9202      	str	r2, [sp, #8]
 800c62c:	9101      	str	r1, [sp, #4]
 800c62e:	2201      	movs	r2, #1
 800c630:	9200      	str	r2, [sp, #0]
 800c632:	4623      	mov	r3, r4
 800c634:	4629      	mov	r1, r5
 800c636:	f000 fecc 	bl	800d3d2 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;

}
 800c63a:	4620      	mov	r0, r4
 800c63c:	b005      	add	sp, #20
 800c63e:	bd30      	pop	{r4, r5, pc}

0800c640 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800c640:	b530      	push	{r4, r5, lr}
 800c642:	b085      	sub	sp, #20
 800c644:	460c      	mov	r4, r1
 800c646:	4619      	mov	r1, r3
 800c648:	f89d 3020 	ldrb.w	r3, [sp, #32]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800c64c:	f890 531d 	ldrb.w	r5, [r0, #797]	; 0x31d
 800c650:	b105      	cbz	r5, 800c654 <USBH_BulkSendData+0x14>
  {
    do_ping = 0U;
 800c652:	2300      	movs	r3, #0
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c654:	9303      	str	r3, [sp, #12]
 800c656:	9202      	str	r2, [sp, #8]
 800c658:	9401      	str	r4, [sp, #4]
 800c65a:	2301      	movs	r3, #1
 800c65c:	9300      	str	r3, [sp, #0]
 800c65e:	2302      	movs	r3, #2
 800c660:	2200      	movs	r2, #0
 800c662:	f000 feb6 	bl	800d3d2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
}
 800c666:	2000      	movs	r0, #0
 800c668:	b005      	add	sp, #20
 800c66a:	bd30      	pop	{r4, r5, pc}

0800c66c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800c66c:	b530      	push	{r4, r5, lr}
 800c66e:	b085      	sub	sp, #20
 800c670:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c672:	2400      	movs	r4, #0
 800c674:	9403      	str	r4, [sp, #12]
 800c676:	9202      	str	r2, [sp, #8]
 800c678:	9101      	str	r1, [sp, #4]
 800c67a:	2201      	movs	r2, #1
 800c67c:	9200      	str	r2, [sp, #0]
 800c67e:	2302      	movs	r3, #2
 800c680:	4629      	mov	r1, r5
 800c682:	f000 fea6 	bl	800d3d2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
}
 800c686:	4620      	mov	r0, r4
 800c688:	b005      	add	sp, #20
 800c68a:	bd30      	pop	{r4, r5, pc}

0800c68c <USBH_InterruptReceiveData>:
  */
USBH_StatusTypeDef USBH_InterruptReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t length,
                                uint8_t pipe_num)
{
 800c68c:	b530      	push	{r4, r5, lr}
 800c68e:	b085      	sub	sp, #20
 800c690:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c692:	2400      	movs	r4, #0
 800c694:	9403      	str	r4, [sp, #12]
 800c696:	9202      	str	r2, [sp, #8]
 800c698:	9101      	str	r1, [sp, #4]
 800c69a:	2201      	movs	r2, #1
 800c69c:	9200      	str	r2, [sp, #0]
 800c69e:	2303      	movs	r3, #3
 800c6a0:	4629      	mov	r1, r5
 800c6a2:	f000 fe96 	bl	800d3d2 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
}
 800c6a6:	4620      	mov	r0, r4
 800c6a8:	b005      	add	sp, #20
 800c6aa:	bd30      	pop	{r4, r5, pc}

0800c6ac <USBH_InterruptSendData>:
  */
USBH_StatusTypeDef USBH_InterruptSendData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t length,
                                uint8_t pipe_num)
{
 800c6ac:	b530      	push	{r4, r5, lr}
 800c6ae:	b085      	sub	sp, #20
 800c6b0:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c6b2:	2400      	movs	r4, #0
 800c6b4:	9403      	str	r4, [sp, #12]
 800c6b6:	9202      	str	r2, [sp, #8]
 800c6b8:	9101      	str	r1, [sp, #4]
 800c6ba:	2301      	movs	r3, #1
 800c6bc:	9300      	str	r3, [sp, #0]
 800c6be:	2303      	movs	r3, #3
 800c6c0:	4622      	mov	r2, r4
 800c6c2:	4629      	mov	r1, r5
 800c6c4:	f000 fe85 	bl	800d3d2 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
}
 800c6c8:	4620      	mov	r0, r4
 800c6ca:	b005      	add	sp, #20
 800c6cc:	bd30      	pop	{r4, r5, pc}

0800c6ce <USBH_IsocReceiveData>:
  */
USBH_StatusTypeDef USBH_IsocReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint32_t length,
                                uint8_t pipe_num)
{
 800c6ce:	b530      	push	{r4, r5, lr}
 800c6d0:	b085      	sub	sp, #20
 800c6d2:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c6d4:	2400      	movs	r4, #0
 800c6d6:	9403      	str	r4, [sp, #12]
 800c6d8:	b292      	uxth	r2, r2
 800c6da:	9202      	str	r2, [sp, #8]
 800c6dc:	9101      	str	r1, [sp, #4]
 800c6de:	2201      	movs	r2, #1
 800c6e0:	9200      	str	r2, [sp, #0]
 800c6e2:	4613      	mov	r3, r2
 800c6e4:	4629      	mov	r1, r5
 800c6e6:	f000 fe74 	bl	800d3d2 <USBH_LL_SubmitURB>
                          (uint16_t)length,     /* data length      */
                          0U);


  return USBH_OK;
}
 800c6ea:	4620      	mov	r0, r4
 800c6ec:	b005      	add	sp, #20
 800c6ee:	bd30      	pop	{r4, r5, pc}

0800c6f0 <USBH_IsocSendData>:
  */
USBH_StatusTypeDef USBH_IsocSendData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint32_t length,
                                uint8_t pipe_num)
{
 800c6f0:	b530      	push	{r4, r5, lr}
 800c6f2:	b085      	sub	sp, #20
 800c6f4:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c6f6:	2400      	movs	r4, #0
 800c6f8:	9403      	str	r4, [sp, #12]
 800c6fa:	b292      	uxth	r2, r2
 800c6fc:	9202      	str	r2, [sp, #8]
 800c6fe:	9101      	str	r1, [sp, #4]
 800c700:	2301      	movs	r3, #1
 800c702:	9300      	str	r3, [sp, #0]
 800c704:	4622      	mov	r2, r4
 800c706:	4629      	mov	r1, r5
 800c708:	f000 fe63 	bl	800d3d2 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
}
 800c70c:	4620      	mov	r0, r4
 800c70e:	b005      	add	sp, #20
 800c710:	bd30      	pop	{r4, r5, pc}

0800c712 <USBH_GetFreePipe>:
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
  uint8_t idx = 0U;

  for (idx = 0U ; idx < 11U ; idx++)
 800c712:	2300      	movs	r3, #0
 800c714:	2b0a      	cmp	r3, #10
 800c716:	d80b      	bhi.n	800c730 <USBH_GetFreePipe+0x1e>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c718:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 800c71c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800c720:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800c724:	d002      	beq.n	800c72c <USBH_GetFreePipe+0x1a>
  for (idx = 0U ; idx < 11U ; idx++)
 800c726:	3301      	adds	r3, #1
 800c728:	b2db      	uxtb	r3, r3
 800c72a:	e7f3      	b.n	800c714 <USBH_GetFreePipe+0x2>
	{
	   return (uint16_t)idx;
 800c72c:	b298      	uxth	r0, r3
 800c72e:	4770      	bx	lr
	}
  }
  return 0xFFFFU;
 800c730:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 800c734:	4770      	bx	lr

0800c736 <USBH_OpenPipe>:
{
 800c736:	b510      	push	{r4, lr}
 800c738:	b084      	sub	sp, #16
  USBH_LL_OpenPipe(phost,
 800c73a:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800c73e:	9402      	str	r4, [sp, #8]
 800c740:	f89d 401c 	ldrb.w	r4, [sp, #28]
 800c744:	9401      	str	r4, [sp, #4]
 800c746:	f89d 4018 	ldrb.w	r4, [sp, #24]
 800c74a:	9400      	str	r4, [sp, #0]
 800c74c:	f000 fe26 	bl	800d39c <USBH_LL_OpenPipe>
}
 800c750:	2000      	movs	r0, #0
 800c752:	b004      	add	sp, #16
 800c754:	bd10      	pop	{r4, pc}

0800c756 <USBH_ClosePipe>:
{
 800c756:	b508      	push	{r3, lr}
  USBH_LL_ClosePipe(phost, pipe_num);
 800c758:	f000 fe33 	bl	800d3c2 <USBH_LL_ClosePipe>
}
 800c75c:	2000      	movs	r0, #0
 800c75e:	bd08      	pop	{r3, pc}

0800c760 <USBH_AllocPipe>:
{
 800c760:	b538      	push	{r3, r4, r5, lr}
 800c762:	4605      	mov	r5, r0
 800c764:	460c      	mov	r4, r1
  pipe =  USBH_GetFreePipe(phost);
 800c766:	f7ff ffd4 	bl	800c712 <USBH_GetFreePipe>
  if (pipe != 0xFFFFU)
 800c76a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c76e:	4298      	cmp	r0, r3
 800c770:	d005      	beq.n	800c77e <USBH_AllocPipe+0x1e>
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800c772:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 800c776:	f100 03e0 	add.w	r3, r0, #224	; 0xe0
 800c77a:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
}
 800c77e:	b2c0      	uxtb	r0, r0
 800c780:	bd38      	pop	{r3, r4, r5, pc}

0800c782 <USBH_FreePipe>:
   if(idx < 11U)
 800c782:	290a      	cmp	r1, #10
 800c784:	d806      	bhi.n	800c794 <USBH_FreePipe+0x12>
	 phost->Pipes[idx] &= 0x7FFFU;
 800c786:	31e0      	adds	r1, #224	; 0xe0
 800c788:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800c78c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c790:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
 800c794:	2000      	movs	r0, #0
 800c796:	4770      	bx	lr

0800c798 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800c798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c79c:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c79e:	2400      	movs	r4, #0
 800c7a0:	9407      	str	r4, [sp, #28]
 800c7a2:	9408      	str	r4, [sp, #32]
 800c7a4:	9409      	str	r4, [sp, #36]	; 0x24
 800c7a6:	940a      	str	r4, [sp, #40]	; 0x28
 800c7a8:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800c7aa:	9401      	str	r4, [sp, #4]
 800c7ac:	4b48      	ldr	r3, [pc, #288]	; (800c8d0 <MX_GPIO_Init+0x138>)
 800c7ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7b0:	f042 0210 	orr.w	r2, r2, #16
 800c7b4:	631a      	str	r2, [r3, #48]	; 0x30
 800c7b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7b8:	f002 0210 	and.w	r2, r2, #16
 800c7bc:	9201      	str	r2, [sp, #4]
 800c7be:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c7c0:	9402      	str	r4, [sp, #8]
 800c7c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7c4:	f042 0204 	orr.w	r2, r2, #4
 800c7c8:	631a      	str	r2, [r3, #48]	; 0x30
 800c7ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7cc:	f002 0204 	and.w	r2, r2, #4
 800c7d0:	9202      	str	r2, [sp, #8]
 800c7d2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c7d4:	9403      	str	r4, [sp, #12]
 800c7d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c7dc:	631a      	str	r2, [r3, #48]	; 0x30
 800c7de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7e0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800c7e4:	9203      	str	r2, [sp, #12]
 800c7e6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c7e8:	9404      	str	r4, [sp, #16]
 800c7ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7ec:	f042 0201 	orr.w	r2, r2, #1
 800c7f0:	631a      	str	r2, [r3, #48]	; 0x30
 800c7f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7f4:	f002 0201 	and.w	r2, r2, #1
 800c7f8:	9204      	str	r2, [sp, #16]
 800c7fa:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c7fc:	9405      	str	r4, [sp, #20]
 800c7fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c800:	f042 0202 	orr.w	r2, r2, #2
 800c804:	631a      	str	r2, [r3, #48]	; 0x30
 800c806:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c808:	f002 0202 	and.w	r2, r2, #2
 800c80c:	9205      	str	r2, [sp, #20]
 800c80e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c810:	9406      	str	r4, [sp, #24]
 800c812:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c814:	f042 0208 	orr.w	r2, r2, #8
 800c818:	631a      	str	r2, [r3, #48]	; 0x30
 800c81a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c81c:	f003 0308 	and.w	r3, r3, #8
 800c820:	9306      	str	r3, [sp, #24]
 800c822:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800c824:	4e2b      	ldr	r6, [pc, #172]	; (800c8d4 <MX_GPIO_Init+0x13c>)
 800c826:	4622      	mov	r2, r4
 800c828:	2108      	movs	r1, #8
 800c82a:	4630      	mov	r0, r6
 800c82c:	f7f5 fc5d 	bl	80020ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800c830:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800c8e4 <MX_GPIO_Init+0x14c>
 800c834:	2201      	movs	r2, #1
 800c836:	4611      	mov	r1, r2
 800c838:	4640      	mov	r0, r8
 800c83a:	f7f5 fc56 	bl	80020ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800c83e:	4f26      	ldr	r7, [pc, #152]	; (800c8d8 <MX_GPIO_Init+0x140>)
 800c840:	4622      	mov	r2, r4
 800c842:	f24f 0110 	movw	r1, #61456	; 0xf010
 800c846:	4638      	mov	r0, r7
 800c848:	f7f5 fc4f 	bl	80020ea <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800c84c:	2308      	movs	r3, #8
 800c84e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c850:	2501      	movs	r5, #1
 800c852:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c854:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c856:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800c858:	a907      	add	r1, sp, #28
 800c85a:	4630      	mov	r0, r6
 800c85c:	f7f5 fac6 	bl	8001dec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800c860:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c862:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c864:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c866:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800c868:	a907      	add	r1, sp, #28
 800c86a:	4640      	mov	r0, r8
 800c86c:	f7f5 fabe 	bl	8001dec <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800c870:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800c872:	f8df 8074 	ldr.w	r8, [pc, #116]	; 800c8e8 <MX_GPIO_Init+0x150>
 800c876:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c87a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800c87c:	a907      	add	r1, sp, #28
 800c87e:	4817      	ldr	r0, [pc, #92]	; (800c8dc <MX_GPIO_Init+0x144>)
 800c880:	f7f5 fab4 	bl	8001dec <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800c884:	2304      	movs	r3, #4
 800c886:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c888:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c88a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800c88c:	a907      	add	r1, sp, #28
 800c88e:	4814      	ldr	r0, [pc, #80]	; (800c8e0 <MX_GPIO_Init+0x148>)
 800c890:	f7f5 faac 	bl	8001dec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800c894:	f24f 0310 	movw	r3, #61456	; 0xf010
 800c898:	9307      	str	r3, [sp, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c89a:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c89c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c89e:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c8a0:	a907      	add	r1, sp, #28
 800c8a2:	4638      	mov	r0, r7
 800c8a4:	f7f5 faa2 	bl	8001dec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800c8a8:	2320      	movs	r3, #32
 800c8aa:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c8ac:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c8ae:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800c8b0:	a907      	add	r1, sp, #28
 800c8b2:	4638      	mov	r0, r7
 800c8b4:	f7f5 fa9a 	bl	8001dec <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800c8b8:	2302      	movs	r3, #2
 800c8ba:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800c8bc:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c8c0:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800c8c2:	a907      	add	r1, sp, #28
 800c8c4:	4630      	mov	r0, r6
 800c8c6:	f7f5 fa91 	bl	8001dec <HAL_GPIO_Init>

}
 800c8ca:	b00c      	add	sp, #48	; 0x30
 800c8cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8d0:	40023800 	.word	0x40023800
 800c8d4:	40021000 	.word	0x40021000
 800c8d8:	40020c00 	.word	0x40020c00
 800c8dc:	40020000 	.word	0x40020000
 800c8e0:	40020400 	.word	0x40020400
 800c8e4:	40020800 	.word	0x40020800
 800c8e8:	10120000 	.word	0x10120000

0800c8ec <MX_DMA_Init>:
{
 800c8ec:	b510      	push	{r4, lr}
 800c8ee:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 800c8f0:	2400      	movs	r4, #0
 800c8f2:	9401      	str	r4, [sp, #4]
 800c8f4:	4b0d      	ldr	r3, [pc, #52]	; (800c92c <MX_DMA_Init+0x40>)
 800c8f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c8f8:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800c8fc:	631a      	str	r2, [r3, #48]	; 0x30
 800c8fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c900:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c904:	9301      	str	r3, [sp, #4]
 800c906:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800c908:	4622      	mov	r2, r4
 800c90a:	4621      	mov	r1, r4
 800c90c:	200e      	movs	r0, #14
 800c90e:	f7f4 fd55 	bl	80013bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800c912:	200e      	movs	r0, #14
 800c914:	f7f4 fd84 	bl	8001420 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800c918:	4622      	mov	r2, r4
 800c91a:	4621      	mov	r1, r4
 800c91c:	2010      	movs	r0, #16
 800c91e:	f7f4 fd4d 	bl	80013bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800c922:	2010      	movs	r0, #16
 800c924:	f7f4 fd7c 	bl	8001420 <HAL_NVIC_EnableIRQ>
}
 800c928:	b002      	add	sp, #8
 800c92a:	bd10      	pop	{r4, pc}
 800c92c:	40023800 	.word	0x40023800

0800c930 <MX_I2C1_Init>:
{
 800c930:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 800c932:	4809      	ldr	r0, [pc, #36]	; (800c958 <MX_I2C1_Init+0x28>)
 800c934:	4b09      	ldr	r3, [pc, #36]	; (800c95c <MX_I2C1_Init+0x2c>)
 800c936:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800c938:	4b09      	ldr	r3, [pc, #36]	; (800c960 <MX_I2C1_Init+0x30>)
 800c93a:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800c93c:	2300      	movs	r3, #0
 800c93e:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800c940:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800c942:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c946:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800c948:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800c94a:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800c94c:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800c94e:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800c950:	f7f6 feb1 	bl	80036b6 <HAL_I2C_Init>
 800c954:	bd08      	pop	{r3, pc}
 800c956:	bf00      	nop
 800c958:	2000065c 	.word	0x2000065c
 800c95c:	40005400 	.word	0x40005400
 800c960:	000186a0 	.word	0x000186a0

0800c964 <MX_I2S3_Init>:
{
 800c964:	b508      	push	{r3, lr}
  hi2s3.Instance = SPI3;
 800c966:	4809      	ldr	r0, [pc, #36]	; (800c98c <MX_I2S3_Init+0x28>)
 800c968:	4b09      	ldr	r3, [pc, #36]	; (800c990 <MX_I2S3_Init+0x2c>)
 800c96a:	6003      	str	r3, [r0, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800c96c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c970:	6042      	str	r2, [r0, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800c972:	2300      	movs	r3, #0
 800c974:	6083      	str	r3, [r0, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800c976:	60c3      	str	r3, [r0, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800c978:	6102      	str	r2, [r0, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800c97a:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800c97e:	6142      	str	r2, [r0, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800c980:	6183      	str	r3, [r0, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800c982:	61c3      	str	r3, [r0, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800c984:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800c986:	f7fa f88b 	bl	8006aa0 <HAL_I2S_Init>
 800c98a:	bd08      	pop	{r3, pc}
 800c98c:	20000a10 	.word	0x20000a10
 800c990:	40003c00 	.word	0x40003c00

0800c994 <MX_I2S2_Init>:
{
 800c994:	b508      	push	{r3, lr}
  hi2s2.Instance = SPI2;
 800c996:	4809      	ldr	r0, [pc, #36]	; (800c9bc <MX_I2S2_Init+0x28>)
 800c998:	4b09      	ldr	r3, [pc, #36]	; (800c9c0 <MX_I2S2_Init+0x2c>)
 800c99a:	6003      	str	r3, [r0, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 800c99c:	f44f 7340 	mov.w	r3, #768	; 0x300
 800c9a0:	6043      	str	r3, [r0, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	6083      	str	r3, [r0, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 800c9a6:	60c3      	str	r3, [r0, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800c9a8:	6103      	str	r3, [r0, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800c9aa:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800c9ae:	6142      	str	r2, [r0, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800c9b0:	6183      	str	r3, [r0, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800c9b2:	61c3      	str	r3, [r0, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800c9b4:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800c9b6:	f7fa f873 	bl	8006aa0 <HAL_I2S_Init>
 800c9ba:	bd08      	pop	{r3, pc}
 800c9bc:	200009c8 	.word	0x200009c8
 800c9c0:	40003800 	.word	0x40003800

0800c9c4 <MX_SPI1_Init>:
{
 800c9c4:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 800c9c6:	480b      	ldr	r0, [pc, #44]	; (800c9f4 <MX_SPI1_Init+0x30>)
 800c9c8:	4b0b      	ldr	r3, [pc, #44]	; (800c9f8 <MX_SPI1_Init+0x34>)
 800c9ca:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800c9cc:	f44f 7382 	mov.w	r3, #260	; 0x104
 800c9d0:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800c9d6:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800c9d8:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800c9da:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800c9dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c9e0:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c9e2:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800c9e4:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800c9e6:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c9e8:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800c9ea:	230a      	movs	r3, #10
 800c9ec:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800c9ee:	f7fc fa83 	bl	8008ef8 <HAL_SPI_Init>
 800c9f2:	bd08      	pop	{r3, pc}
 800c9f4:	20000970 	.word	0x20000970
 800c9f8:	40013000 	.word	0x40013000

0800c9fc <SystemClock_Config>:
{
 800c9fc:	b570      	push	{r4, r5, r6, lr}
 800c9fe:	b098      	sub	sp, #96	; 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800ca00:	2230      	movs	r2, #48	; 0x30
 800ca02:	2100      	movs	r1, #0
 800ca04:	eb0d 0002 	add.w	r0, sp, r2
 800ca08:	f002 f958 	bl	800ecbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800ca0c:	2400      	movs	r4, #0
 800ca0e:	9407      	str	r4, [sp, #28]
 800ca10:	9408      	str	r4, [sp, #32]
 800ca12:	9409      	str	r4, [sp, #36]	; 0x24
 800ca14:	940a      	str	r4, [sp, #40]	; 0x28
 800ca16:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800ca18:	9403      	str	r4, [sp, #12]
 800ca1a:	9404      	str	r4, [sp, #16]
 800ca1c:	9405      	str	r4, [sp, #20]
 800ca1e:	9406      	str	r4, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 800ca20:	9401      	str	r4, [sp, #4]
 800ca22:	4b20      	ldr	r3, [pc, #128]	; (800caa4 <SystemClock_Config+0xa8>)
 800ca24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ca26:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800ca2a:	641a      	str	r2, [r3, #64]	; 0x40
 800ca2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ca32:	9301      	str	r3, [sp, #4]
 800ca34:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800ca36:	9402      	str	r4, [sp, #8]
 800ca38:	4b1b      	ldr	r3, [pc, #108]	; (800caa8 <SystemClock_Config+0xac>)
 800ca3a:	681a      	ldr	r2, [r3, #0]
 800ca3c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ca40:	601a      	str	r2, [r3, #0]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ca48:	9302      	str	r3, [sp, #8]
 800ca4a:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800ca4c:	2601      	movs	r6, #1
 800ca4e:	960c      	str	r6, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800ca50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800ca54:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800ca56:	2502      	movs	r5, #2
 800ca58:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800ca5a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ca5e:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800ca60:	2308      	movs	r3, #8
 800ca62:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800ca64:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800ca68:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800ca6a:	9516      	str	r5, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800ca6c:	2307      	movs	r3, #7
 800ca6e:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800ca70:	a80c      	add	r0, sp, #48	; 0x30
 800ca72:	f7fb fb59 	bl	8008128 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ca76:	230f      	movs	r3, #15
 800ca78:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800ca7a:	9508      	str	r5, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800ca7c:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800ca7e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800ca82:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800ca84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ca88:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800ca8a:	2105      	movs	r1, #5
 800ca8c:	a807      	add	r0, sp, #28
 800ca8e:	f7fb fddb 	bl	8008648 <HAL_RCC_ClockConfig>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800ca92:	9603      	str	r6, [sp, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800ca94:	23c0      	movs	r3, #192	; 0xc0
 800ca96:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800ca98:	9505      	str	r5, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ca9a:	a803      	add	r0, sp, #12
 800ca9c:	f7fb ff3c 	bl	8008918 <HAL_RCCEx_PeriphCLKConfig>
}
 800caa0:	b018      	add	sp, #96	; 0x60
 800caa2:	bd70      	pop	{r4, r5, r6, pc}
 800caa4:	40023800 	.word	0x40023800
 800caa8:	40007000 	.word	0x40007000

0800caac <main>:
{
 800caac:	b508      	push	{r3, lr}
  HAL_Init();
 800caae:	f7f4 fba7 	bl	8001200 <HAL_Init>
  SystemClock_Config();
 800cab2:	f7ff ffa3 	bl	800c9fc <SystemClock_Config>
  MX_GPIO_Init();
 800cab6:	f7ff fe6f 	bl	800c798 <MX_GPIO_Init>
  MX_DMA_Init();
 800caba:	f7ff ff17 	bl	800c8ec <MX_DMA_Init>
  MX_I2C1_Init();
 800cabe:	f7ff ff37 	bl	800c930 <MX_I2C1_Init>
  MX_I2S3_Init();
 800cac2:	f7ff ff4f 	bl	800c964 <MX_I2S3_Init>
  MX_SPI1_Init();
 800cac6:	f7ff ff7d 	bl	800c9c4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800caca:	f000 fb0f 	bl	800d0ec <MX_USB_HOST_Init>
  MX_I2S2_Init();
 800cace:	f7ff ff61 	bl	800c994 <MX_I2S2_Init>
  BSP_AUDIO_IN_Init(I2S_AUDIOFREQ_48K, 16, 1);
 800cad2:	2201      	movs	r2, #1
 800cad4:	2110      	movs	r1, #16
 800cad6:	f64b 3080 	movw	r0, #48000	; 0xbb80
 800cada:	f7f4 fab0 	bl	800103e <BSP_AUDIO_IN_Init>
  BSP_AUDIO_IN_Record(&PDM_Buffer[0], 10);
 800cade:	210a      	movs	r1, #10
 800cae0:	4802      	ldr	r0, [pc, #8]	; (800caec <main+0x40>)
 800cae2:	f7f4 fad4 	bl	800108e <BSP_AUDIO_IN_Record>
    MX_USB_HOST_Process();
 800cae6:	f000 fb21 	bl	800d12c <MX_USB_HOST_Process>
 800caea:	e7fc      	b.n	800cae6 <main+0x3a>
 800caec:	20000770 	.word	0x20000770

0800caf0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800caf0:	4770      	bx	lr
 800caf2:	bf00      	nop

0800caf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800caf4:	b500      	push	{lr}
 800caf6:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800caf8:	2100      	movs	r1, #0
 800cafa:	9100      	str	r1, [sp, #0]
 800cafc:	4b0c      	ldr	r3, [pc, #48]	; (800cb30 <HAL_MspInit+0x3c>)
 800cafe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cb00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cb04:	645a      	str	r2, [r3, #68]	; 0x44
 800cb06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cb08:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800cb0c:	9200      	str	r2, [sp, #0]
 800cb0e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800cb10:	9101      	str	r1, [sp, #4]
 800cb12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cb14:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800cb18:	641a      	str	r2, [r3, #64]	; 0x40
 800cb1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cb20:	9301      	str	r3, [sp, #4]
 800cb22:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800cb24:	2007      	movs	r0, #7
 800cb26:	f7f4 fc37 	bl	8001398 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800cb2a:	b003      	add	sp, #12
 800cb2c:	f85d fb04 	ldr.w	pc, [sp], #4
 800cb30:	40023800 	.word	0x40023800

0800cb34 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800cb34:	b530      	push	{r4, r5, lr}
 800cb36:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cb38:	2300      	movs	r3, #0
 800cb3a:	9303      	str	r3, [sp, #12]
 800cb3c:	9304      	str	r3, [sp, #16]
 800cb3e:	9305      	str	r3, [sp, #20]
 800cb40:	9306      	str	r3, [sp, #24]
 800cb42:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C1)
 800cb44:	6802      	ldr	r2, [r0, #0]
 800cb46:	4b14      	ldr	r3, [pc, #80]	; (800cb98 <HAL_I2C_MspInit+0x64>)
 800cb48:	429a      	cmp	r2, r3
 800cb4a:	d001      	beq.n	800cb50 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800cb4c:	b009      	add	sp, #36	; 0x24
 800cb4e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cb50:	2500      	movs	r5, #0
 800cb52:	9501      	str	r5, [sp, #4]
 800cb54:	4c11      	ldr	r4, [pc, #68]	; (800cb9c <HAL_I2C_MspInit+0x68>)
 800cb56:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800cb58:	f043 0302 	orr.w	r3, r3, #2
 800cb5c:	6323      	str	r3, [r4, #48]	; 0x30
 800cb5e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800cb60:	f003 0302 	and.w	r3, r3, #2
 800cb64:	9301      	str	r3, [sp, #4]
 800cb66:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800cb68:	f44f 7310 	mov.w	r3, #576	; 0x240
 800cb6c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800cb6e:	2312      	movs	r3, #18
 800cb70:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800cb72:	2301      	movs	r3, #1
 800cb74:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800cb76:	2304      	movs	r3, #4
 800cb78:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cb7a:	a903      	add	r1, sp, #12
 800cb7c:	4808      	ldr	r0, [pc, #32]	; (800cba0 <HAL_I2C_MspInit+0x6c>)
 800cb7e:	f7f5 f935 	bl	8001dec <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800cb82:	9502      	str	r5, [sp, #8]
 800cb84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cb86:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cb8a:	6423      	str	r3, [r4, #64]	; 0x40
 800cb8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cb8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cb92:	9302      	str	r3, [sp, #8]
 800cb94:	9b02      	ldr	r3, [sp, #8]
}
 800cb96:	e7d9      	b.n	800cb4c <HAL_I2C_MspInit+0x18>
 800cb98:	40005400 	.word	0x40005400
 800cb9c:	40023800 	.word	0x40023800
 800cba0:	40020400 	.word	0x40020400

0800cba4 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800cba4:	b508      	push	{r3, lr}
  if(hi2c->Instance==I2C1)
 800cba6:	6802      	ldr	r2, [r0, #0]
 800cba8:	4b07      	ldr	r3, [pc, #28]	; (800cbc8 <HAL_I2C_MspDeInit+0x24>)
 800cbaa:	429a      	cmp	r2, r3
 800cbac:	d000      	beq.n	800cbb0 <HAL_I2C_MspDeInit+0xc>
 800cbae:	bd08      	pop	{r3, pc}
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800cbb0:	4a06      	ldr	r2, [pc, #24]	; (800cbcc <HAL_I2C_MspDeInit+0x28>)
 800cbb2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800cbb4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cbb8:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, Audio_SCL_Pin|Audio_SDA_Pin);
 800cbba:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cbbe:	4804      	ldr	r0, [pc, #16]	; (800cbd0 <HAL_I2C_MspDeInit+0x2c>)
 800cbc0:	f7f5 f9fa 	bl	8001fb8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800cbc4:	e7f3      	b.n	800cbae <HAL_I2C_MspDeInit+0xa>
 800cbc6:	bf00      	nop
 800cbc8:	40005400 	.word	0x40005400
 800cbcc:	40023800 	.word	0x40023800
 800cbd0:	40020400 	.word	0x40020400

0800cbd4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800cbd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbd6:	b08d      	sub	sp, #52	; 0x34
 800cbd8:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cbda:	2300      	movs	r3, #0
 800cbdc:	9307      	str	r3, [sp, #28]
 800cbde:	9308      	str	r3, [sp, #32]
 800cbe0:	9309      	str	r3, [sp, #36]	; 0x24
 800cbe2:	930a      	str	r3, [sp, #40]	; 0x28
 800cbe4:	930b      	str	r3, [sp, #44]	; 0x2c
  if(hi2s->Instance==SPI2)
 800cbe6:	6803      	ldr	r3, [r0, #0]
 800cbe8:	4a57      	ldr	r2, [pc, #348]	; (800cd48 <HAL_I2S_MspInit+0x174>)
 800cbea:	4293      	cmp	r3, r2
 800cbec:	d004      	beq.n	800cbf8 <HAL_I2S_MspInit+0x24>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hi2s->Instance==SPI3)
 800cbee:	4a57      	ldr	r2, [pc, #348]	; (800cd4c <HAL_I2S_MspInit+0x178>)
 800cbf0:	4293      	cmp	r3, r2
 800cbf2:	d054      	beq.n	800cc9e <HAL_I2S_MspInit+0xca>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800cbf4:	b00d      	add	sp, #52	; 0x34
 800cbf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 800cbf8:	2500      	movs	r5, #0
 800cbfa:	9501      	str	r5, [sp, #4]
 800cbfc:	4b54      	ldr	r3, [pc, #336]	; (800cd50 <HAL_I2S_MspInit+0x17c>)
 800cbfe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cc00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cc04:	641a      	str	r2, [r3, #64]	; 0x40
 800cc06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cc08:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800cc0c:	9201      	str	r2, [sp, #4]
 800cc0e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cc10:	9502      	str	r5, [sp, #8]
 800cc12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc14:	f042 0204 	orr.w	r2, r2, #4
 800cc18:	631a      	str	r2, [r3, #48]	; 0x30
 800cc1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc1c:	f002 0204 	and.w	r2, r2, #4
 800cc20:	9202      	str	r2, [sp, #8]
 800cc22:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cc24:	9503      	str	r5, [sp, #12]
 800cc26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc28:	f042 0202 	orr.w	r2, r2, #2
 800cc2c:	631a      	str	r2, [r3, #48]	; 0x30
 800cc2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc30:	f003 0302 	and.w	r3, r3, #2
 800cc34:	9303      	str	r3, [sp, #12]
 800cc36:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800cc38:	2308      	movs	r3, #8
 800cc3a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cc3c:	2702      	movs	r7, #2
 800cc3e:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800cc40:	2605      	movs	r6, #5
 800cc42:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800cc44:	a907      	add	r1, sp, #28
 800cc46:	4843      	ldr	r0, [pc, #268]	; (800cd54 <HAL_I2S_MspInit+0x180>)
 800cc48:	f7f5 f8d0 	bl	8001dec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 800cc4c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800cc50:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cc52:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc54:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cc56:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800cc58:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cc5a:	a907      	add	r1, sp, #28
 800cc5c:	483e      	ldr	r0, [pc, #248]	; (800cd58 <HAL_I2S_MspInit+0x184>)
 800cc5e:	f7f5 f8c5 	bl	8001dec <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800cc62:	483e      	ldr	r0, [pc, #248]	; (800cd5c <HAL_I2S_MspInit+0x188>)
 800cc64:	4b3e      	ldr	r3, [pc, #248]	; (800cd60 <HAL_I2S_MspInit+0x18c>)
 800cc66:	6003      	str	r3, [r0, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800cc68:	6045      	str	r5, [r0, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800cc6a:	6085      	str	r5, [r0, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800cc6c:	60c5      	str	r5, [r0, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800cc6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cc72:	6103      	str	r3, [r0, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800cc74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cc78:	6143      	str	r3, [r0, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800cc7a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800cc7e:	6183      	str	r3, [r0, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800cc80:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cc84:	61c3      	str	r3, [r0, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800cc86:	6205      	str	r5, [r0, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cc88:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800cc8a:	f7f4 fd6a 	bl	8001762 <HAL_DMA_Init>
 800cc8e:	b918      	cbnz	r0, 800cc98 <HAL_I2S_MspInit+0xc4>
    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 800cc90:	4b32      	ldr	r3, [pc, #200]	; (800cd5c <HAL_I2S_MspInit+0x188>)
 800cc92:	63e3      	str	r3, [r4, #60]	; 0x3c
 800cc94:	639c      	str	r4, [r3, #56]	; 0x38
 800cc96:	e7ad      	b.n	800cbf4 <HAL_I2S_MspInit+0x20>
      Error_Handler();
 800cc98:	f7ff ff2a 	bl	800caf0 <Error_Handler>
 800cc9c:	e7f8      	b.n	800cc90 <HAL_I2S_MspInit+0xbc>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800cc9e:	2500      	movs	r5, #0
 800cca0:	9504      	str	r5, [sp, #16]
 800cca2:	4b2b      	ldr	r3, [pc, #172]	; (800cd50 <HAL_I2S_MspInit+0x17c>)
 800cca4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cca6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ccaa:	641a      	str	r2, [r3, #64]	; 0x40
 800ccac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ccae:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 800ccb2:	9204      	str	r2, [sp, #16]
 800ccb4:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ccb6:	9505      	str	r5, [sp, #20]
 800ccb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ccba:	f042 0201 	orr.w	r2, r2, #1
 800ccbe:	631a      	str	r2, [r3, #48]	; 0x30
 800ccc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ccc2:	f002 0201 	and.w	r2, r2, #1
 800ccc6:	9205      	str	r2, [sp, #20]
 800ccc8:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ccca:	9506      	str	r5, [sp, #24]
 800cccc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ccce:	f042 0204 	orr.w	r2, r2, #4
 800ccd2:	631a      	str	r2, [r3, #48]	; 0x30
 800ccd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccd6:	f003 0304 	and.w	r3, r3, #4
 800ccda:	9306      	str	r3, [sp, #24]
 800ccdc:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800ccde:	2310      	movs	r3, #16
 800cce0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cce2:	2702      	movs	r7, #2
 800cce4:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800cce6:	2606      	movs	r6, #6
 800cce8:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800ccea:	a907      	add	r1, sp, #28
 800ccec:	481d      	ldr	r0, [pc, #116]	; (800cd64 <HAL_I2S_MspInit+0x190>)
 800ccee:	f7f5 f87d 	bl	8001dec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800ccf2:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800ccf6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ccf8:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ccfa:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ccfc:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800ccfe:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cd00:	a907      	add	r1, sp, #28
 800cd02:	4814      	ldr	r0, [pc, #80]	; (800cd54 <HAL_I2S_MspInit+0x180>)
 800cd04:	f7f5 f872 	bl	8001dec <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800cd08:	4817      	ldr	r0, [pc, #92]	; (800cd68 <HAL_I2S_MspInit+0x194>)
 800cd0a:	4b18      	ldr	r3, [pc, #96]	; (800cd6c <HAL_I2S_MspInit+0x198>)
 800cd0c:	6003      	str	r3, [r0, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800cd0e:	6045      	str	r5, [r0, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800cd10:	2340      	movs	r3, #64	; 0x40
 800cd12:	6083      	str	r3, [r0, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800cd14:	60c5      	str	r5, [r0, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800cd16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cd1a:	6103      	str	r3, [r0, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800cd1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800cd20:	6143      	str	r3, [r0, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800cd22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800cd26:	6183      	str	r3, [r0, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 800cd28:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cd2c:	61c3      	str	r3, [r0, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800cd2e:	6205      	str	r5, [r0, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cd30:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800cd32:	f7f4 fd16 	bl	8001762 <HAL_DMA_Init>
 800cd36:	b918      	cbnz	r0, 800cd40 <HAL_I2S_MspInit+0x16c>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 800cd38:	4b0b      	ldr	r3, [pc, #44]	; (800cd68 <HAL_I2S_MspInit+0x194>)
 800cd3a:	63a3      	str	r3, [r4, #56]	; 0x38
 800cd3c:	639c      	str	r4, [r3, #56]	; 0x38
}
 800cd3e:	e759      	b.n	800cbf4 <HAL_I2S_MspInit+0x20>
      Error_Handler();
 800cd40:	f7ff fed6 	bl	800caf0 <Error_Handler>
 800cd44:	e7f8      	b.n	800cd38 <HAL_I2S_MspInit+0x164>
 800cd46:	bf00      	nop
 800cd48:	40003800 	.word	0x40003800
 800cd4c:	40003c00 	.word	0x40003c00
 800cd50:	40023800 	.word	0x40023800
 800cd54:	40020800 	.word	0x40020800
 800cd58:	40020400 	.word	0x40020400
 800cd5c:	200006b0 	.word	0x200006b0
 800cd60:	40026058 	.word	0x40026058
 800cd64:	40020000 	.word	0x40020000
 800cd68:	20000710 	.word	0x20000710
 800cd6c:	40026088 	.word	0x40026088

0800cd70 <HAL_I2S_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
{
 800cd70:	b510      	push	{r4, lr}
 800cd72:	4604      	mov	r4, r0
  if(hi2s->Instance==SPI2)
 800cd74:	6803      	ldr	r3, [r0, #0]
 800cd76:	4a16      	ldr	r2, [pc, #88]	; (800cdd0 <HAL_I2S_MspDeInit+0x60>)
 800cd78:	4293      	cmp	r3, r2
 800cd7a:	d003      	beq.n	800cd84 <HAL_I2S_MspDeInit+0x14>
    HAL_DMA_DeInit(hi2s->hdmarx);
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }
  else if(hi2s->Instance==SPI3)
 800cd7c:	4a15      	ldr	r2, [pc, #84]	; (800cdd4 <HAL_I2S_MspDeInit+0x64>)
 800cd7e:	4293      	cmp	r3, r2
 800cd80:	d013      	beq.n	800cdaa <HAL_I2S_MspDeInit+0x3a>
 800cd82:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_DISABLE();
 800cd84:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 800cd88:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800cd8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cd8e:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(PDM_OUT_GPIO_Port, PDM_OUT_Pin);
 800cd90:	2108      	movs	r1, #8
 800cd92:	4811      	ldr	r0, [pc, #68]	; (800cdd8 <HAL_I2S_MspDeInit+0x68>)
 800cd94:	f7f5 f910 	bl	8001fb8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, CLK_IN_Pin|GPIO_PIN_12);
 800cd98:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 800cd9c:	480f      	ldr	r0, [pc, #60]	; (800cddc <HAL_I2S_MspDeInit+0x6c>)
 800cd9e:	f7f5 f90b 	bl	8001fb8 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2s->hdmarx);
 800cda2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800cda4:	f7f4 fd46 	bl	8001834 <HAL_DMA_DeInit>
 800cda8:	bd10      	pop	{r4, pc}
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 800cdaa:	f502 32fe 	add.w	r2, r2, #130048	; 0x1fc00
 800cdae:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800cdb0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cdb4:	6413      	str	r3, [r2, #64]	; 0x40
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    HAL_GPIO_DeInit(I2S3_WS_GPIO_Port, I2S3_WS_Pin);
 800cdb6:	2110      	movs	r1, #16
 800cdb8:	4809      	ldr	r0, [pc, #36]	; (800cde0 <HAL_I2S_MspDeInit+0x70>)
 800cdba:	f7f5 f8fd 	bl	8001fb8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin);
 800cdbe:	f44f 51a4 	mov.w	r1, #5248	; 0x1480
 800cdc2:	4805      	ldr	r0, [pc, #20]	; (800cdd8 <HAL_I2S_MspDeInit+0x68>)
 800cdc4:	f7f5 f8f8 	bl	8001fb8 <HAL_GPIO_DeInit>

    /* I2S3 DMA DeInit */
    HAL_DMA_DeInit(hi2s->hdmatx);
 800cdc8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800cdca:	f7f4 fd33 	bl	8001834 <HAL_DMA_DeInit>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 800cdce:	e7d8      	b.n	800cd82 <HAL_I2S_MspDeInit+0x12>
 800cdd0:	40003800 	.word	0x40003800
 800cdd4:	40003c00 	.word	0x40003c00
 800cdd8:	40020800 	.word	0x40020800
 800cddc:	40020400 	.word	0x40020400
 800cde0:	40020000 	.word	0x40020000

0800cde4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800cde4:	b500      	push	{lr}
 800cde6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cde8:	2300      	movs	r3, #0
 800cdea:	9303      	str	r3, [sp, #12]
 800cdec:	9304      	str	r3, [sp, #16]
 800cdee:	9305      	str	r3, [sp, #20]
 800cdf0:	9306      	str	r3, [sp, #24]
 800cdf2:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 800cdf4:	6802      	ldr	r2, [r0, #0]
 800cdf6:	4b14      	ldr	r3, [pc, #80]	; (800ce48 <HAL_SPI_MspInit+0x64>)
 800cdf8:	429a      	cmp	r2, r3
 800cdfa:	d002      	beq.n	800ce02 <HAL_SPI_MspInit+0x1e>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800cdfc:	b009      	add	sp, #36	; 0x24
 800cdfe:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 800ce02:	2100      	movs	r1, #0
 800ce04:	9101      	str	r1, [sp, #4]
 800ce06:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 800ce0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ce0c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ce10:	645a      	str	r2, [r3, #68]	; 0x44
 800ce12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ce14:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800ce18:	9201      	str	r2, [sp, #4]
 800ce1a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ce1c:	9102      	str	r1, [sp, #8]
 800ce1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ce20:	f042 0201 	orr.w	r2, r2, #1
 800ce24:	631a      	str	r2, [r3, #48]	; 0x30
 800ce26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce28:	f003 0301 	and.w	r3, r3, #1
 800ce2c:	9302      	str	r3, [sp, #8]
 800ce2e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800ce30:	23e0      	movs	r3, #224	; 0xe0
 800ce32:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce34:	2302      	movs	r3, #2
 800ce36:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800ce38:	2305      	movs	r3, #5
 800ce3a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce3c:	a903      	add	r1, sp, #12
 800ce3e:	4803      	ldr	r0, [pc, #12]	; (800ce4c <HAL_SPI_MspInit+0x68>)
 800ce40:	f7f4 ffd4 	bl	8001dec <HAL_GPIO_Init>
}
 800ce44:	e7da      	b.n	800cdfc <HAL_SPI_MspInit+0x18>
 800ce46:	bf00      	nop
 800ce48:	40013000 	.word	0x40013000
 800ce4c:	40020000 	.word	0x40020000

0800ce50 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800ce50:	b508      	push	{r3, lr}
  if(hspi->Instance==SPI1)
 800ce52:	6802      	ldr	r2, [r0, #0]
 800ce54:	4b06      	ldr	r3, [pc, #24]	; (800ce70 <HAL_SPI_MspDeInit+0x20>)
 800ce56:	429a      	cmp	r2, r3
 800ce58:	d000      	beq.n	800ce5c <HAL_SPI_MspDeInit+0xc>
 800ce5a:	bd08      	pop	{r3, pc}
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800ce5c:	4a05      	ldr	r2, [pc, #20]	; (800ce74 <HAL_SPI_MspDeInit+0x24>)
 800ce5e:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800ce60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ce64:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 800ce66:	21e0      	movs	r1, #224	; 0xe0
 800ce68:	4803      	ldr	r0, [pc, #12]	; (800ce78 <HAL_SPI_MspDeInit+0x28>)
 800ce6a:	f7f5 f8a5 	bl	8001fb8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 800ce6e:	e7f4      	b.n	800ce5a <HAL_SPI_MspDeInit+0xa>
 800ce70:	40013000 	.word	0x40013000
 800ce74:	40023800 	.word	0x40023800
 800ce78:	40020000 	.word	0x40020000

0800ce7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ce7c:	4770      	bx	lr

0800ce7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ce7e:	e7fe      	b.n	800ce7e <HardFault_Handler>

0800ce80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ce80:	e7fe      	b.n	800ce80 <MemManage_Handler>

0800ce82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ce82:	e7fe      	b.n	800ce82 <BusFault_Handler>

0800ce84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ce84:	e7fe      	b.n	800ce84 <UsageFault_Handler>

0800ce86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ce86:	4770      	bx	lr

0800ce88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ce88:	4770      	bx	lr

0800ce8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ce8a:	4770      	bx	lr

0800ce8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ce8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800ce8e:	f7f4 f9d1 	bl	8001234 <HAL_IncTick>
 800ce92:	bd08      	pop	{r3, pc}

0800ce94 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800ce94:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800ce96:	4802      	ldr	r0, [pc, #8]	; (800cea0 <DMA1_Stream3_IRQHandler+0xc>)
 800ce98:	f7f4 fe4d 	bl	8001b36 <HAL_DMA_IRQHandler>
 800ce9c:	bd08      	pop	{r3, pc}
 800ce9e:	bf00      	nop
 800cea0:	200006b0 	.word	0x200006b0

0800cea4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800cea4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800cea6:	4802      	ldr	r0, [pc, #8]	; (800ceb0 <DMA1_Stream5_IRQHandler+0xc>)
 800cea8:	f7f4 fe45 	bl	8001b36 <HAL_DMA_IRQHandler>
 800ceac:	bd08      	pop	{r3, pc}
 800ceae:	bf00      	nop
 800ceb0:	20000710 	.word	0x20000710

0800ceb4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800ceb4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800ceb6:	4802      	ldr	r0, [pc, #8]	; (800cec0 <OTG_FS_IRQHandler+0xc>)
 800ceb8:	f7f5 fe3e 	bl	8002b38 <HAL_HCD_IRQHandler>
 800cebc:	bd08      	pop	{r3, pc}
 800cebe:	bf00      	nop
 800cec0:	20000e24 	.word	0x20000e24

0800cec4 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 800cec4:	4770      	bx	lr

0800cec6 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 800cec6:	2001      	movs	r0, #1
 800cec8:	4770      	bx	lr

0800ceca <_kill>:

int _kill(int pid, int sig)
{
 800ceca:	b508      	push	{r3, lr}
	errno = EINVAL;
 800cecc:	f001 febc 	bl	800ec48 <__errno>
 800ced0:	2316      	movs	r3, #22
 800ced2:	6003      	str	r3, [r0, #0]
	return -1;
}
 800ced4:	f04f 30ff 	mov.w	r0, #4294967295
 800ced8:	bd08      	pop	{r3, pc}

0800ceda <_exit>:

void _exit (int status)
{
 800ceda:	b508      	push	{r3, lr}
	_kill(status, -1);
 800cedc:	f04f 31ff 	mov.w	r1, #4294967295
 800cee0:	f7ff fff3 	bl	800ceca <_kill>
 800cee4:	e7fe      	b.n	800cee4 <_exit+0xa>

0800cee6 <_read>:
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800cee6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cee8:	460d      	mov	r5, r1
 800ceea:	4617      	mov	r7, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ceec:	2400      	movs	r4, #0
 800ceee:	e005      	b.n	800cefc <_read+0x16>
	{
		*ptr++ = __io_getchar();
 800cef0:	1c6e      	adds	r6, r5, #1
 800cef2:	f3af 8000 	nop.w
 800cef6:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800cef8:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 800cefa:	4635      	mov	r5, r6
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800cefc:	42bc      	cmp	r4, r7
 800cefe:	dbf7      	blt.n	800cef0 <_read+0xa>
	}

return len;
}
 800cf00:	4638      	mov	r0, r7
 800cf02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cf04 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800cf04:	b570      	push	{r4, r5, r6, lr}
 800cf06:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800cf08:	2400      	movs	r4, #0
 800cf0a:	e005      	b.n	800cf18 <_write+0x14>
	{
		__io_putchar(*ptr++);
 800cf0c:	1c4d      	adds	r5, r1, #1
 800cf0e:	7808      	ldrb	r0, [r1, #0]
 800cf10:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800cf14:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 800cf16:	4629      	mov	r1, r5
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800cf18:	42b4      	cmp	r4, r6
 800cf1a:	dbf7      	blt.n	800cf0c <_write+0x8>
	}
	return len;
}
 800cf1c:	4630      	mov	r0, r6
 800cf1e:	bd70      	pop	{r4, r5, r6, pc}

0800cf20 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800cf20:	b508      	push	{r3, lr}
 800cf22:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800cf24:	4a0b      	ldr	r2, [pc, #44]	; (800cf54 <_sbrk+0x34>)
 800cf26:	6812      	ldr	r2, [r2, #0]
 800cf28:	b142      	cbz	r2, 800cf3c <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 800cf2a:	4a0a      	ldr	r2, [pc, #40]	; (800cf54 <_sbrk+0x34>)
 800cf2c:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 800cf2e:	4403      	add	r3, r0
 800cf30:	466a      	mov	r2, sp
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d806      	bhi.n	800cf44 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 800cf36:	4a07      	ldr	r2, [pc, #28]	; (800cf54 <_sbrk+0x34>)
 800cf38:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 800cf3a:	bd08      	pop	{r3, pc}
		heap_end = &end;
 800cf3c:	4906      	ldr	r1, [pc, #24]	; (800cf58 <_sbrk+0x38>)
 800cf3e:	4a05      	ldr	r2, [pc, #20]	; (800cf54 <_sbrk+0x34>)
 800cf40:	6011      	str	r1, [r2, #0]
 800cf42:	e7f2      	b.n	800cf2a <_sbrk+0xa>
		errno = ENOMEM;
 800cf44:	f001 fe80 	bl	800ec48 <__errno>
 800cf48:	230c      	movs	r3, #12
 800cf4a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800cf4c:	f04f 30ff 	mov.w	r0, #4294967295
 800cf50:	bd08      	pop	{r3, pc}
 800cf52:	bf00      	nop
 800cf54:	2000057c 	.word	0x2000057c
 800cf58:	200010ec 	.word	0x200010ec

0800cf5c <_close>:

int _close(int file)
{
	return -1;
}
 800cf5c:	f04f 30ff 	mov.w	r0, #4294967295
 800cf60:	4770      	bx	lr

0800cf62 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800cf62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800cf66:	604b      	str	r3, [r1, #4]
	return 0;
}
 800cf68:	2000      	movs	r0, #0
 800cf6a:	4770      	bx	lr

0800cf6c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800cf6c:	2001      	movs	r0, #1
 800cf6e:	4770      	bx	lr

0800cf70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800cf70:	2000      	movs	r0, #0
 800cf72:	4770      	bx	lr

0800cf74 <_open>:

int _open(char *path, int flags, ...)
{
 800cf74:	b40e      	push	{r1, r2, r3}
	/* Pretend like we always fail */
	return -1;
}
 800cf76:	f04f 30ff 	mov.w	r0, #4294967295
 800cf7a:	b003      	add	sp, #12
 800cf7c:	4770      	bx	lr

0800cf7e <_wait>:

int _wait(int *status)
{
 800cf7e:	b508      	push	{r3, lr}
	errno = ECHILD;
 800cf80:	f001 fe62 	bl	800ec48 <__errno>
 800cf84:	230a      	movs	r3, #10
 800cf86:	6003      	str	r3, [r0, #0]
	return -1;
}
 800cf88:	f04f 30ff 	mov.w	r0, #4294967295
 800cf8c:	bd08      	pop	{r3, pc}

0800cf8e <_unlink>:

int _unlink(char *name)
{
 800cf8e:	b508      	push	{r3, lr}
	errno = ENOENT;
 800cf90:	f001 fe5a 	bl	800ec48 <__errno>
 800cf94:	2302      	movs	r3, #2
 800cf96:	6003      	str	r3, [r0, #0]
	return -1;
}
 800cf98:	f04f 30ff 	mov.w	r0, #4294967295
 800cf9c:	bd08      	pop	{r3, pc}

0800cf9e <_times>:

int _times(struct tms *buf)
{
	return -1;
}
 800cf9e:	f04f 30ff 	mov.w	r0, #4294967295
 800cfa2:	4770      	bx	lr

0800cfa4 <_stat>:

int _stat(char *file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800cfa4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800cfa8:	604b      	str	r3, [r1, #4]
	return 0;
}
 800cfaa:	2000      	movs	r0, #0
 800cfac:	4770      	bx	lr

0800cfae <_link>:

int _link(char *old, char *new)
{
 800cfae:	b508      	push	{r3, lr}
	errno = EMLINK;
 800cfb0:	f001 fe4a 	bl	800ec48 <__errno>
 800cfb4:	231f      	movs	r3, #31
 800cfb6:	6003      	str	r3, [r0, #0]
	return -1;
}
 800cfb8:	f04f 30ff 	mov.w	r0, #4294967295
 800cfbc:	bd08      	pop	{r3, pc}

0800cfbe <_fork>:

int _fork(void)
{
 800cfbe:	b508      	push	{r3, lr}
	errno = EAGAIN;
 800cfc0:	f001 fe42 	bl	800ec48 <__errno>
 800cfc4:	230b      	movs	r3, #11
 800cfc6:	6003      	str	r3, [r0, #0]
	return -1;
}
 800cfc8:	f04f 30ff 	mov.w	r0, #4294967295
 800cfcc:	bd08      	pop	{r3, pc}

0800cfce <_execve>:

int _execve(char *name, char **argv, char **env)
{
 800cfce:	b508      	push	{r3, lr}
	errno = ENOMEM;
 800cfd0:	f001 fe3a 	bl	800ec48 <__errno>
 800cfd4:	230c      	movs	r3, #12
 800cfd6:	6003      	str	r3, [r0, #0]
	return -1;
}
 800cfd8:	f04f 30ff 	mov.w	r0, #4294967295
 800cfdc:	bd08      	pop	{r3, pc}
 800cfde:	bf00      	nop

0800cfe0 <SystemInit>:
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800cfe0:	4b0c      	ldr	r3, [pc, #48]	; (800d014 <SystemInit+0x34>)
 800cfe2:	681a      	ldr	r2, [r3, #0]
 800cfe4:	f042 0201 	orr.w	r2, r2, #1
 800cfe8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800cfea:	2100      	movs	r1, #0
 800cfec:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800cfee:	681a      	ldr	r2, [r3, #0]
 800cff0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800cff4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800cff8:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800cffa:	4a07      	ldr	r2, [pc, #28]	; (800d018 <SystemInit+0x38>)
 800cffc:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800cffe:	681a      	ldr	r2, [r3, #0]
 800d000:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800d004:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800d006:	60d9      	str	r1, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800d008:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d00c:	4b03      	ldr	r3, [pc, #12]	; (800d01c <SystemInit+0x3c>)
 800d00e:	609a      	str	r2, [r3, #8]
 800d010:	4770      	bx	lr
 800d012:	bf00      	nop
 800d014:	40023800 	.word	0x40023800
 800d018:	24003010 	.word	0x24003010
 800d01c:	e000ed00 	.word	0xe000ed00

0800d020 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800d020:	4b22      	ldr	r3, [pc, #136]	; (800d0ac <SystemCoreClockUpdate+0x8c>)
 800d022:	689b      	ldr	r3, [r3, #8]
 800d024:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 800d028:	2b04      	cmp	r3, #4
 800d02a:	d014      	beq.n	800d056 <SystemCoreClockUpdate+0x36>
 800d02c:	2b08      	cmp	r3, #8
 800d02e:	d016      	beq.n	800d05e <SystemCoreClockUpdate+0x3e>
 800d030:	b11b      	cbz	r3, 800d03a <SystemCoreClockUpdate+0x1a>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
      break;
    default:
      SystemCoreClock = HSI_VALUE;
 800d032:	4a1f      	ldr	r2, [pc, #124]	; (800d0b0 <SystemCoreClockUpdate+0x90>)
 800d034:	4b1f      	ldr	r3, [pc, #124]	; (800d0b4 <SystemCoreClockUpdate+0x94>)
 800d036:	601a      	str	r2, [r3, #0]
      break;
 800d038:	e002      	b.n	800d040 <SystemCoreClockUpdate+0x20>
      SystemCoreClock = HSI_VALUE;
 800d03a:	4a1d      	ldr	r2, [pc, #116]	; (800d0b0 <SystemCoreClockUpdate+0x90>)
 800d03c:	4b1d      	ldr	r3, [pc, #116]	; (800d0b4 <SystemCoreClockUpdate+0x94>)
 800d03e:	601a      	str	r2, [r3, #0]
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800d040:	4b1a      	ldr	r3, [pc, #104]	; (800d0ac <SystemCoreClockUpdate+0x8c>)
 800d042:	689b      	ldr	r3, [r3, #8]
 800d044:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800d048:	4a1b      	ldr	r2, [pc, #108]	; (800d0b8 <SystemCoreClockUpdate+0x98>)
 800d04a:	5cd1      	ldrb	r1, [r2, r3]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800d04c:	4a19      	ldr	r2, [pc, #100]	; (800d0b4 <SystemCoreClockUpdate+0x94>)
 800d04e:	6813      	ldr	r3, [r2, #0]
 800d050:	40cb      	lsrs	r3, r1
 800d052:	6013      	str	r3, [r2, #0]
 800d054:	4770      	bx	lr
      SystemCoreClock = HSE_VALUE;
 800d056:	4a19      	ldr	r2, [pc, #100]	; (800d0bc <SystemCoreClockUpdate+0x9c>)
 800d058:	4b16      	ldr	r3, [pc, #88]	; (800d0b4 <SystemCoreClockUpdate+0x94>)
 800d05a:	601a      	str	r2, [r3, #0]
      break;
 800d05c:	e7f0      	b.n	800d040 <SystemCoreClockUpdate+0x20>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800d05e:	4b13      	ldr	r3, [pc, #76]	; (800d0ac <SystemCoreClockUpdate+0x8c>)
 800d060:	685a      	ldr	r2, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d062:	685b      	ldr	r3, [r3, #4]
 800d064:	f003 033f 	and.w	r3, r3, #63	; 0x3f
      if (pllsource != 0)
 800d068:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 800d06c:	d013      	beq.n	800d096 <SystemCoreClockUpdate+0x76>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800d06e:	4a13      	ldr	r2, [pc, #76]	; (800d0bc <SystemCoreClockUpdate+0x9c>)
 800d070:	fbb2 f2f3 	udiv	r2, r2, r3
 800d074:	4b0d      	ldr	r3, [pc, #52]	; (800d0ac <SystemCoreClockUpdate+0x8c>)
 800d076:	685b      	ldr	r3, [r3, #4]
 800d078:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800d07c:	fb03 f302 	mul.w	r3, r3, r2
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800d080:	4a0a      	ldr	r2, [pc, #40]	; (800d0ac <SystemCoreClockUpdate+0x8c>)
 800d082:	6852      	ldr	r2, [r2, #4]
 800d084:	f3c2 4201 	ubfx	r2, r2, #16, #2
 800d088:	3201      	adds	r2, #1
 800d08a:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllp;
 800d08c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d090:	4a08      	ldr	r2, [pc, #32]	; (800d0b4 <SystemCoreClockUpdate+0x94>)
 800d092:	6013      	str	r3, [r2, #0]
      break;
 800d094:	e7d4      	b.n	800d040 <SystemCoreClockUpdate+0x20>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800d096:	4a06      	ldr	r2, [pc, #24]	; (800d0b0 <SystemCoreClockUpdate+0x90>)
 800d098:	fbb2 f2f3 	udiv	r2, r2, r3
 800d09c:	4b03      	ldr	r3, [pc, #12]	; (800d0ac <SystemCoreClockUpdate+0x8c>)
 800d09e:	685b      	ldr	r3, [r3, #4]
 800d0a0:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800d0a4:	fb03 f302 	mul.w	r3, r3, r2
 800d0a8:	e7ea      	b.n	800d080 <SystemCoreClockUpdate+0x60>
 800d0aa:	bf00      	nop
 800d0ac:	40023800 	.word	0x40023800
 800d0b0:	00f42400 	.word	0x00f42400
 800d0b4:	2000007c 	.word	0x2000007c
 800d0b8:	08010110 	.word	0x08010110
 800d0bc:	007a1200 	.word	0x007a1200

0800d0c0 <USBH_UserProcess>:
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800d0c0:	2904      	cmp	r1, #4
 800d0c2:	d00c      	beq.n	800d0de <USBH_UserProcess+0x1e>
 800d0c4:	2905      	cmp	r1, #5
 800d0c6:	d002      	beq.n	800d0ce <USBH_UserProcess+0xe>
 800d0c8:	2902      	cmp	r1, #2
 800d0ca:	d004      	beq.n	800d0d6 <USBH_UserProcess+0x16>
 800d0cc:	4770      	bx	lr
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d0ce:	2203      	movs	r2, #3
 800d0d0:	4b05      	ldr	r3, [pc, #20]	; (800d0e8 <USBH_UserProcess+0x28>)
 800d0d2:	701a      	strb	r2, [r3, #0]
  break;
 800d0d4:	4770      	bx	lr

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d0d6:	2202      	movs	r2, #2
 800d0d8:	4b03      	ldr	r3, [pc, #12]	; (800d0e8 <USBH_UserProcess+0x28>)
 800d0da:	701a      	strb	r2, [r3, #0]
  break;
 800d0dc:	4770      	bx	lr

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d0de:	2201      	movs	r2, #1
 800d0e0:	4b01      	ldr	r3, [pc, #4]	; (800d0e8 <USBH_UserProcess+0x28>)
 800d0e2:	701a      	strb	r2, [r3, #0]

  default:
  break;
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d0e4:	e7f2      	b.n	800d0cc <USBH_UserProcess+0xc>
 800d0e6:	bf00      	nop
 800d0e8:	20000584 	.word	0x20000584

0800d0ec <MX_USB_HOST_Init>:
{
 800d0ec:	b508      	push	{r3, lr}
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800d0ee:	2201      	movs	r2, #1
 800d0f0:	490b      	ldr	r1, [pc, #44]	; (800d120 <MX_USB_HOST_Init+0x34>)
 800d0f2:	480c      	ldr	r0, [pc, #48]	; (800d124 <MX_USB_HOST_Init+0x38>)
 800d0f4:	f7fe fdde 	bl	800bcb4 <USBH_Init>
 800d0f8:	b948      	cbnz	r0, 800d10e <MX_USB_HOST_Init+0x22>
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800d0fa:	490b      	ldr	r1, [pc, #44]	; (800d128 <MX_USB_HOST_Init+0x3c>)
 800d0fc:	4809      	ldr	r0, [pc, #36]	; (800d124 <MX_USB_HOST_Init+0x38>)
 800d0fe:	f7fe fdfc 	bl	800bcfa <USBH_RegisterClass>
 800d102:	b938      	cbnz	r0, 800d114 <MX_USB_HOST_Init+0x28>
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800d104:	4807      	ldr	r0, [pc, #28]	; (800d124 <MX_USB_HOST_Init+0x38>)
 800d106:	f7fe fe5e 	bl	800bdc6 <USBH_Start>
 800d10a:	b930      	cbnz	r0, 800d11a <MX_USB_HOST_Init+0x2e>
 800d10c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800d10e:	f7ff fcef 	bl	800caf0 <Error_Handler>
 800d112:	e7f2      	b.n	800d0fa <MX_USB_HOST_Init+0xe>
    Error_Handler();
 800d114:	f7ff fcec 	bl	800caf0 <Error_Handler>
 800d118:	e7f4      	b.n	800d104 <MX_USB_HOST_Init+0x18>
    Error_Handler();
 800d11a:	f7ff fce9 	bl	800caf0 <Error_Handler>
}
 800d11e:	e7f5      	b.n	800d10c <MX_USB_HOST_Init+0x20>
 800d120:	0800d0c1 	.word	0x0800d0c1
 800d124:	20000a58 	.word	0x20000a58
 800d128:	2000005c 	.word	0x2000005c

0800d12c <MX_USB_HOST_Process>:
{
 800d12c:	b508      	push	{r3, lr}
  USBH_Process(&hUsbHostFS);
 800d12e:	4802      	ldr	r0, [pc, #8]	; (800d138 <MX_USB_HOST_Process+0xc>)
 800d130:	f7fe fe8b 	bl	800be4a <USBH_Process>
 800d134:	bd08      	pop	{r3, pc}
 800d136:	bf00      	nop
 800d138:	20000a58 	.word	0x20000a58

0800d13c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d13c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d13e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d140:	2300      	movs	r3, #0
 800d142:	9303      	str	r3, [sp, #12]
 800d144:	9304      	str	r3, [sp, #16]
 800d146:	9305      	str	r3, [sp, #20]
 800d148:	9306      	str	r3, [sp, #24]
 800d14a:	9307      	str	r3, [sp, #28]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d14c:	6803      	ldr	r3, [r0, #0]
 800d14e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d152:	d001      	beq.n	800d158 <HAL_HCD_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d154:	b009      	add	sp, #36	; 0x24
 800d156:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d158:	2500      	movs	r5, #0
 800d15a:	9501      	str	r5, [sp, #4]
 800d15c:	4c1b      	ldr	r4, [pc, #108]	; (800d1cc <HAL_HCD_MspInit+0x90>)
 800d15e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d160:	f043 0301 	orr.w	r3, r3, #1
 800d164:	6323      	str	r3, [r4, #48]	; 0x30
 800d166:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d168:	f003 0301 	and.w	r3, r3, #1
 800d16c:	9301      	str	r3, [sp, #4]
 800d16e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800d170:	ae08      	add	r6, sp, #32
 800d172:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d176:	f846 3d14 	str.w	r3, [r6, #-20]!
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800d17a:	4f15      	ldr	r7, [pc, #84]	; (800d1d0 <HAL_HCD_MspInit+0x94>)
 800d17c:	4631      	mov	r1, r6
 800d17e:	4638      	mov	r0, r7
 800d180:	f7f4 fe34 	bl	8001dec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800d184:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800d188:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d18a:	2302      	movs	r3, #2
 800d18c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d18e:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d190:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d192:	230a      	movs	r3, #10
 800d194:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d196:	4631      	mov	r1, r6
 800d198:	4638      	mov	r0, r7
 800d19a:	f7f4 fe27 	bl	8001dec <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d19e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d1a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d1a4:	6363      	str	r3, [r4, #52]	; 0x34
 800d1a6:	9502      	str	r5, [sp, #8]
 800d1a8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800d1aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d1ae:	6463      	str	r3, [r4, #68]	; 0x44
 800d1b0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800d1b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d1b6:	9302      	str	r3, [sp, #8]
 800d1b8:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d1ba:	462a      	mov	r2, r5
 800d1bc:	4629      	mov	r1, r5
 800d1be:	2043      	movs	r0, #67	; 0x43
 800d1c0:	f7f4 f8fc 	bl	80013bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d1c4:	2043      	movs	r0, #67	; 0x43
 800d1c6:	f7f4 f92b 	bl	8001420 <HAL_NVIC_EnableIRQ>
}
 800d1ca:	e7c3      	b.n	800d154 <HAL_HCD_MspInit+0x18>
 800d1cc:	40023800 	.word	0x40023800
 800d1d0:	40020000 	.word	0x40020000

0800d1d4 <HAL_HCD_MspDeInit>:

void HAL_HCD_MspDeInit(HCD_HandleTypeDef* hcdHandle)
{
 800d1d4:	b508      	push	{r3, lr}
  if(hcdHandle->Instance==USB_OTG_FS)
 800d1d6:	6803      	ldr	r3, [r0, #0]
 800d1d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d1dc:	d000      	beq.n	800d1e0 <HAL_HCD_MspDeInit+0xc>
 800d1de:	bd08      	pop	{r3, pc}
  {
  /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */

  /* USER CODE END USB_OTG_FS_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 800d1e0:	4a06      	ldr	r2, [pc, #24]	; (800d1fc <HAL_HCD_MspDeInit+0x28>)
 800d1e2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800d1e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d1e8:	6353      	str	r3, [r2, #52]	; 0x34
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    HAL_GPIO_DeInit(GPIOA, VBUS_FS_Pin|OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin);
 800d1ea:	f44f 51f0 	mov.w	r1, #7680	; 0x1e00
 800d1ee:	4804      	ldr	r0, [pc, #16]	; (800d200 <HAL_HCD_MspDeInit+0x2c>)
 800d1f0:	f7f4 fee2 	bl	8001fb8 <HAL_GPIO_DeInit>

    /* Peripheral interrupt Deinit*/
    HAL_NVIC_DisableIRQ(OTG_FS_IRQn);
 800d1f4:	2043      	movs	r0, #67	; 0x43
 800d1f6:	f7f4 f921 	bl	800143c <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */

  /* USER CODE END USB_OTG_FS_MspDeInit 1 */
  }
}
 800d1fa:	e7f0      	b.n	800d1de <HAL_HCD_MspDeInit+0xa>
 800d1fc:	40023800 	.word	0x40023800
 800d200:	40020000 	.word	0x40020000

0800d204 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d204:	b508      	push	{r3, lr}
  USBH_LL_IncTimer(hhcd->pData);
 800d206:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800d20a:	f7fe fe0a 	bl	800be22 <USBH_LL_IncTimer>
 800d20e:	bd08      	pop	{r3, pc}

0800d210 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d210:	b508      	push	{r3, lr}
  USBH_LL_Connect(hhcd->pData);
 800d212:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800d216:	f7fe ff0e 	bl	800c036 <USBH_LL_Connect>
 800d21a:	bd08      	pop	{r3, pc}

0800d21c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d21c:	b508      	push	{r3, lr}
  USBH_LL_Disconnect(hhcd->pData);
 800d21e:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800d222:	f7fe ff1c 	bl	800c05e <USBH_LL_Disconnect>
 800d226:	bd08      	pop	{r3, pc}

0800d228 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d228:	4770      	bx	lr

0800d22a <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d22a:	b508      	push	{r3, lr}
  USBH_LL_PortEnabled(hhcd->pData);
 800d22c:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800d230:	f7fe fe00 	bl	800be34 <USBH_LL_PortEnabled>
 800d234:	bd08      	pop	{r3, pc}

0800d236 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d236:	b508      	push	{r3, lr}
  USBH_LL_PortDisabled(hhcd->pData);
 800d238:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800d23c:	f7fe fdfe 	bl	800be3c <USBH_LL_PortDisabled>
 800d240:	bd08      	pop	{r3, pc}

0800d242 <USBH_LL_Init>:
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800d242:	f890 33c0 	ldrb.w	r3, [r0, #960]	; 0x3c0
 800d246:	2b01      	cmp	r3, #1
 800d248:	d001      	beq.n	800d24e <USBH_LL_Init+0xc>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
  }
  return USBH_OK;
}
 800d24a:	2000      	movs	r0, #0
 800d24c:	4770      	bx	lr
{
 800d24e:	b510      	push	{r4, lr}
 800d250:	4604      	mov	r4, r0
  hhcd_USB_OTG_FS.pData = phost;
 800d252:	4810      	ldr	r0, [pc, #64]	; (800d294 <USBH_LL_Init+0x52>)
 800d254:	f8c0 42c0 	str.w	r4, [r0, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800d258:	f8c4 03c4 	str.w	r0, [r4, #964]	; 0x3c4
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d25c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800d260:	6003      	str	r3, [r0, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800d262:	2308      	movs	r3, #8
 800d264:	6083      	str	r3, [r0, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800d266:	2301      	movs	r3, #1
 800d268:	60c3      	str	r3, [r0, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d26a:	2300      	movs	r3, #0
 800d26c:	6103      	str	r3, [r0, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800d26e:	2202      	movs	r2, #2
 800d270:	6182      	str	r2, [r0, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d272:	61c3      	str	r3, [r0, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800d274:	f7f5 f80f 	bl	8002296 <HAL_HCD_Init>
 800d278:	b940      	cbnz	r0, 800d28c <USBH_LL_Init+0x4a>
  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800d27a:	4806      	ldr	r0, [pc, #24]	; (800d294 <USBH_LL_Init+0x52>)
 800d27c:	f7f5 fd49 	bl	8002d12 <HAL_HCD_GetCurrentFrame>
 800d280:	4601      	mov	r1, r0
 800d282:	4620      	mov	r0, r4
 800d284:	f7fe fdca 	bl	800be1c <USBH_LL_SetTimer>
}
 800d288:	2000      	movs	r0, #0
 800d28a:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800d28c:	f7ff fc30 	bl	800caf0 <Error_Handler>
 800d290:	e7f3      	b.n	800d27a <USBH_LL_Init+0x38>
 800d292:	bf00      	nop
 800d294:	20000e24 	.word	0x20000e24

0800d298 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d298:	b508      	push	{r3, lr}
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d29a:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800d29e:	f7f5 fd3d 	bl	8002d1c <HAL_HCD_GetCurrentSpeed>
 800d2a2:	b118      	cbz	r0, 800d2ac <USBH_LL_GetSpeed+0x14>
 800d2a4:	2802      	cmp	r0, #2
 800d2a6:	d003      	beq.n	800d2b0 <USBH_LL_GetSpeed+0x18>
  case 0 :
    speed = USBH_SPEED_HIGH;
    break;

  case 1 :
    speed = USBH_SPEED_FULL;
 800d2a8:	2001      	movs	r0, #1
  default:
   speed = USBH_SPEED_FULL;
    break;
  }
  return  speed;
}
 800d2aa:	bd08      	pop	{r3, pc}
    speed = USBH_SPEED_HIGH;
 800d2ac:	2000      	movs	r0, #0
 800d2ae:	bd08      	pop	{r3, pc}
    speed = USBH_SPEED_LOW;
 800d2b0:	2002      	movs	r0, #2
    break;
 800d2b2:	bd08      	pop	{r3, pc}

0800d2b4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d2b4:	b508      	push	{r3, lr}
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d2b6:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800d2ba:	f7f5 fd1d 	bl	8002cf8 <HAL_HCD_HC_GetXferCount>
}
 800d2be:	bd08      	pop	{r3, pc}

0800d2c0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d2c0:	b508      	push	{r3, lr}
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d2c2:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800d2c6:	f7f5 fd10 	bl	8002cea <HAL_HCD_HC_GetURBState>
}
 800d2ca:	bd08      	pop	{r3, pc}

0800d2cc <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d2cc:	b508      	push	{r3, lr}
  if (phost->id == HOST_FS) {
 800d2ce:	f890 33c0 	ldrb.w	r3, [r0, #960]	; 0x3c0
 800d2d2:	2b01      	cmp	r3, #1
 800d2d4:	d004      	beq.n	800d2e0 <USBH_LL_DriverVBUS+0x14>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d2d6:	20c8      	movs	r0, #200	; 0xc8
 800d2d8:	f7f3 ffda 	bl	8001290 <HAL_Delay>
  return USBH_OK;
}
 800d2dc:	2000      	movs	r0, #0
 800d2de:	bd08      	pop	{r3, pc}
    MX_DriverVbusFS(state);
 800d2e0:	4608      	mov	r0, r1
 800d2e2:	f000 f88b 	bl	800d3fc <MX_DriverVbusFS>
 800d2e6:	e7f6      	b.n	800d2d6 <USBH_LL_DriverVBUS+0xa>

0800d2e8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d2e8:	b410      	push	{r4}
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d2ea:	f8d0 33c4 	ldr.w	r3, [r0, #964]	; 0x3c4

  if(pHandle->hc[pipe].ep_is_in)
 800d2ee:	eb01 0481 	add.w	r4, r1, r1, lsl #2
 800d2f2:	00e0      	lsls	r0, r4, #3
 800d2f4:	4604      	mov	r4, r0
 800d2f6:	4418      	add	r0, r3
 800d2f8:	f890 003b 	ldrb.w	r0, [r0, #59]	; 0x3b
 800d2fc:	b940      	cbnz	r0, 800d310 <USBH_LL_SetToggle+0x28>
  {
    pHandle->hc[pipe].toggle_in = toggle;
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d2fe:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800d302:	00c8      	lsls	r0, r1, #3
 800d304:	4403      	add	r3, r0
 800d306:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  return USBH_OK;
}
 800d30a:	2000      	movs	r0, #0
 800d30c:	bc10      	pop	{r4}
 800d30e:	4770      	bx	lr
    pHandle->hc[pipe].toggle_in = toggle;
 800d310:	4423      	add	r3, r4
 800d312:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800d316:	e7f8      	b.n	800d30a <USBH_LL_SetToggle+0x22>

0800d318 <USBH_LL_GetToggle>:
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
  uint8_t toggle = 0;
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d318:	f8d0 33c4 	ldr.w	r3, [r0, #964]	; 0x3c4

  if(pHandle->hc[pipe].ep_is_in)
 800d31c:	eb01 0081 	add.w	r0, r1, r1, lsl #2
 800d320:	00c2      	lsls	r2, r0, #3
 800d322:	4610      	mov	r0, r2
 800d324:	441a      	add	r2, r3
 800d326:	f892 203b 	ldrb.w	r2, [r2, #59]	; 0x3b
 800d32a:	b932      	cbnz	r2, 800d33a <USBH_LL_GetToggle+0x22>
  {
    toggle = pHandle->hc[pipe].toggle_in;
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800d32c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800d330:	00ca      	lsls	r2, r1, #3
 800d332:	4413      	add	r3, r2
 800d334:	f893 0051 	ldrb.w	r0, [r3, #81]	; 0x51
  }
  return toggle;
}
 800d338:	4770      	bx	lr
    toggle = pHandle->hc[pipe].toggle_in;
 800d33a:	4403      	add	r3, r0
 800d33c:	f893 0050 	ldrb.w	r0, [r3, #80]	; 0x50
 800d340:	4770      	bx	lr

0800d342 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d342:	b508      	push	{r3, lr}
  HAL_Delay(Delay);
 800d344:	f7f3 ffa4 	bl	8001290 <HAL_Delay>
 800d348:	bd08      	pop	{r3, pc}

0800d34a <USBH_Get_USB_Status>:
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBH_StatusTypeDef usb_status = USBH_OK;

  switch (hal_status)
 800d34a:	b118      	cbz	r0, 800d354 <USBH_Get_USB_Status+0xa>
 800d34c:	2802      	cmp	r0, #2
 800d34e:	d003      	beq.n	800d358 <USBH_Get_USB_Status+0xe>
  {
    case HAL_OK :
      usb_status = USBH_OK;
    break;
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d350:	2002      	movs	r0, #2
    default :
      usb_status = USBH_FAIL;
    break;
  }
  return usb_status;
}
 800d352:	4770      	bx	lr
      usb_status = USBH_OK;
 800d354:	2000      	movs	r0, #0
 800d356:	4770      	bx	lr
      usb_status = USBH_BUSY;
 800d358:	2001      	movs	r0, #1
    break;
 800d35a:	4770      	bx	lr

0800d35c <USBH_LL_DeInit>:
{
 800d35c:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_DeInit(phost->pData);
 800d35e:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800d362:	f7f4 ffe3 	bl	800232c <HAL_HCD_DeInit>
  usb_status = USBH_Get_USB_Status(hal_status);
 800d366:	f7ff fff0 	bl	800d34a <USBH_Get_USB_Status>
}
 800d36a:	bd08      	pop	{r3, pc}

0800d36c <USBH_LL_Start>:
{
 800d36c:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_Start(phost->pData);
 800d36e:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800d372:	f7f5 fc8a 	bl	8002c8a <HAL_HCD_Start>
  usb_status = USBH_Get_USB_Status(hal_status);
 800d376:	f7ff ffe8 	bl	800d34a <USBH_Get_USB_Status>
}
 800d37a:	bd08      	pop	{r3, pc}

0800d37c <USBH_LL_Stop>:
{
 800d37c:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_Stop(phost->pData);
 800d37e:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800d382:	f7f5 fc98 	bl	8002cb6 <HAL_HCD_Stop>
  usb_status = USBH_Get_USB_Status(hal_status);
 800d386:	f7ff ffe0 	bl	800d34a <USBH_Get_USB_Status>
}
 800d38a:	bd08      	pop	{r3, pc}

0800d38c <USBH_LL_ResetPort>:
{
 800d38c:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d38e:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800d392:	f7f5 fca2 	bl	8002cda <HAL_HCD_ResetPort>
  usb_status = USBH_Get_USB_Status(hal_status);
 800d396:	f7ff ffd8 	bl	800d34a <USBH_Get_USB_Status>
}
 800d39a:	bd08      	pop	{r3, pc}

0800d39c <USBH_LL_OpenPipe>:
{
 800d39c:	b510      	push	{r4, lr}
 800d39e:	b084      	sub	sp, #16
  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800d3a0:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800d3a4:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800d3a8:	9402      	str	r4, [sp, #8]
 800d3aa:	f89d 401c 	ldrb.w	r4, [sp, #28]
 800d3ae:	9401      	str	r4, [sp, #4]
 800d3b0:	f89d 4018 	ldrb.w	r4, [sp, #24]
 800d3b4:	9400      	str	r4, [sp, #0]
 800d3b6:	f7f4 ff0b 	bl	80021d0 <HAL_HCD_HC_Init>
  usb_status = USBH_Get_USB_Status(hal_status);
 800d3ba:	f7ff ffc6 	bl	800d34a <USBH_Get_USB_Status>
}
 800d3be:	b004      	add	sp, #16
 800d3c0:	bd10      	pop	{r4, pc}

0800d3c2 <USBH_LL_ClosePipe>:
{
 800d3c2:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800d3c4:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800d3c8:	f7f4 ff52 	bl	8002270 <HAL_HCD_HC_Halt>
  usb_status = USBH_Get_USB_Status(hal_status);
 800d3cc:	f7ff ffbd 	bl	800d34a <USBH_Get_USB_Status>
}
 800d3d0:	bd08      	pop	{r3, pc}

0800d3d2 <USBH_LL_SubmitURB>:
{
 800d3d2:	b510      	push	{r4, lr}
 800d3d4:	b084      	sub	sp, #16
  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d3d6:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800d3da:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
 800d3de:	9403      	str	r4, [sp, #12]
 800d3e0:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800d3e4:	9402      	str	r4, [sp, #8]
 800d3e6:	9c07      	ldr	r4, [sp, #28]
 800d3e8:	9401      	str	r4, [sp, #4]
 800d3ea:	f89d 4018 	ldrb.w	r4, [sp, #24]
 800d3ee:	9400      	str	r4, [sp, #0]
 800d3f0:	f7f4 ffad 	bl	800234e <HAL_HCD_HC_SubmitRequest>
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d3f4:	f7ff ffa9 	bl	800d34a <USBH_Get_USB_Status>
}
 800d3f8:	b004      	add	sp, #16
 800d3fa:	bd10      	pop	{r4, pc}

0800d3fc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800d3fc:	b508      	push	{r3, lr}
  uint8_t data = state; 
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800d3fe:	b128      	cbz	r0, 800d40c <MX_DriverVbusFS+0x10>
    data = GPIO_PIN_SET;
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800d400:	2200      	movs	r2, #0
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800d402:	2101      	movs	r1, #1
 800d404:	4802      	ldr	r0, [pc, #8]	; (800d410 <MX_DriverVbusFS+0x14>)
 800d406:	f7f4 fe70 	bl	80020ea <HAL_GPIO_WritePin>
 800d40a:	bd08      	pop	{r3, pc}
    data = GPIO_PIN_SET;
 800d40c:	2201      	movs	r2, #1
 800d40e:	e7f8      	b.n	800d402 <MX_DriverVbusFS+0x6>
 800d410:	40020800 	.word	0x40020800

0800d414 <__aeabi_drsub>:
 800d414:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800d418:	e002      	b.n	800d420 <__adddf3>
 800d41a:	bf00      	nop

0800d41c <__aeabi_dsub>:
 800d41c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800d420 <__adddf3>:
 800d420:	b530      	push	{r4, r5, lr}
 800d422:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800d426:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800d42a:	ea94 0f05 	teq	r4, r5
 800d42e:	bf08      	it	eq
 800d430:	ea90 0f02 	teqeq	r0, r2
 800d434:	bf1f      	itttt	ne
 800d436:	ea54 0c00 	orrsne.w	ip, r4, r0
 800d43a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800d43e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800d442:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800d446:	f000 80e2 	beq.w	800d60e <__adddf3+0x1ee>
 800d44a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800d44e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800d452:	bfb8      	it	lt
 800d454:	426d      	neglt	r5, r5
 800d456:	dd0c      	ble.n	800d472 <__adddf3+0x52>
 800d458:	442c      	add	r4, r5
 800d45a:	ea80 0202 	eor.w	r2, r0, r2
 800d45e:	ea81 0303 	eor.w	r3, r1, r3
 800d462:	ea82 0000 	eor.w	r0, r2, r0
 800d466:	ea83 0101 	eor.w	r1, r3, r1
 800d46a:	ea80 0202 	eor.w	r2, r0, r2
 800d46e:	ea81 0303 	eor.w	r3, r1, r3
 800d472:	2d36      	cmp	r5, #54	; 0x36
 800d474:	bf88      	it	hi
 800d476:	bd30      	pophi	{r4, r5, pc}
 800d478:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800d47c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800d480:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800d484:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800d488:	d002      	beq.n	800d490 <__adddf3+0x70>
 800d48a:	4240      	negs	r0, r0
 800d48c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800d490:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800d494:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800d498:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800d49c:	d002      	beq.n	800d4a4 <__adddf3+0x84>
 800d49e:	4252      	negs	r2, r2
 800d4a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800d4a4:	ea94 0f05 	teq	r4, r5
 800d4a8:	f000 80a7 	beq.w	800d5fa <__adddf3+0x1da>
 800d4ac:	f1a4 0401 	sub.w	r4, r4, #1
 800d4b0:	f1d5 0e20 	rsbs	lr, r5, #32
 800d4b4:	db0d      	blt.n	800d4d2 <__adddf3+0xb2>
 800d4b6:	fa02 fc0e 	lsl.w	ip, r2, lr
 800d4ba:	fa22 f205 	lsr.w	r2, r2, r5
 800d4be:	1880      	adds	r0, r0, r2
 800d4c0:	f141 0100 	adc.w	r1, r1, #0
 800d4c4:	fa03 f20e 	lsl.w	r2, r3, lr
 800d4c8:	1880      	adds	r0, r0, r2
 800d4ca:	fa43 f305 	asr.w	r3, r3, r5
 800d4ce:	4159      	adcs	r1, r3
 800d4d0:	e00e      	b.n	800d4f0 <__adddf3+0xd0>
 800d4d2:	f1a5 0520 	sub.w	r5, r5, #32
 800d4d6:	f10e 0e20 	add.w	lr, lr, #32
 800d4da:	2a01      	cmp	r2, #1
 800d4dc:	fa03 fc0e 	lsl.w	ip, r3, lr
 800d4e0:	bf28      	it	cs
 800d4e2:	f04c 0c02 	orrcs.w	ip, ip, #2
 800d4e6:	fa43 f305 	asr.w	r3, r3, r5
 800d4ea:	18c0      	adds	r0, r0, r3
 800d4ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800d4f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800d4f4:	d507      	bpl.n	800d506 <__adddf3+0xe6>
 800d4f6:	f04f 0e00 	mov.w	lr, #0
 800d4fa:	f1dc 0c00 	rsbs	ip, ip, #0
 800d4fe:	eb7e 0000 	sbcs.w	r0, lr, r0
 800d502:	eb6e 0101 	sbc.w	r1, lr, r1
 800d506:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800d50a:	d31b      	bcc.n	800d544 <__adddf3+0x124>
 800d50c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800d510:	d30c      	bcc.n	800d52c <__adddf3+0x10c>
 800d512:	0849      	lsrs	r1, r1, #1
 800d514:	ea5f 0030 	movs.w	r0, r0, rrx
 800d518:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800d51c:	f104 0401 	add.w	r4, r4, #1
 800d520:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800d524:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800d528:	f080 809a 	bcs.w	800d660 <__adddf3+0x240>
 800d52c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800d530:	bf08      	it	eq
 800d532:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800d536:	f150 0000 	adcs.w	r0, r0, #0
 800d53a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800d53e:	ea41 0105 	orr.w	r1, r1, r5
 800d542:	bd30      	pop	{r4, r5, pc}
 800d544:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800d548:	4140      	adcs	r0, r0
 800d54a:	eb41 0101 	adc.w	r1, r1, r1
 800d54e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800d552:	f1a4 0401 	sub.w	r4, r4, #1
 800d556:	d1e9      	bne.n	800d52c <__adddf3+0x10c>
 800d558:	f091 0f00 	teq	r1, #0
 800d55c:	bf04      	itt	eq
 800d55e:	4601      	moveq	r1, r0
 800d560:	2000      	moveq	r0, #0
 800d562:	fab1 f381 	clz	r3, r1
 800d566:	bf08      	it	eq
 800d568:	3320      	addeq	r3, #32
 800d56a:	f1a3 030b 	sub.w	r3, r3, #11
 800d56e:	f1b3 0220 	subs.w	r2, r3, #32
 800d572:	da0c      	bge.n	800d58e <__adddf3+0x16e>
 800d574:	320c      	adds	r2, #12
 800d576:	dd08      	ble.n	800d58a <__adddf3+0x16a>
 800d578:	f102 0c14 	add.w	ip, r2, #20
 800d57c:	f1c2 020c 	rsb	r2, r2, #12
 800d580:	fa01 f00c 	lsl.w	r0, r1, ip
 800d584:	fa21 f102 	lsr.w	r1, r1, r2
 800d588:	e00c      	b.n	800d5a4 <__adddf3+0x184>
 800d58a:	f102 0214 	add.w	r2, r2, #20
 800d58e:	bfd8      	it	le
 800d590:	f1c2 0c20 	rsble	ip, r2, #32
 800d594:	fa01 f102 	lsl.w	r1, r1, r2
 800d598:	fa20 fc0c 	lsr.w	ip, r0, ip
 800d59c:	bfdc      	itt	le
 800d59e:	ea41 010c 	orrle.w	r1, r1, ip
 800d5a2:	4090      	lslle	r0, r2
 800d5a4:	1ae4      	subs	r4, r4, r3
 800d5a6:	bfa2      	ittt	ge
 800d5a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800d5ac:	4329      	orrge	r1, r5
 800d5ae:	bd30      	popge	{r4, r5, pc}
 800d5b0:	ea6f 0404 	mvn.w	r4, r4
 800d5b4:	3c1f      	subs	r4, #31
 800d5b6:	da1c      	bge.n	800d5f2 <__adddf3+0x1d2>
 800d5b8:	340c      	adds	r4, #12
 800d5ba:	dc0e      	bgt.n	800d5da <__adddf3+0x1ba>
 800d5bc:	f104 0414 	add.w	r4, r4, #20
 800d5c0:	f1c4 0220 	rsb	r2, r4, #32
 800d5c4:	fa20 f004 	lsr.w	r0, r0, r4
 800d5c8:	fa01 f302 	lsl.w	r3, r1, r2
 800d5cc:	ea40 0003 	orr.w	r0, r0, r3
 800d5d0:	fa21 f304 	lsr.w	r3, r1, r4
 800d5d4:	ea45 0103 	orr.w	r1, r5, r3
 800d5d8:	bd30      	pop	{r4, r5, pc}
 800d5da:	f1c4 040c 	rsb	r4, r4, #12
 800d5de:	f1c4 0220 	rsb	r2, r4, #32
 800d5e2:	fa20 f002 	lsr.w	r0, r0, r2
 800d5e6:	fa01 f304 	lsl.w	r3, r1, r4
 800d5ea:	ea40 0003 	orr.w	r0, r0, r3
 800d5ee:	4629      	mov	r1, r5
 800d5f0:	bd30      	pop	{r4, r5, pc}
 800d5f2:	fa21 f004 	lsr.w	r0, r1, r4
 800d5f6:	4629      	mov	r1, r5
 800d5f8:	bd30      	pop	{r4, r5, pc}
 800d5fa:	f094 0f00 	teq	r4, #0
 800d5fe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800d602:	bf06      	itte	eq
 800d604:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800d608:	3401      	addeq	r4, #1
 800d60a:	3d01      	subne	r5, #1
 800d60c:	e74e      	b.n	800d4ac <__adddf3+0x8c>
 800d60e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800d612:	bf18      	it	ne
 800d614:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800d618:	d029      	beq.n	800d66e <__adddf3+0x24e>
 800d61a:	ea94 0f05 	teq	r4, r5
 800d61e:	bf08      	it	eq
 800d620:	ea90 0f02 	teqeq	r0, r2
 800d624:	d005      	beq.n	800d632 <__adddf3+0x212>
 800d626:	ea54 0c00 	orrs.w	ip, r4, r0
 800d62a:	bf04      	itt	eq
 800d62c:	4619      	moveq	r1, r3
 800d62e:	4610      	moveq	r0, r2
 800d630:	bd30      	pop	{r4, r5, pc}
 800d632:	ea91 0f03 	teq	r1, r3
 800d636:	bf1e      	ittt	ne
 800d638:	2100      	movne	r1, #0
 800d63a:	2000      	movne	r0, #0
 800d63c:	bd30      	popne	{r4, r5, pc}
 800d63e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800d642:	d105      	bne.n	800d650 <__adddf3+0x230>
 800d644:	0040      	lsls	r0, r0, #1
 800d646:	4149      	adcs	r1, r1
 800d648:	bf28      	it	cs
 800d64a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800d64e:	bd30      	pop	{r4, r5, pc}
 800d650:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800d654:	bf3c      	itt	cc
 800d656:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800d65a:	bd30      	popcc	{r4, r5, pc}
 800d65c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800d660:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800d664:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d668:	f04f 0000 	mov.w	r0, #0
 800d66c:	bd30      	pop	{r4, r5, pc}
 800d66e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800d672:	bf1a      	itte	ne
 800d674:	4619      	movne	r1, r3
 800d676:	4610      	movne	r0, r2
 800d678:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800d67c:	bf1c      	itt	ne
 800d67e:	460b      	movne	r3, r1
 800d680:	4602      	movne	r2, r0
 800d682:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800d686:	bf06      	itte	eq
 800d688:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800d68c:	ea91 0f03 	teqeq	r1, r3
 800d690:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800d694:	bd30      	pop	{r4, r5, pc}
 800d696:	bf00      	nop

0800d698 <__aeabi_ui2d>:
 800d698:	f090 0f00 	teq	r0, #0
 800d69c:	bf04      	itt	eq
 800d69e:	2100      	moveq	r1, #0
 800d6a0:	4770      	bxeq	lr
 800d6a2:	b530      	push	{r4, r5, lr}
 800d6a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800d6a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800d6ac:	f04f 0500 	mov.w	r5, #0
 800d6b0:	f04f 0100 	mov.w	r1, #0
 800d6b4:	e750      	b.n	800d558 <__adddf3+0x138>
 800d6b6:	bf00      	nop

0800d6b8 <__aeabi_i2d>:
 800d6b8:	f090 0f00 	teq	r0, #0
 800d6bc:	bf04      	itt	eq
 800d6be:	2100      	moveq	r1, #0
 800d6c0:	4770      	bxeq	lr
 800d6c2:	b530      	push	{r4, r5, lr}
 800d6c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800d6c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800d6cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800d6d0:	bf48      	it	mi
 800d6d2:	4240      	negmi	r0, r0
 800d6d4:	f04f 0100 	mov.w	r1, #0
 800d6d8:	e73e      	b.n	800d558 <__adddf3+0x138>
 800d6da:	bf00      	nop

0800d6dc <__aeabi_f2d>:
 800d6dc:	0042      	lsls	r2, r0, #1
 800d6de:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800d6e2:	ea4f 0131 	mov.w	r1, r1, rrx
 800d6e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800d6ea:	bf1f      	itttt	ne
 800d6ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800d6f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800d6f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800d6f8:	4770      	bxne	lr
 800d6fa:	f092 0f00 	teq	r2, #0
 800d6fe:	bf14      	ite	ne
 800d700:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800d704:	4770      	bxeq	lr
 800d706:	b530      	push	{r4, r5, lr}
 800d708:	f44f 7460 	mov.w	r4, #896	; 0x380
 800d70c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800d710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800d714:	e720      	b.n	800d558 <__adddf3+0x138>
 800d716:	bf00      	nop

0800d718 <__aeabi_ul2d>:
 800d718:	ea50 0201 	orrs.w	r2, r0, r1
 800d71c:	bf08      	it	eq
 800d71e:	4770      	bxeq	lr
 800d720:	b530      	push	{r4, r5, lr}
 800d722:	f04f 0500 	mov.w	r5, #0
 800d726:	e00a      	b.n	800d73e <__aeabi_l2d+0x16>

0800d728 <__aeabi_l2d>:
 800d728:	ea50 0201 	orrs.w	r2, r0, r1
 800d72c:	bf08      	it	eq
 800d72e:	4770      	bxeq	lr
 800d730:	b530      	push	{r4, r5, lr}
 800d732:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800d736:	d502      	bpl.n	800d73e <__aeabi_l2d+0x16>
 800d738:	4240      	negs	r0, r0
 800d73a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800d73e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800d742:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800d746:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800d74a:	f43f aedc 	beq.w	800d506 <__adddf3+0xe6>
 800d74e:	f04f 0203 	mov.w	r2, #3
 800d752:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800d756:	bf18      	it	ne
 800d758:	3203      	addne	r2, #3
 800d75a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800d75e:	bf18      	it	ne
 800d760:	3203      	addne	r2, #3
 800d762:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800d766:	f1c2 0320 	rsb	r3, r2, #32
 800d76a:	fa00 fc03 	lsl.w	ip, r0, r3
 800d76e:	fa20 f002 	lsr.w	r0, r0, r2
 800d772:	fa01 fe03 	lsl.w	lr, r1, r3
 800d776:	ea40 000e 	orr.w	r0, r0, lr
 800d77a:	fa21 f102 	lsr.w	r1, r1, r2
 800d77e:	4414      	add	r4, r2
 800d780:	e6c1      	b.n	800d506 <__adddf3+0xe6>
 800d782:	bf00      	nop

0800d784 <__aeabi_dmul>:
 800d784:	b570      	push	{r4, r5, r6, lr}
 800d786:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800d78a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800d78e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800d792:	bf1d      	ittte	ne
 800d794:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800d798:	ea94 0f0c 	teqne	r4, ip
 800d79c:	ea95 0f0c 	teqne	r5, ip
 800d7a0:	f000 f8de 	bleq	800d960 <__aeabi_dmul+0x1dc>
 800d7a4:	442c      	add	r4, r5
 800d7a6:	ea81 0603 	eor.w	r6, r1, r3
 800d7aa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800d7ae:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800d7b2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800d7b6:	bf18      	it	ne
 800d7b8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800d7bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800d7c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d7c4:	d038      	beq.n	800d838 <__aeabi_dmul+0xb4>
 800d7c6:	fba0 ce02 	umull	ip, lr, r0, r2
 800d7ca:	f04f 0500 	mov.w	r5, #0
 800d7ce:	fbe1 e502 	umlal	lr, r5, r1, r2
 800d7d2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800d7d6:	fbe0 e503 	umlal	lr, r5, r0, r3
 800d7da:	f04f 0600 	mov.w	r6, #0
 800d7de:	fbe1 5603 	umlal	r5, r6, r1, r3
 800d7e2:	f09c 0f00 	teq	ip, #0
 800d7e6:	bf18      	it	ne
 800d7e8:	f04e 0e01 	orrne.w	lr, lr, #1
 800d7ec:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800d7f0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800d7f4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800d7f8:	d204      	bcs.n	800d804 <__aeabi_dmul+0x80>
 800d7fa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800d7fe:	416d      	adcs	r5, r5
 800d800:	eb46 0606 	adc.w	r6, r6, r6
 800d804:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800d808:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800d80c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800d810:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800d814:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800d818:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800d81c:	bf88      	it	hi
 800d81e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800d822:	d81e      	bhi.n	800d862 <__aeabi_dmul+0xde>
 800d824:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800d828:	bf08      	it	eq
 800d82a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800d82e:	f150 0000 	adcs.w	r0, r0, #0
 800d832:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800d836:	bd70      	pop	{r4, r5, r6, pc}
 800d838:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800d83c:	ea46 0101 	orr.w	r1, r6, r1
 800d840:	ea40 0002 	orr.w	r0, r0, r2
 800d844:	ea81 0103 	eor.w	r1, r1, r3
 800d848:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800d84c:	bfc2      	ittt	gt
 800d84e:	ebd4 050c 	rsbsgt	r5, r4, ip
 800d852:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800d856:	bd70      	popgt	{r4, r5, r6, pc}
 800d858:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800d85c:	f04f 0e00 	mov.w	lr, #0
 800d860:	3c01      	subs	r4, #1
 800d862:	f300 80ab 	bgt.w	800d9bc <__aeabi_dmul+0x238>
 800d866:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800d86a:	bfde      	ittt	le
 800d86c:	2000      	movle	r0, #0
 800d86e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800d872:	bd70      	pople	{r4, r5, r6, pc}
 800d874:	f1c4 0400 	rsb	r4, r4, #0
 800d878:	3c20      	subs	r4, #32
 800d87a:	da35      	bge.n	800d8e8 <__aeabi_dmul+0x164>
 800d87c:	340c      	adds	r4, #12
 800d87e:	dc1b      	bgt.n	800d8b8 <__aeabi_dmul+0x134>
 800d880:	f104 0414 	add.w	r4, r4, #20
 800d884:	f1c4 0520 	rsb	r5, r4, #32
 800d888:	fa00 f305 	lsl.w	r3, r0, r5
 800d88c:	fa20 f004 	lsr.w	r0, r0, r4
 800d890:	fa01 f205 	lsl.w	r2, r1, r5
 800d894:	ea40 0002 	orr.w	r0, r0, r2
 800d898:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800d89c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800d8a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800d8a4:	fa21 f604 	lsr.w	r6, r1, r4
 800d8a8:	eb42 0106 	adc.w	r1, r2, r6
 800d8ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800d8b0:	bf08      	it	eq
 800d8b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800d8b6:	bd70      	pop	{r4, r5, r6, pc}
 800d8b8:	f1c4 040c 	rsb	r4, r4, #12
 800d8bc:	f1c4 0520 	rsb	r5, r4, #32
 800d8c0:	fa00 f304 	lsl.w	r3, r0, r4
 800d8c4:	fa20 f005 	lsr.w	r0, r0, r5
 800d8c8:	fa01 f204 	lsl.w	r2, r1, r4
 800d8cc:	ea40 0002 	orr.w	r0, r0, r2
 800d8d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800d8d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800d8d8:	f141 0100 	adc.w	r1, r1, #0
 800d8dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800d8e0:	bf08      	it	eq
 800d8e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800d8e6:	bd70      	pop	{r4, r5, r6, pc}
 800d8e8:	f1c4 0520 	rsb	r5, r4, #32
 800d8ec:	fa00 f205 	lsl.w	r2, r0, r5
 800d8f0:	ea4e 0e02 	orr.w	lr, lr, r2
 800d8f4:	fa20 f304 	lsr.w	r3, r0, r4
 800d8f8:	fa01 f205 	lsl.w	r2, r1, r5
 800d8fc:	ea43 0302 	orr.w	r3, r3, r2
 800d900:	fa21 f004 	lsr.w	r0, r1, r4
 800d904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800d908:	fa21 f204 	lsr.w	r2, r1, r4
 800d90c:	ea20 0002 	bic.w	r0, r0, r2
 800d910:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800d914:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800d918:	bf08      	it	eq
 800d91a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800d91e:	bd70      	pop	{r4, r5, r6, pc}
 800d920:	f094 0f00 	teq	r4, #0
 800d924:	d10f      	bne.n	800d946 <__aeabi_dmul+0x1c2>
 800d926:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800d92a:	0040      	lsls	r0, r0, #1
 800d92c:	eb41 0101 	adc.w	r1, r1, r1
 800d930:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800d934:	bf08      	it	eq
 800d936:	3c01      	subeq	r4, #1
 800d938:	d0f7      	beq.n	800d92a <__aeabi_dmul+0x1a6>
 800d93a:	ea41 0106 	orr.w	r1, r1, r6
 800d93e:	f095 0f00 	teq	r5, #0
 800d942:	bf18      	it	ne
 800d944:	4770      	bxne	lr
 800d946:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800d94a:	0052      	lsls	r2, r2, #1
 800d94c:	eb43 0303 	adc.w	r3, r3, r3
 800d950:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800d954:	bf08      	it	eq
 800d956:	3d01      	subeq	r5, #1
 800d958:	d0f7      	beq.n	800d94a <__aeabi_dmul+0x1c6>
 800d95a:	ea43 0306 	orr.w	r3, r3, r6
 800d95e:	4770      	bx	lr
 800d960:	ea94 0f0c 	teq	r4, ip
 800d964:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800d968:	bf18      	it	ne
 800d96a:	ea95 0f0c 	teqne	r5, ip
 800d96e:	d00c      	beq.n	800d98a <__aeabi_dmul+0x206>
 800d970:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800d974:	bf18      	it	ne
 800d976:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800d97a:	d1d1      	bne.n	800d920 <__aeabi_dmul+0x19c>
 800d97c:	ea81 0103 	eor.w	r1, r1, r3
 800d980:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800d984:	f04f 0000 	mov.w	r0, #0
 800d988:	bd70      	pop	{r4, r5, r6, pc}
 800d98a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800d98e:	bf06      	itte	eq
 800d990:	4610      	moveq	r0, r2
 800d992:	4619      	moveq	r1, r3
 800d994:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800d998:	d019      	beq.n	800d9ce <__aeabi_dmul+0x24a>
 800d99a:	ea94 0f0c 	teq	r4, ip
 800d99e:	d102      	bne.n	800d9a6 <__aeabi_dmul+0x222>
 800d9a0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800d9a4:	d113      	bne.n	800d9ce <__aeabi_dmul+0x24a>
 800d9a6:	ea95 0f0c 	teq	r5, ip
 800d9aa:	d105      	bne.n	800d9b8 <__aeabi_dmul+0x234>
 800d9ac:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800d9b0:	bf1c      	itt	ne
 800d9b2:	4610      	movne	r0, r2
 800d9b4:	4619      	movne	r1, r3
 800d9b6:	d10a      	bne.n	800d9ce <__aeabi_dmul+0x24a>
 800d9b8:	ea81 0103 	eor.w	r1, r1, r3
 800d9bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800d9c0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800d9c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d9c8:	f04f 0000 	mov.w	r0, #0
 800d9cc:	bd70      	pop	{r4, r5, r6, pc}
 800d9ce:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800d9d2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800d9d6:	bd70      	pop	{r4, r5, r6, pc}

0800d9d8 <__aeabi_ddiv>:
 800d9d8:	b570      	push	{r4, r5, r6, lr}
 800d9da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800d9de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800d9e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800d9e6:	bf1d      	ittte	ne
 800d9e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800d9ec:	ea94 0f0c 	teqne	r4, ip
 800d9f0:	ea95 0f0c 	teqne	r5, ip
 800d9f4:	f000 f8a7 	bleq	800db46 <__aeabi_ddiv+0x16e>
 800d9f8:	eba4 0405 	sub.w	r4, r4, r5
 800d9fc:	ea81 0e03 	eor.w	lr, r1, r3
 800da00:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800da04:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800da08:	f000 8088 	beq.w	800db1c <__aeabi_ddiv+0x144>
 800da0c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800da10:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800da14:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800da18:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800da1c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800da20:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800da24:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800da28:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800da2c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800da30:	429d      	cmp	r5, r3
 800da32:	bf08      	it	eq
 800da34:	4296      	cmpeq	r6, r2
 800da36:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800da3a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800da3e:	d202      	bcs.n	800da46 <__aeabi_ddiv+0x6e>
 800da40:	085b      	lsrs	r3, r3, #1
 800da42:	ea4f 0232 	mov.w	r2, r2, rrx
 800da46:	1ab6      	subs	r6, r6, r2
 800da48:	eb65 0503 	sbc.w	r5, r5, r3
 800da4c:	085b      	lsrs	r3, r3, #1
 800da4e:	ea4f 0232 	mov.w	r2, r2, rrx
 800da52:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800da56:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800da5a:	ebb6 0e02 	subs.w	lr, r6, r2
 800da5e:	eb75 0e03 	sbcs.w	lr, r5, r3
 800da62:	bf22      	ittt	cs
 800da64:	1ab6      	subcs	r6, r6, r2
 800da66:	4675      	movcs	r5, lr
 800da68:	ea40 000c 	orrcs.w	r0, r0, ip
 800da6c:	085b      	lsrs	r3, r3, #1
 800da6e:	ea4f 0232 	mov.w	r2, r2, rrx
 800da72:	ebb6 0e02 	subs.w	lr, r6, r2
 800da76:	eb75 0e03 	sbcs.w	lr, r5, r3
 800da7a:	bf22      	ittt	cs
 800da7c:	1ab6      	subcs	r6, r6, r2
 800da7e:	4675      	movcs	r5, lr
 800da80:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800da84:	085b      	lsrs	r3, r3, #1
 800da86:	ea4f 0232 	mov.w	r2, r2, rrx
 800da8a:	ebb6 0e02 	subs.w	lr, r6, r2
 800da8e:	eb75 0e03 	sbcs.w	lr, r5, r3
 800da92:	bf22      	ittt	cs
 800da94:	1ab6      	subcs	r6, r6, r2
 800da96:	4675      	movcs	r5, lr
 800da98:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800da9c:	085b      	lsrs	r3, r3, #1
 800da9e:	ea4f 0232 	mov.w	r2, r2, rrx
 800daa2:	ebb6 0e02 	subs.w	lr, r6, r2
 800daa6:	eb75 0e03 	sbcs.w	lr, r5, r3
 800daaa:	bf22      	ittt	cs
 800daac:	1ab6      	subcs	r6, r6, r2
 800daae:	4675      	movcs	r5, lr
 800dab0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800dab4:	ea55 0e06 	orrs.w	lr, r5, r6
 800dab8:	d018      	beq.n	800daec <__aeabi_ddiv+0x114>
 800daba:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800dabe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800dac2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800dac6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800daca:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800dace:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800dad2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800dad6:	d1c0      	bne.n	800da5a <__aeabi_ddiv+0x82>
 800dad8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800dadc:	d10b      	bne.n	800daf6 <__aeabi_ddiv+0x11e>
 800dade:	ea41 0100 	orr.w	r1, r1, r0
 800dae2:	f04f 0000 	mov.w	r0, #0
 800dae6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800daea:	e7b6      	b.n	800da5a <__aeabi_ddiv+0x82>
 800daec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800daf0:	bf04      	itt	eq
 800daf2:	4301      	orreq	r1, r0
 800daf4:	2000      	moveq	r0, #0
 800daf6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800dafa:	bf88      	it	hi
 800dafc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800db00:	f63f aeaf 	bhi.w	800d862 <__aeabi_dmul+0xde>
 800db04:	ebb5 0c03 	subs.w	ip, r5, r3
 800db08:	bf04      	itt	eq
 800db0a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800db0e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800db12:	f150 0000 	adcs.w	r0, r0, #0
 800db16:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800db1a:	bd70      	pop	{r4, r5, r6, pc}
 800db1c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800db20:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800db24:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800db28:	bfc2      	ittt	gt
 800db2a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800db2e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800db32:	bd70      	popgt	{r4, r5, r6, pc}
 800db34:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800db38:	f04f 0e00 	mov.w	lr, #0
 800db3c:	3c01      	subs	r4, #1
 800db3e:	e690      	b.n	800d862 <__aeabi_dmul+0xde>
 800db40:	ea45 0e06 	orr.w	lr, r5, r6
 800db44:	e68d      	b.n	800d862 <__aeabi_dmul+0xde>
 800db46:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800db4a:	ea94 0f0c 	teq	r4, ip
 800db4e:	bf08      	it	eq
 800db50:	ea95 0f0c 	teqeq	r5, ip
 800db54:	f43f af3b 	beq.w	800d9ce <__aeabi_dmul+0x24a>
 800db58:	ea94 0f0c 	teq	r4, ip
 800db5c:	d10a      	bne.n	800db74 <__aeabi_ddiv+0x19c>
 800db5e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800db62:	f47f af34 	bne.w	800d9ce <__aeabi_dmul+0x24a>
 800db66:	ea95 0f0c 	teq	r5, ip
 800db6a:	f47f af25 	bne.w	800d9b8 <__aeabi_dmul+0x234>
 800db6e:	4610      	mov	r0, r2
 800db70:	4619      	mov	r1, r3
 800db72:	e72c      	b.n	800d9ce <__aeabi_dmul+0x24a>
 800db74:	ea95 0f0c 	teq	r5, ip
 800db78:	d106      	bne.n	800db88 <__aeabi_ddiv+0x1b0>
 800db7a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800db7e:	f43f aefd 	beq.w	800d97c <__aeabi_dmul+0x1f8>
 800db82:	4610      	mov	r0, r2
 800db84:	4619      	mov	r1, r3
 800db86:	e722      	b.n	800d9ce <__aeabi_dmul+0x24a>
 800db88:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800db8c:	bf18      	it	ne
 800db8e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800db92:	f47f aec5 	bne.w	800d920 <__aeabi_dmul+0x19c>
 800db96:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800db9a:	f47f af0d 	bne.w	800d9b8 <__aeabi_dmul+0x234>
 800db9e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800dba2:	f47f aeeb 	bne.w	800d97c <__aeabi_dmul+0x1f8>
 800dba6:	e712      	b.n	800d9ce <__aeabi_dmul+0x24a>

0800dba8 <__gedf2>:
 800dba8:	f04f 3cff 	mov.w	ip, #4294967295
 800dbac:	e006      	b.n	800dbbc <__cmpdf2+0x4>
 800dbae:	bf00      	nop

0800dbb0 <__ledf2>:
 800dbb0:	f04f 0c01 	mov.w	ip, #1
 800dbb4:	e002      	b.n	800dbbc <__cmpdf2+0x4>
 800dbb6:	bf00      	nop

0800dbb8 <__cmpdf2>:
 800dbb8:	f04f 0c01 	mov.w	ip, #1
 800dbbc:	f84d cd04 	str.w	ip, [sp, #-4]!
 800dbc0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800dbc4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800dbc8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800dbcc:	bf18      	it	ne
 800dbce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800dbd2:	d01b      	beq.n	800dc0c <__cmpdf2+0x54>
 800dbd4:	b001      	add	sp, #4
 800dbd6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800dbda:	bf0c      	ite	eq
 800dbdc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800dbe0:	ea91 0f03 	teqne	r1, r3
 800dbe4:	bf02      	ittt	eq
 800dbe6:	ea90 0f02 	teqeq	r0, r2
 800dbea:	2000      	moveq	r0, #0
 800dbec:	4770      	bxeq	lr
 800dbee:	f110 0f00 	cmn.w	r0, #0
 800dbf2:	ea91 0f03 	teq	r1, r3
 800dbf6:	bf58      	it	pl
 800dbf8:	4299      	cmppl	r1, r3
 800dbfa:	bf08      	it	eq
 800dbfc:	4290      	cmpeq	r0, r2
 800dbfe:	bf2c      	ite	cs
 800dc00:	17d8      	asrcs	r0, r3, #31
 800dc02:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800dc06:	f040 0001 	orr.w	r0, r0, #1
 800dc0a:	4770      	bx	lr
 800dc0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800dc10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800dc14:	d102      	bne.n	800dc1c <__cmpdf2+0x64>
 800dc16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800dc1a:	d107      	bne.n	800dc2c <__cmpdf2+0x74>
 800dc1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800dc20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800dc24:	d1d6      	bne.n	800dbd4 <__cmpdf2+0x1c>
 800dc26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800dc2a:	d0d3      	beq.n	800dbd4 <__cmpdf2+0x1c>
 800dc2c:	f85d 0b04 	ldr.w	r0, [sp], #4
 800dc30:	4770      	bx	lr
 800dc32:	bf00      	nop

0800dc34 <__aeabi_cdrcmple>:
 800dc34:	4684      	mov	ip, r0
 800dc36:	4610      	mov	r0, r2
 800dc38:	4662      	mov	r2, ip
 800dc3a:	468c      	mov	ip, r1
 800dc3c:	4619      	mov	r1, r3
 800dc3e:	4663      	mov	r3, ip
 800dc40:	e000      	b.n	800dc44 <__aeabi_cdcmpeq>
 800dc42:	bf00      	nop

0800dc44 <__aeabi_cdcmpeq>:
 800dc44:	b501      	push	{r0, lr}
 800dc46:	f7ff ffb7 	bl	800dbb8 <__cmpdf2>
 800dc4a:	2800      	cmp	r0, #0
 800dc4c:	bf48      	it	mi
 800dc4e:	f110 0f00 	cmnmi.w	r0, #0
 800dc52:	bd01      	pop	{r0, pc}

0800dc54 <__aeabi_dcmpeq>:
 800dc54:	f84d ed08 	str.w	lr, [sp, #-8]!
 800dc58:	f7ff fff4 	bl	800dc44 <__aeabi_cdcmpeq>
 800dc5c:	bf0c      	ite	eq
 800dc5e:	2001      	moveq	r0, #1
 800dc60:	2000      	movne	r0, #0
 800dc62:	f85d fb08 	ldr.w	pc, [sp], #8
 800dc66:	bf00      	nop

0800dc68 <__aeabi_dcmplt>:
 800dc68:	f84d ed08 	str.w	lr, [sp, #-8]!
 800dc6c:	f7ff ffea 	bl	800dc44 <__aeabi_cdcmpeq>
 800dc70:	bf34      	ite	cc
 800dc72:	2001      	movcc	r0, #1
 800dc74:	2000      	movcs	r0, #0
 800dc76:	f85d fb08 	ldr.w	pc, [sp], #8
 800dc7a:	bf00      	nop

0800dc7c <__aeabi_dcmple>:
 800dc7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800dc80:	f7ff ffe0 	bl	800dc44 <__aeabi_cdcmpeq>
 800dc84:	bf94      	ite	ls
 800dc86:	2001      	movls	r0, #1
 800dc88:	2000      	movhi	r0, #0
 800dc8a:	f85d fb08 	ldr.w	pc, [sp], #8
 800dc8e:	bf00      	nop

0800dc90 <__aeabi_dcmpge>:
 800dc90:	f84d ed08 	str.w	lr, [sp, #-8]!
 800dc94:	f7ff ffce 	bl	800dc34 <__aeabi_cdrcmple>
 800dc98:	bf94      	ite	ls
 800dc9a:	2001      	movls	r0, #1
 800dc9c:	2000      	movhi	r0, #0
 800dc9e:	f85d fb08 	ldr.w	pc, [sp], #8
 800dca2:	bf00      	nop

0800dca4 <__aeabi_dcmpgt>:
 800dca4:	f84d ed08 	str.w	lr, [sp, #-8]!
 800dca8:	f7ff ffc4 	bl	800dc34 <__aeabi_cdrcmple>
 800dcac:	bf34      	ite	cc
 800dcae:	2001      	movcc	r0, #1
 800dcb0:	2000      	movcs	r0, #0
 800dcb2:	f85d fb08 	ldr.w	pc, [sp], #8
 800dcb6:	bf00      	nop

0800dcb8 <__aeabi_dcmpun>:
 800dcb8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800dcbc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800dcc0:	d102      	bne.n	800dcc8 <__aeabi_dcmpun+0x10>
 800dcc2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800dcc6:	d10a      	bne.n	800dcde <__aeabi_dcmpun+0x26>
 800dcc8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800dccc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800dcd0:	d102      	bne.n	800dcd8 <__aeabi_dcmpun+0x20>
 800dcd2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800dcd6:	d102      	bne.n	800dcde <__aeabi_dcmpun+0x26>
 800dcd8:	f04f 0000 	mov.w	r0, #0
 800dcdc:	4770      	bx	lr
 800dcde:	f04f 0001 	mov.w	r0, #1
 800dce2:	4770      	bx	lr

0800dce4 <__aeabi_d2iz>:
 800dce4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800dce8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800dcec:	d215      	bcs.n	800dd1a <__aeabi_d2iz+0x36>
 800dcee:	d511      	bpl.n	800dd14 <__aeabi_d2iz+0x30>
 800dcf0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800dcf4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800dcf8:	d912      	bls.n	800dd20 <__aeabi_d2iz+0x3c>
 800dcfa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800dcfe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800dd02:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800dd06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800dd0a:	fa23 f002 	lsr.w	r0, r3, r2
 800dd0e:	bf18      	it	ne
 800dd10:	4240      	negne	r0, r0
 800dd12:	4770      	bx	lr
 800dd14:	f04f 0000 	mov.w	r0, #0
 800dd18:	4770      	bx	lr
 800dd1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800dd1e:	d105      	bne.n	800dd2c <__aeabi_d2iz+0x48>
 800dd20:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800dd24:	bf08      	it	eq
 800dd26:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800dd2a:	4770      	bx	lr
 800dd2c:	f04f 0000 	mov.w	r0, #0
 800dd30:	4770      	bx	lr
 800dd32:	bf00      	nop

0800dd34 <__aeabi_d2uiz>:
 800dd34:	004a      	lsls	r2, r1, #1
 800dd36:	d211      	bcs.n	800dd5c <__aeabi_d2uiz+0x28>
 800dd38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800dd3c:	d211      	bcs.n	800dd62 <__aeabi_d2uiz+0x2e>
 800dd3e:	d50d      	bpl.n	800dd5c <__aeabi_d2uiz+0x28>
 800dd40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800dd44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800dd48:	d40e      	bmi.n	800dd68 <__aeabi_d2uiz+0x34>
 800dd4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800dd4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800dd52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800dd56:	fa23 f002 	lsr.w	r0, r3, r2
 800dd5a:	4770      	bx	lr
 800dd5c:	f04f 0000 	mov.w	r0, #0
 800dd60:	4770      	bx	lr
 800dd62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800dd66:	d102      	bne.n	800dd6e <__aeabi_d2uiz+0x3a>
 800dd68:	f04f 30ff 	mov.w	r0, #4294967295
 800dd6c:	4770      	bx	lr
 800dd6e:	f04f 0000 	mov.w	r0, #0
 800dd72:	4770      	bx	lr

0800dd74 <__aeabi_d2f>:
 800dd74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800dd78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800dd7c:	bf24      	itt	cs
 800dd7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800dd82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800dd86:	d90d      	bls.n	800dda4 <__aeabi_d2f+0x30>
 800dd88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800dd8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800dd90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800dd94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800dd98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800dd9c:	bf08      	it	eq
 800dd9e:	f020 0001 	biceq.w	r0, r0, #1
 800dda2:	4770      	bx	lr
 800dda4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800dda8:	d121      	bne.n	800ddee <__aeabi_d2f+0x7a>
 800ddaa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800ddae:	bfbc      	itt	lt
 800ddb0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800ddb4:	4770      	bxlt	lr
 800ddb6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800ddba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800ddbe:	f1c2 0218 	rsb	r2, r2, #24
 800ddc2:	f1c2 0c20 	rsb	ip, r2, #32
 800ddc6:	fa10 f30c 	lsls.w	r3, r0, ip
 800ddca:	fa20 f002 	lsr.w	r0, r0, r2
 800ddce:	bf18      	it	ne
 800ddd0:	f040 0001 	orrne.w	r0, r0, #1
 800ddd4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800ddd8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800dddc:	fa03 fc0c 	lsl.w	ip, r3, ip
 800dde0:	ea40 000c 	orr.w	r0, r0, ip
 800dde4:	fa23 f302 	lsr.w	r3, r3, r2
 800dde8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ddec:	e7cc      	b.n	800dd88 <__aeabi_d2f+0x14>
 800ddee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800ddf2:	d107      	bne.n	800de04 <__aeabi_d2f+0x90>
 800ddf4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800ddf8:	bf1e      	ittt	ne
 800ddfa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800ddfe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800de02:	4770      	bxne	lr
 800de04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800de08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800de0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800de10:	4770      	bx	lr
 800de12:	bf00      	nop

0800de14 <__aeabi_frsub>:
 800de14:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800de18:	e002      	b.n	800de20 <__addsf3>
 800de1a:	bf00      	nop

0800de1c <__aeabi_fsub>:
 800de1c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800de20 <__addsf3>:
 800de20:	0042      	lsls	r2, r0, #1
 800de22:	bf1f      	itttt	ne
 800de24:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800de28:	ea92 0f03 	teqne	r2, r3
 800de2c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800de30:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800de34:	d06a      	beq.n	800df0c <__addsf3+0xec>
 800de36:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800de3a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800de3e:	bfc1      	itttt	gt
 800de40:	18d2      	addgt	r2, r2, r3
 800de42:	4041      	eorgt	r1, r0
 800de44:	4048      	eorgt	r0, r1
 800de46:	4041      	eorgt	r1, r0
 800de48:	bfb8      	it	lt
 800de4a:	425b      	neglt	r3, r3
 800de4c:	2b19      	cmp	r3, #25
 800de4e:	bf88      	it	hi
 800de50:	4770      	bxhi	lr
 800de52:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800de56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800de5a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800de5e:	bf18      	it	ne
 800de60:	4240      	negne	r0, r0
 800de62:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800de66:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800de6a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800de6e:	bf18      	it	ne
 800de70:	4249      	negne	r1, r1
 800de72:	ea92 0f03 	teq	r2, r3
 800de76:	d03f      	beq.n	800def8 <__addsf3+0xd8>
 800de78:	f1a2 0201 	sub.w	r2, r2, #1
 800de7c:	fa41 fc03 	asr.w	ip, r1, r3
 800de80:	eb10 000c 	adds.w	r0, r0, ip
 800de84:	f1c3 0320 	rsb	r3, r3, #32
 800de88:	fa01 f103 	lsl.w	r1, r1, r3
 800de8c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800de90:	d502      	bpl.n	800de98 <__addsf3+0x78>
 800de92:	4249      	negs	r1, r1
 800de94:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800de98:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800de9c:	d313      	bcc.n	800dec6 <__addsf3+0xa6>
 800de9e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800dea2:	d306      	bcc.n	800deb2 <__addsf3+0x92>
 800dea4:	0840      	lsrs	r0, r0, #1
 800dea6:	ea4f 0131 	mov.w	r1, r1, rrx
 800deaa:	f102 0201 	add.w	r2, r2, #1
 800deae:	2afe      	cmp	r2, #254	; 0xfe
 800deb0:	d251      	bcs.n	800df56 <__addsf3+0x136>
 800deb2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800deb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800deba:	bf08      	it	eq
 800debc:	f020 0001 	biceq.w	r0, r0, #1
 800dec0:	ea40 0003 	orr.w	r0, r0, r3
 800dec4:	4770      	bx	lr
 800dec6:	0049      	lsls	r1, r1, #1
 800dec8:	eb40 0000 	adc.w	r0, r0, r0
 800decc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 800ded0:	f1a2 0201 	sub.w	r2, r2, #1
 800ded4:	d1ed      	bne.n	800deb2 <__addsf3+0x92>
 800ded6:	fab0 fc80 	clz	ip, r0
 800deda:	f1ac 0c08 	sub.w	ip, ip, #8
 800dede:	ebb2 020c 	subs.w	r2, r2, ip
 800dee2:	fa00 f00c 	lsl.w	r0, r0, ip
 800dee6:	bfaa      	itet	ge
 800dee8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800deec:	4252      	neglt	r2, r2
 800deee:	4318      	orrge	r0, r3
 800def0:	bfbc      	itt	lt
 800def2:	40d0      	lsrlt	r0, r2
 800def4:	4318      	orrlt	r0, r3
 800def6:	4770      	bx	lr
 800def8:	f092 0f00 	teq	r2, #0
 800defc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800df00:	bf06      	itte	eq
 800df02:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800df06:	3201      	addeq	r2, #1
 800df08:	3b01      	subne	r3, #1
 800df0a:	e7b5      	b.n	800de78 <__addsf3+0x58>
 800df0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800df10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800df14:	bf18      	it	ne
 800df16:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800df1a:	d021      	beq.n	800df60 <__addsf3+0x140>
 800df1c:	ea92 0f03 	teq	r2, r3
 800df20:	d004      	beq.n	800df2c <__addsf3+0x10c>
 800df22:	f092 0f00 	teq	r2, #0
 800df26:	bf08      	it	eq
 800df28:	4608      	moveq	r0, r1
 800df2a:	4770      	bx	lr
 800df2c:	ea90 0f01 	teq	r0, r1
 800df30:	bf1c      	itt	ne
 800df32:	2000      	movne	r0, #0
 800df34:	4770      	bxne	lr
 800df36:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800df3a:	d104      	bne.n	800df46 <__addsf3+0x126>
 800df3c:	0040      	lsls	r0, r0, #1
 800df3e:	bf28      	it	cs
 800df40:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800df44:	4770      	bx	lr
 800df46:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800df4a:	bf3c      	itt	cc
 800df4c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800df50:	4770      	bxcc	lr
 800df52:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800df56:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800df5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800df5e:	4770      	bx	lr
 800df60:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800df64:	bf16      	itet	ne
 800df66:	4608      	movne	r0, r1
 800df68:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800df6c:	4601      	movne	r1, r0
 800df6e:	0242      	lsls	r2, r0, #9
 800df70:	bf06      	itte	eq
 800df72:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800df76:	ea90 0f01 	teqeq	r0, r1
 800df7a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800df7e:	4770      	bx	lr

0800df80 <__aeabi_ui2f>:
 800df80:	f04f 0300 	mov.w	r3, #0
 800df84:	e004      	b.n	800df90 <__aeabi_i2f+0x8>
 800df86:	bf00      	nop

0800df88 <__aeabi_i2f>:
 800df88:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800df8c:	bf48      	it	mi
 800df8e:	4240      	negmi	r0, r0
 800df90:	ea5f 0c00 	movs.w	ip, r0
 800df94:	bf08      	it	eq
 800df96:	4770      	bxeq	lr
 800df98:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 800df9c:	4601      	mov	r1, r0
 800df9e:	f04f 0000 	mov.w	r0, #0
 800dfa2:	e01c      	b.n	800dfde <__aeabi_l2f+0x2a>

0800dfa4 <__aeabi_ul2f>:
 800dfa4:	ea50 0201 	orrs.w	r2, r0, r1
 800dfa8:	bf08      	it	eq
 800dfaa:	4770      	bxeq	lr
 800dfac:	f04f 0300 	mov.w	r3, #0
 800dfb0:	e00a      	b.n	800dfc8 <__aeabi_l2f+0x14>
 800dfb2:	bf00      	nop

0800dfb4 <__aeabi_l2f>:
 800dfb4:	ea50 0201 	orrs.w	r2, r0, r1
 800dfb8:	bf08      	it	eq
 800dfba:	4770      	bxeq	lr
 800dfbc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800dfc0:	d502      	bpl.n	800dfc8 <__aeabi_l2f+0x14>
 800dfc2:	4240      	negs	r0, r0
 800dfc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800dfc8:	ea5f 0c01 	movs.w	ip, r1
 800dfcc:	bf02      	ittt	eq
 800dfce:	4684      	moveq	ip, r0
 800dfd0:	4601      	moveq	r1, r0
 800dfd2:	2000      	moveq	r0, #0
 800dfd4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800dfd8:	bf08      	it	eq
 800dfda:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800dfde:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800dfe2:	fabc f28c 	clz	r2, ip
 800dfe6:	3a08      	subs	r2, #8
 800dfe8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800dfec:	db10      	blt.n	800e010 <__aeabi_l2f+0x5c>
 800dfee:	fa01 fc02 	lsl.w	ip, r1, r2
 800dff2:	4463      	add	r3, ip
 800dff4:	fa00 fc02 	lsl.w	ip, r0, r2
 800dff8:	f1c2 0220 	rsb	r2, r2, #32
 800dffc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800e000:	fa20 f202 	lsr.w	r2, r0, r2
 800e004:	eb43 0002 	adc.w	r0, r3, r2
 800e008:	bf08      	it	eq
 800e00a:	f020 0001 	biceq.w	r0, r0, #1
 800e00e:	4770      	bx	lr
 800e010:	f102 0220 	add.w	r2, r2, #32
 800e014:	fa01 fc02 	lsl.w	ip, r1, r2
 800e018:	f1c2 0220 	rsb	r2, r2, #32
 800e01c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800e020:	fa21 f202 	lsr.w	r2, r1, r2
 800e024:	eb43 0002 	adc.w	r0, r3, r2
 800e028:	bf08      	it	eq
 800e02a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800e02e:	4770      	bx	lr

0800e030 <__aeabi_fmul>:
 800e030:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800e034:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800e038:	bf1e      	ittt	ne
 800e03a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800e03e:	ea92 0f0c 	teqne	r2, ip
 800e042:	ea93 0f0c 	teqne	r3, ip
 800e046:	d06f      	beq.n	800e128 <__aeabi_fmul+0xf8>
 800e048:	441a      	add	r2, r3
 800e04a:	ea80 0c01 	eor.w	ip, r0, r1
 800e04e:	0240      	lsls	r0, r0, #9
 800e050:	bf18      	it	ne
 800e052:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800e056:	d01e      	beq.n	800e096 <__aeabi_fmul+0x66>
 800e058:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e05c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800e060:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800e064:	fba0 3101 	umull	r3, r1, r0, r1
 800e068:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800e06c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800e070:	bf3e      	ittt	cc
 800e072:	0049      	lslcc	r1, r1, #1
 800e074:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800e078:	005b      	lslcc	r3, r3, #1
 800e07a:	ea40 0001 	orr.w	r0, r0, r1
 800e07e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800e082:	2afd      	cmp	r2, #253	; 0xfd
 800e084:	d81d      	bhi.n	800e0c2 <__aeabi_fmul+0x92>
 800e086:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e08a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800e08e:	bf08      	it	eq
 800e090:	f020 0001 	biceq.w	r0, r0, #1
 800e094:	4770      	bx	lr
 800e096:	f090 0f00 	teq	r0, #0
 800e09a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800e09e:	bf08      	it	eq
 800e0a0:	0249      	lsleq	r1, r1, #9
 800e0a2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800e0a6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800e0aa:	3a7f      	subs	r2, #127	; 0x7f
 800e0ac:	bfc2      	ittt	gt
 800e0ae:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800e0b2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800e0b6:	4770      	bxgt	lr
 800e0b8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800e0bc:	f04f 0300 	mov.w	r3, #0
 800e0c0:	3a01      	subs	r2, #1
 800e0c2:	dc5d      	bgt.n	800e180 <__aeabi_fmul+0x150>
 800e0c4:	f112 0f19 	cmn.w	r2, #25
 800e0c8:	bfdc      	itt	le
 800e0ca:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800e0ce:	4770      	bxle	lr
 800e0d0:	f1c2 0200 	rsb	r2, r2, #0
 800e0d4:	0041      	lsls	r1, r0, #1
 800e0d6:	fa21 f102 	lsr.w	r1, r1, r2
 800e0da:	f1c2 0220 	rsb	r2, r2, #32
 800e0de:	fa00 fc02 	lsl.w	ip, r0, r2
 800e0e2:	ea5f 0031 	movs.w	r0, r1, rrx
 800e0e6:	f140 0000 	adc.w	r0, r0, #0
 800e0ea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800e0ee:	bf08      	it	eq
 800e0f0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800e0f4:	4770      	bx	lr
 800e0f6:	f092 0f00 	teq	r2, #0
 800e0fa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800e0fe:	bf02      	ittt	eq
 800e100:	0040      	lsleq	r0, r0, #1
 800e102:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800e106:	3a01      	subeq	r2, #1
 800e108:	d0f9      	beq.n	800e0fe <__aeabi_fmul+0xce>
 800e10a:	ea40 000c 	orr.w	r0, r0, ip
 800e10e:	f093 0f00 	teq	r3, #0
 800e112:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800e116:	bf02      	ittt	eq
 800e118:	0049      	lsleq	r1, r1, #1
 800e11a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800e11e:	3b01      	subeq	r3, #1
 800e120:	d0f9      	beq.n	800e116 <__aeabi_fmul+0xe6>
 800e122:	ea41 010c 	orr.w	r1, r1, ip
 800e126:	e78f      	b.n	800e048 <__aeabi_fmul+0x18>
 800e128:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800e12c:	ea92 0f0c 	teq	r2, ip
 800e130:	bf18      	it	ne
 800e132:	ea93 0f0c 	teqne	r3, ip
 800e136:	d00a      	beq.n	800e14e <__aeabi_fmul+0x11e>
 800e138:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800e13c:	bf18      	it	ne
 800e13e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800e142:	d1d8      	bne.n	800e0f6 <__aeabi_fmul+0xc6>
 800e144:	ea80 0001 	eor.w	r0, r0, r1
 800e148:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800e14c:	4770      	bx	lr
 800e14e:	f090 0f00 	teq	r0, #0
 800e152:	bf17      	itett	ne
 800e154:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800e158:	4608      	moveq	r0, r1
 800e15a:	f091 0f00 	teqne	r1, #0
 800e15e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800e162:	d014      	beq.n	800e18e <__aeabi_fmul+0x15e>
 800e164:	ea92 0f0c 	teq	r2, ip
 800e168:	d101      	bne.n	800e16e <__aeabi_fmul+0x13e>
 800e16a:	0242      	lsls	r2, r0, #9
 800e16c:	d10f      	bne.n	800e18e <__aeabi_fmul+0x15e>
 800e16e:	ea93 0f0c 	teq	r3, ip
 800e172:	d103      	bne.n	800e17c <__aeabi_fmul+0x14c>
 800e174:	024b      	lsls	r3, r1, #9
 800e176:	bf18      	it	ne
 800e178:	4608      	movne	r0, r1
 800e17a:	d108      	bne.n	800e18e <__aeabi_fmul+0x15e>
 800e17c:	ea80 0001 	eor.w	r0, r0, r1
 800e180:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800e184:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800e188:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800e18c:	4770      	bx	lr
 800e18e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800e192:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800e196:	4770      	bx	lr

0800e198 <__aeabi_fdiv>:
 800e198:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800e19c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800e1a0:	bf1e      	ittt	ne
 800e1a2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800e1a6:	ea92 0f0c 	teqne	r2, ip
 800e1aa:	ea93 0f0c 	teqne	r3, ip
 800e1ae:	d069      	beq.n	800e284 <__aeabi_fdiv+0xec>
 800e1b0:	eba2 0203 	sub.w	r2, r2, r3
 800e1b4:	ea80 0c01 	eor.w	ip, r0, r1
 800e1b8:	0249      	lsls	r1, r1, #9
 800e1ba:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800e1be:	d037      	beq.n	800e230 <__aeabi_fdiv+0x98>
 800e1c0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e1c4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800e1c8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800e1cc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800e1d0:	428b      	cmp	r3, r1
 800e1d2:	bf38      	it	cc
 800e1d4:	005b      	lslcc	r3, r3, #1
 800e1d6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800e1da:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800e1de:	428b      	cmp	r3, r1
 800e1e0:	bf24      	itt	cs
 800e1e2:	1a5b      	subcs	r3, r3, r1
 800e1e4:	ea40 000c 	orrcs.w	r0, r0, ip
 800e1e8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800e1ec:	bf24      	itt	cs
 800e1ee:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800e1f2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800e1f6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800e1fa:	bf24      	itt	cs
 800e1fc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800e200:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800e204:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800e208:	bf24      	itt	cs
 800e20a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800e20e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800e212:	011b      	lsls	r3, r3, #4
 800e214:	bf18      	it	ne
 800e216:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800e21a:	d1e0      	bne.n	800e1de <__aeabi_fdiv+0x46>
 800e21c:	2afd      	cmp	r2, #253	; 0xfd
 800e21e:	f63f af50 	bhi.w	800e0c2 <__aeabi_fmul+0x92>
 800e222:	428b      	cmp	r3, r1
 800e224:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800e228:	bf08      	it	eq
 800e22a:	f020 0001 	biceq.w	r0, r0, #1
 800e22e:	4770      	bx	lr
 800e230:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800e234:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800e238:	327f      	adds	r2, #127	; 0x7f
 800e23a:	bfc2      	ittt	gt
 800e23c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800e240:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800e244:	4770      	bxgt	lr
 800e246:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800e24a:	f04f 0300 	mov.w	r3, #0
 800e24e:	3a01      	subs	r2, #1
 800e250:	e737      	b.n	800e0c2 <__aeabi_fmul+0x92>
 800e252:	f092 0f00 	teq	r2, #0
 800e256:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800e25a:	bf02      	ittt	eq
 800e25c:	0040      	lsleq	r0, r0, #1
 800e25e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800e262:	3a01      	subeq	r2, #1
 800e264:	d0f9      	beq.n	800e25a <__aeabi_fdiv+0xc2>
 800e266:	ea40 000c 	orr.w	r0, r0, ip
 800e26a:	f093 0f00 	teq	r3, #0
 800e26e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800e272:	bf02      	ittt	eq
 800e274:	0049      	lsleq	r1, r1, #1
 800e276:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800e27a:	3b01      	subeq	r3, #1
 800e27c:	d0f9      	beq.n	800e272 <__aeabi_fdiv+0xda>
 800e27e:	ea41 010c 	orr.w	r1, r1, ip
 800e282:	e795      	b.n	800e1b0 <__aeabi_fdiv+0x18>
 800e284:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800e288:	ea92 0f0c 	teq	r2, ip
 800e28c:	d108      	bne.n	800e2a0 <__aeabi_fdiv+0x108>
 800e28e:	0242      	lsls	r2, r0, #9
 800e290:	f47f af7d 	bne.w	800e18e <__aeabi_fmul+0x15e>
 800e294:	ea93 0f0c 	teq	r3, ip
 800e298:	f47f af70 	bne.w	800e17c <__aeabi_fmul+0x14c>
 800e29c:	4608      	mov	r0, r1
 800e29e:	e776      	b.n	800e18e <__aeabi_fmul+0x15e>
 800e2a0:	ea93 0f0c 	teq	r3, ip
 800e2a4:	d104      	bne.n	800e2b0 <__aeabi_fdiv+0x118>
 800e2a6:	024b      	lsls	r3, r1, #9
 800e2a8:	f43f af4c 	beq.w	800e144 <__aeabi_fmul+0x114>
 800e2ac:	4608      	mov	r0, r1
 800e2ae:	e76e      	b.n	800e18e <__aeabi_fmul+0x15e>
 800e2b0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800e2b4:	bf18      	it	ne
 800e2b6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800e2ba:	d1ca      	bne.n	800e252 <__aeabi_fdiv+0xba>
 800e2bc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800e2c0:	f47f af5c 	bne.w	800e17c <__aeabi_fmul+0x14c>
 800e2c4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800e2c8:	f47f af3c 	bne.w	800e144 <__aeabi_fmul+0x114>
 800e2cc:	e75f      	b.n	800e18e <__aeabi_fmul+0x15e>
 800e2ce:	bf00      	nop

0800e2d0 <__gesf2>:
 800e2d0:	f04f 3cff 	mov.w	ip, #4294967295
 800e2d4:	e006      	b.n	800e2e4 <__cmpsf2+0x4>
 800e2d6:	bf00      	nop

0800e2d8 <__lesf2>:
 800e2d8:	f04f 0c01 	mov.w	ip, #1
 800e2dc:	e002      	b.n	800e2e4 <__cmpsf2+0x4>
 800e2de:	bf00      	nop

0800e2e0 <__cmpsf2>:
 800e2e0:	f04f 0c01 	mov.w	ip, #1
 800e2e4:	f84d cd04 	str.w	ip, [sp, #-4]!
 800e2e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800e2ec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800e2f0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800e2f4:	bf18      	it	ne
 800e2f6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800e2fa:	d011      	beq.n	800e320 <__cmpsf2+0x40>
 800e2fc:	b001      	add	sp, #4
 800e2fe:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800e302:	bf18      	it	ne
 800e304:	ea90 0f01 	teqne	r0, r1
 800e308:	bf58      	it	pl
 800e30a:	ebb2 0003 	subspl.w	r0, r2, r3
 800e30e:	bf88      	it	hi
 800e310:	17c8      	asrhi	r0, r1, #31
 800e312:	bf38      	it	cc
 800e314:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800e318:	bf18      	it	ne
 800e31a:	f040 0001 	orrne.w	r0, r0, #1
 800e31e:	4770      	bx	lr
 800e320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800e324:	d102      	bne.n	800e32c <__cmpsf2+0x4c>
 800e326:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800e32a:	d105      	bne.n	800e338 <__cmpsf2+0x58>
 800e32c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800e330:	d1e4      	bne.n	800e2fc <__cmpsf2+0x1c>
 800e332:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800e336:	d0e1      	beq.n	800e2fc <__cmpsf2+0x1c>
 800e338:	f85d 0b04 	ldr.w	r0, [sp], #4
 800e33c:	4770      	bx	lr
 800e33e:	bf00      	nop

0800e340 <__aeabi_cfrcmple>:
 800e340:	4684      	mov	ip, r0
 800e342:	4608      	mov	r0, r1
 800e344:	4661      	mov	r1, ip
 800e346:	e7ff      	b.n	800e348 <__aeabi_cfcmpeq>

0800e348 <__aeabi_cfcmpeq>:
 800e348:	b50f      	push	{r0, r1, r2, r3, lr}
 800e34a:	f7ff ffc9 	bl	800e2e0 <__cmpsf2>
 800e34e:	2800      	cmp	r0, #0
 800e350:	bf48      	it	mi
 800e352:	f110 0f00 	cmnmi.w	r0, #0
 800e356:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800e358 <__aeabi_fcmpeq>:
 800e358:	f84d ed08 	str.w	lr, [sp, #-8]!
 800e35c:	f7ff fff4 	bl	800e348 <__aeabi_cfcmpeq>
 800e360:	bf0c      	ite	eq
 800e362:	2001      	moveq	r0, #1
 800e364:	2000      	movne	r0, #0
 800e366:	f85d fb08 	ldr.w	pc, [sp], #8
 800e36a:	bf00      	nop

0800e36c <__aeabi_fcmplt>:
 800e36c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800e370:	f7ff ffea 	bl	800e348 <__aeabi_cfcmpeq>
 800e374:	bf34      	ite	cc
 800e376:	2001      	movcc	r0, #1
 800e378:	2000      	movcs	r0, #0
 800e37a:	f85d fb08 	ldr.w	pc, [sp], #8
 800e37e:	bf00      	nop

0800e380 <__aeabi_fcmple>:
 800e380:	f84d ed08 	str.w	lr, [sp, #-8]!
 800e384:	f7ff ffe0 	bl	800e348 <__aeabi_cfcmpeq>
 800e388:	bf94      	ite	ls
 800e38a:	2001      	movls	r0, #1
 800e38c:	2000      	movhi	r0, #0
 800e38e:	f85d fb08 	ldr.w	pc, [sp], #8
 800e392:	bf00      	nop

0800e394 <__aeabi_fcmpge>:
 800e394:	f84d ed08 	str.w	lr, [sp, #-8]!
 800e398:	f7ff ffd2 	bl	800e340 <__aeabi_cfrcmple>
 800e39c:	bf94      	ite	ls
 800e39e:	2001      	movls	r0, #1
 800e3a0:	2000      	movhi	r0, #0
 800e3a2:	f85d fb08 	ldr.w	pc, [sp], #8
 800e3a6:	bf00      	nop

0800e3a8 <__aeabi_fcmpgt>:
 800e3a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 800e3ac:	f7ff ffc8 	bl	800e340 <__aeabi_cfrcmple>
 800e3b0:	bf34      	ite	cc
 800e3b2:	2001      	movcc	r0, #1
 800e3b4:	2000      	movcs	r0, #0
 800e3b6:	f85d fb08 	ldr.w	pc, [sp], #8
 800e3ba:	bf00      	nop

0800e3bc <__aeabi_uldivmod>:
 800e3bc:	b953      	cbnz	r3, 800e3d4 <__aeabi_uldivmod+0x18>
 800e3be:	b94a      	cbnz	r2, 800e3d4 <__aeabi_uldivmod+0x18>
 800e3c0:	2900      	cmp	r1, #0
 800e3c2:	bf08      	it	eq
 800e3c4:	2800      	cmpeq	r0, #0
 800e3c6:	bf1c      	itt	ne
 800e3c8:	f04f 31ff 	movne.w	r1, #4294967295
 800e3cc:	f04f 30ff 	movne.w	r0, #4294967295
 800e3d0:	f000 b97a 	b.w	800e6c8 <__aeabi_idiv0>
 800e3d4:	f1ad 0c08 	sub.w	ip, sp, #8
 800e3d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800e3dc:	f000 f806 	bl	800e3ec <__udivmoddi4>
 800e3e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e3e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e3e8:	b004      	add	sp, #16
 800e3ea:	4770      	bx	lr

0800e3ec <__udivmoddi4>:
 800e3ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3f0:	468c      	mov	ip, r1
 800e3f2:	460d      	mov	r5, r1
 800e3f4:	4604      	mov	r4, r0
 800e3f6:	9e08      	ldr	r6, [sp, #32]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d151      	bne.n	800e4a0 <__udivmoddi4+0xb4>
 800e3fc:	428a      	cmp	r2, r1
 800e3fe:	4617      	mov	r7, r2
 800e400:	d96d      	bls.n	800e4de <__udivmoddi4+0xf2>
 800e402:	fab2 fe82 	clz	lr, r2
 800e406:	f1be 0f00 	cmp.w	lr, #0
 800e40a:	d00b      	beq.n	800e424 <__udivmoddi4+0x38>
 800e40c:	f1ce 0c20 	rsb	ip, lr, #32
 800e410:	fa01 f50e 	lsl.w	r5, r1, lr
 800e414:	fa20 fc0c 	lsr.w	ip, r0, ip
 800e418:	fa02 f70e 	lsl.w	r7, r2, lr
 800e41c:	ea4c 0c05 	orr.w	ip, ip, r5
 800e420:	fa00 f40e 	lsl.w	r4, r0, lr
 800e424:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800e428:	0c25      	lsrs	r5, r4, #16
 800e42a:	fbbc f8fa 	udiv	r8, ip, sl
 800e42e:	fa1f f987 	uxth.w	r9, r7
 800e432:	fb0a cc18 	mls	ip, sl, r8, ip
 800e436:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800e43a:	fb08 f309 	mul.w	r3, r8, r9
 800e43e:	42ab      	cmp	r3, r5
 800e440:	d90a      	bls.n	800e458 <__udivmoddi4+0x6c>
 800e442:	19ed      	adds	r5, r5, r7
 800e444:	f108 32ff 	add.w	r2, r8, #4294967295
 800e448:	f080 8123 	bcs.w	800e692 <__udivmoddi4+0x2a6>
 800e44c:	42ab      	cmp	r3, r5
 800e44e:	f240 8120 	bls.w	800e692 <__udivmoddi4+0x2a6>
 800e452:	f1a8 0802 	sub.w	r8, r8, #2
 800e456:	443d      	add	r5, r7
 800e458:	1aed      	subs	r5, r5, r3
 800e45a:	b2a4      	uxth	r4, r4
 800e45c:	fbb5 f0fa 	udiv	r0, r5, sl
 800e460:	fb0a 5510 	mls	r5, sl, r0, r5
 800e464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800e468:	fb00 f909 	mul.w	r9, r0, r9
 800e46c:	45a1      	cmp	r9, r4
 800e46e:	d909      	bls.n	800e484 <__udivmoddi4+0x98>
 800e470:	19e4      	adds	r4, r4, r7
 800e472:	f100 33ff 	add.w	r3, r0, #4294967295
 800e476:	f080 810a 	bcs.w	800e68e <__udivmoddi4+0x2a2>
 800e47a:	45a1      	cmp	r9, r4
 800e47c:	f240 8107 	bls.w	800e68e <__udivmoddi4+0x2a2>
 800e480:	3802      	subs	r0, #2
 800e482:	443c      	add	r4, r7
 800e484:	eba4 0409 	sub.w	r4, r4, r9
 800e488:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800e48c:	2100      	movs	r1, #0
 800e48e:	2e00      	cmp	r6, #0
 800e490:	d061      	beq.n	800e556 <__udivmoddi4+0x16a>
 800e492:	fa24 f40e 	lsr.w	r4, r4, lr
 800e496:	2300      	movs	r3, #0
 800e498:	6034      	str	r4, [r6, #0]
 800e49a:	6073      	str	r3, [r6, #4]
 800e49c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4a0:	428b      	cmp	r3, r1
 800e4a2:	d907      	bls.n	800e4b4 <__udivmoddi4+0xc8>
 800e4a4:	2e00      	cmp	r6, #0
 800e4a6:	d054      	beq.n	800e552 <__udivmoddi4+0x166>
 800e4a8:	2100      	movs	r1, #0
 800e4aa:	e886 0021 	stmia.w	r6, {r0, r5}
 800e4ae:	4608      	mov	r0, r1
 800e4b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4b4:	fab3 f183 	clz	r1, r3
 800e4b8:	2900      	cmp	r1, #0
 800e4ba:	f040 808e 	bne.w	800e5da <__udivmoddi4+0x1ee>
 800e4be:	42ab      	cmp	r3, r5
 800e4c0:	d302      	bcc.n	800e4c8 <__udivmoddi4+0xdc>
 800e4c2:	4282      	cmp	r2, r0
 800e4c4:	f200 80fa 	bhi.w	800e6bc <__udivmoddi4+0x2d0>
 800e4c8:	1a84      	subs	r4, r0, r2
 800e4ca:	eb65 0503 	sbc.w	r5, r5, r3
 800e4ce:	2001      	movs	r0, #1
 800e4d0:	46ac      	mov	ip, r5
 800e4d2:	2e00      	cmp	r6, #0
 800e4d4:	d03f      	beq.n	800e556 <__udivmoddi4+0x16a>
 800e4d6:	e886 1010 	stmia.w	r6, {r4, ip}
 800e4da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4de:	b912      	cbnz	r2, 800e4e6 <__udivmoddi4+0xfa>
 800e4e0:	2701      	movs	r7, #1
 800e4e2:	fbb7 f7f2 	udiv	r7, r7, r2
 800e4e6:	fab7 fe87 	clz	lr, r7
 800e4ea:	f1be 0f00 	cmp.w	lr, #0
 800e4ee:	d134      	bne.n	800e55a <__udivmoddi4+0x16e>
 800e4f0:	1beb      	subs	r3, r5, r7
 800e4f2:	0c3a      	lsrs	r2, r7, #16
 800e4f4:	fa1f fc87 	uxth.w	ip, r7
 800e4f8:	2101      	movs	r1, #1
 800e4fa:	fbb3 f8f2 	udiv	r8, r3, r2
 800e4fe:	0c25      	lsrs	r5, r4, #16
 800e500:	fb02 3318 	mls	r3, r2, r8, r3
 800e504:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800e508:	fb0c f308 	mul.w	r3, ip, r8
 800e50c:	42ab      	cmp	r3, r5
 800e50e:	d907      	bls.n	800e520 <__udivmoddi4+0x134>
 800e510:	19ed      	adds	r5, r5, r7
 800e512:	f108 30ff 	add.w	r0, r8, #4294967295
 800e516:	d202      	bcs.n	800e51e <__udivmoddi4+0x132>
 800e518:	42ab      	cmp	r3, r5
 800e51a:	f200 80d1 	bhi.w	800e6c0 <__udivmoddi4+0x2d4>
 800e51e:	4680      	mov	r8, r0
 800e520:	1aed      	subs	r5, r5, r3
 800e522:	b2a3      	uxth	r3, r4
 800e524:	fbb5 f0f2 	udiv	r0, r5, r2
 800e528:	fb02 5510 	mls	r5, r2, r0, r5
 800e52c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800e530:	fb0c fc00 	mul.w	ip, ip, r0
 800e534:	45a4      	cmp	ip, r4
 800e536:	d907      	bls.n	800e548 <__udivmoddi4+0x15c>
 800e538:	19e4      	adds	r4, r4, r7
 800e53a:	f100 33ff 	add.w	r3, r0, #4294967295
 800e53e:	d202      	bcs.n	800e546 <__udivmoddi4+0x15a>
 800e540:	45a4      	cmp	ip, r4
 800e542:	f200 80b8 	bhi.w	800e6b6 <__udivmoddi4+0x2ca>
 800e546:	4618      	mov	r0, r3
 800e548:	eba4 040c 	sub.w	r4, r4, ip
 800e54c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800e550:	e79d      	b.n	800e48e <__udivmoddi4+0xa2>
 800e552:	4631      	mov	r1, r6
 800e554:	4630      	mov	r0, r6
 800e556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e55a:	f1ce 0420 	rsb	r4, lr, #32
 800e55e:	fa05 f30e 	lsl.w	r3, r5, lr
 800e562:	fa07 f70e 	lsl.w	r7, r7, lr
 800e566:	fa20 f804 	lsr.w	r8, r0, r4
 800e56a:	0c3a      	lsrs	r2, r7, #16
 800e56c:	fa25 f404 	lsr.w	r4, r5, r4
 800e570:	ea48 0803 	orr.w	r8, r8, r3
 800e574:	fbb4 f1f2 	udiv	r1, r4, r2
 800e578:	ea4f 4518 	mov.w	r5, r8, lsr #16
 800e57c:	fb02 4411 	mls	r4, r2, r1, r4
 800e580:	fa1f fc87 	uxth.w	ip, r7
 800e584:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800e588:	fb01 f30c 	mul.w	r3, r1, ip
 800e58c:	42ab      	cmp	r3, r5
 800e58e:	fa00 f40e 	lsl.w	r4, r0, lr
 800e592:	d909      	bls.n	800e5a8 <__udivmoddi4+0x1bc>
 800e594:	19ed      	adds	r5, r5, r7
 800e596:	f101 30ff 	add.w	r0, r1, #4294967295
 800e59a:	f080 808a 	bcs.w	800e6b2 <__udivmoddi4+0x2c6>
 800e59e:	42ab      	cmp	r3, r5
 800e5a0:	f240 8087 	bls.w	800e6b2 <__udivmoddi4+0x2c6>
 800e5a4:	3902      	subs	r1, #2
 800e5a6:	443d      	add	r5, r7
 800e5a8:	1aeb      	subs	r3, r5, r3
 800e5aa:	fa1f f588 	uxth.w	r5, r8
 800e5ae:	fbb3 f0f2 	udiv	r0, r3, r2
 800e5b2:	fb02 3310 	mls	r3, r2, r0, r3
 800e5b6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800e5ba:	fb00 f30c 	mul.w	r3, r0, ip
 800e5be:	42ab      	cmp	r3, r5
 800e5c0:	d907      	bls.n	800e5d2 <__udivmoddi4+0x1e6>
 800e5c2:	19ed      	adds	r5, r5, r7
 800e5c4:	f100 38ff 	add.w	r8, r0, #4294967295
 800e5c8:	d26f      	bcs.n	800e6aa <__udivmoddi4+0x2be>
 800e5ca:	42ab      	cmp	r3, r5
 800e5cc:	d96d      	bls.n	800e6aa <__udivmoddi4+0x2be>
 800e5ce:	3802      	subs	r0, #2
 800e5d0:	443d      	add	r5, r7
 800e5d2:	1aeb      	subs	r3, r5, r3
 800e5d4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800e5d8:	e78f      	b.n	800e4fa <__udivmoddi4+0x10e>
 800e5da:	f1c1 0720 	rsb	r7, r1, #32
 800e5de:	fa22 f807 	lsr.w	r8, r2, r7
 800e5e2:	408b      	lsls	r3, r1
 800e5e4:	fa05 f401 	lsl.w	r4, r5, r1
 800e5e8:	ea48 0303 	orr.w	r3, r8, r3
 800e5ec:	fa20 fe07 	lsr.w	lr, r0, r7
 800e5f0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800e5f4:	40fd      	lsrs	r5, r7
 800e5f6:	ea4e 0e04 	orr.w	lr, lr, r4
 800e5fa:	fbb5 f9fc 	udiv	r9, r5, ip
 800e5fe:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800e602:	fb0c 5519 	mls	r5, ip, r9, r5
 800e606:	fa1f f883 	uxth.w	r8, r3
 800e60a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800e60e:	fb09 f408 	mul.w	r4, r9, r8
 800e612:	42ac      	cmp	r4, r5
 800e614:	fa02 f201 	lsl.w	r2, r2, r1
 800e618:	fa00 fa01 	lsl.w	sl, r0, r1
 800e61c:	d908      	bls.n	800e630 <__udivmoddi4+0x244>
 800e61e:	18ed      	adds	r5, r5, r3
 800e620:	f109 30ff 	add.w	r0, r9, #4294967295
 800e624:	d243      	bcs.n	800e6ae <__udivmoddi4+0x2c2>
 800e626:	42ac      	cmp	r4, r5
 800e628:	d941      	bls.n	800e6ae <__udivmoddi4+0x2c2>
 800e62a:	f1a9 0902 	sub.w	r9, r9, #2
 800e62e:	441d      	add	r5, r3
 800e630:	1b2d      	subs	r5, r5, r4
 800e632:	fa1f fe8e 	uxth.w	lr, lr
 800e636:	fbb5 f0fc 	udiv	r0, r5, ip
 800e63a:	fb0c 5510 	mls	r5, ip, r0, r5
 800e63e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800e642:	fb00 f808 	mul.w	r8, r0, r8
 800e646:	45a0      	cmp	r8, r4
 800e648:	d907      	bls.n	800e65a <__udivmoddi4+0x26e>
 800e64a:	18e4      	adds	r4, r4, r3
 800e64c:	f100 35ff 	add.w	r5, r0, #4294967295
 800e650:	d229      	bcs.n	800e6a6 <__udivmoddi4+0x2ba>
 800e652:	45a0      	cmp	r8, r4
 800e654:	d927      	bls.n	800e6a6 <__udivmoddi4+0x2ba>
 800e656:	3802      	subs	r0, #2
 800e658:	441c      	add	r4, r3
 800e65a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800e65e:	eba4 0408 	sub.w	r4, r4, r8
 800e662:	fba0 8902 	umull	r8, r9, r0, r2
 800e666:	454c      	cmp	r4, r9
 800e668:	46c6      	mov	lr, r8
 800e66a:	464d      	mov	r5, r9
 800e66c:	d315      	bcc.n	800e69a <__udivmoddi4+0x2ae>
 800e66e:	d012      	beq.n	800e696 <__udivmoddi4+0x2aa>
 800e670:	b156      	cbz	r6, 800e688 <__udivmoddi4+0x29c>
 800e672:	ebba 030e 	subs.w	r3, sl, lr
 800e676:	eb64 0405 	sbc.w	r4, r4, r5
 800e67a:	fa04 f707 	lsl.w	r7, r4, r7
 800e67e:	40cb      	lsrs	r3, r1
 800e680:	431f      	orrs	r7, r3
 800e682:	40cc      	lsrs	r4, r1
 800e684:	6037      	str	r7, [r6, #0]
 800e686:	6074      	str	r4, [r6, #4]
 800e688:	2100      	movs	r1, #0
 800e68a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e68e:	4618      	mov	r0, r3
 800e690:	e6f8      	b.n	800e484 <__udivmoddi4+0x98>
 800e692:	4690      	mov	r8, r2
 800e694:	e6e0      	b.n	800e458 <__udivmoddi4+0x6c>
 800e696:	45c2      	cmp	sl, r8
 800e698:	d2ea      	bcs.n	800e670 <__udivmoddi4+0x284>
 800e69a:	ebb8 0e02 	subs.w	lr, r8, r2
 800e69e:	eb69 0503 	sbc.w	r5, r9, r3
 800e6a2:	3801      	subs	r0, #1
 800e6a4:	e7e4      	b.n	800e670 <__udivmoddi4+0x284>
 800e6a6:	4628      	mov	r0, r5
 800e6a8:	e7d7      	b.n	800e65a <__udivmoddi4+0x26e>
 800e6aa:	4640      	mov	r0, r8
 800e6ac:	e791      	b.n	800e5d2 <__udivmoddi4+0x1e6>
 800e6ae:	4681      	mov	r9, r0
 800e6b0:	e7be      	b.n	800e630 <__udivmoddi4+0x244>
 800e6b2:	4601      	mov	r1, r0
 800e6b4:	e778      	b.n	800e5a8 <__udivmoddi4+0x1bc>
 800e6b6:	3802      	subs	r0, #2
 800e6b8:	443c      	add	r4, r7
 800e6ba:	e745      	b.n	800e548 <__udivmoddi4+0x15c>
 800e6bc:	4608      	mov	r0, r1
 800e6be:	e708      	b.n	800e4d2 <__udivmoddi4+0xe6>
 800e6c0:	f1a8 0802 	sub.w	r8, r8, #2
 800e6c4:	443d      	add	r5, r7
 800e6c6:	e72b      	b.n	800e520 <__udivmoddi4+0x134>

0800e6c8 <__aeabi_idiv0>:
 800e6c8:	4770      	bx	lr
 800e6ca:	bf00      	nop

0800e6cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800e6cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e704 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800e6d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800e6d2:	e003      	b.n	800e6dc <LoopCopyDataInit>

0800e6d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800e6d4:	4b0c      	ldr	r3, [pc, #48]	; (800e708 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800e6d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800e6d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800e6da:	3104      	adds	r1, #4

0800e6dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800e6dc:	480b      	ldr	r0, [pc, #44]	; (800e70c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800e6de:	4b0c      	ldr	r3, [pc, #48]	; (800e710 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800e6e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800e6e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800e6e4:	d3f6      	bcc.n	800e6d4 <CopyDataInit>
  ldr  r2, =_sbss
 800e6e6:	4a0b      	ldr	r2, [pc, #44]	; (800e714 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800e6e8:	e002      	b.n	800e6f0 <LoopFillZerobss>

0800e6ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800e6ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800e6ec:	f842 3b04 	str.w	r3, [r2], #4

0800e6f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800e6f0:	4b09      	ldr	r3, [pc, #36]	; (800e718 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800e6f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800e6f4:	d3f9      	bcc.n	800e6ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800e6f6:	f7fe fc73 	bl	800cfe0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e6fa:	f000 faab 	bl	800ec54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e6fe:	f7fe f9d5 	bl	800caac <main>
  bx  lr    
 800e702:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800e704:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800e708:	08010320 	.word	0x08010320
  ldr  r0, =_sdata
 800e70c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800e710:	200003e8 	.word	0x200003e8
  ldr  r2, =_sbss
 800e714:	200003e8 	.word	0x200003e8
  ldr  r3, = _ebss
 800e718:	200010ec 	.word	0x200010ec

0800e71c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e71c:	e7fe      	b.n	800e71c <ADC_IRQHandler>
	...

0800e720 <PDM_Filter_Init>:
 800e720:	4b6b      	ldr	r3, [pc, #428]	; (800e8d0 <PDM_Filter_Init+0x1b0>)
 800e722:	2201      	movs	r2, #1
 800e724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e728:	601a      	str	r2, [r3, #0]
 800e72a:	4680      	mov	r8, r0
 800e72c:	461a      	mov	r2, r3
 800e72e:	6813      	ldr	r3, [r2, #0]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d1fc      	bne.n	800e72e <PDM_Filter_Init+0xe>
 800e734:	4a67      	ldr	r2, [pc, #412]	; (800e8d4 <PDM_Filter_Init+0x1b4>)
 800e736:	4968      	ldr	r1, [pc, #416]	; (800e8d8 <PDM_Filter_Init+0x1b8>)
 800e738:	6011      	str	r1, [r2, #0]
 800e73a:	6812      	ldr	r2, [r2, #0]
 800e73c:	4967      	ldr	r1, [pc, #412]	; (800e8dc <PDM_Filter_Init+0x1bc>)
 800e73e:	428a      	cmp	r2, r1
 800e740:	d000      	beq.n	800e744 <PDM_Filter_Init+0x24>
 800e742:	e7fe      	b.n	800e742 <PDM_Filter_Init+0x22>
 800e744:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800e748:	4d65      	ldr	r5, [pc, #404]	; (800e8e0 <PDM_Filter_Init+0x1c0>)
 800e74a:	f8c8 301c 	str.w	r3, [r8, #28]
 800e74e:	f8c8 3018 	str.w	r3, [r8, #24]
 800e752:	f8c8 3014 	str.w	r3, [r8, #20]
 800e756:	f8c8 3010 	str.w	r3, [r8, #16]
 800e75a:	f8c8 3028 	str.w	r3, [r8, #40]	; 0x28
 800e75e:	f8c8 3024 	str.w	r3, [r8, #36]	; 0x24
 800e762:	f8c8 3020 	str.w	r3, [r8, #32]
 800e766:	4620      	mov	r0, r4
 800e768:	2100      	movs	r1, #0
 800e76a:	602a      	str	r2, [r5, #0]
 800e76c:	f7ff fdf4 	bl	800e358 <__aeabi_fcmpeq>
 800e770:	2800      	cmp	r0, #0
 800e772:	d17c      	bne.n	800e86e <PDM_Filter_Init+0x14e>
 800e774:	f8b8 9000 	ldrh.w	r9, [r8]
 800e778:	ea4f 0059 	mov.w	r0, r9, lsr #1
 800e77c:	f7ff fc04 	bl	800df88 <__aeabi_i2f>
 800e780:	4601      	mov	r1, r0
 800e782:	4620      	mov	r0, r4
 800e784:	f7ff fdf2 	bl	800e36c <__aeabi_fcmplt>
 800e788:	2800      	cmp	r0, #0
 800e78a:	d072      	beq.n	800e872 <PDM_Filter_Init+0x152>
 800e78c:	4620      	mov	r0, r4
 800e78e:	f7fe ffa5 	bl	800d6dc <__aeabi_f2d>
 800e792:	a34b      	add	r3, pc, #300	; (adr r3, 800e8c0 <PDM_Filter_Init+0x1a0>)
 800e794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e798:	f7fe fff4 	bl	800d784 <__aeabi_dmul>
 800e79c:	4604      	mov	r4, r0
 800e79e:	4648      	mov	r0, r9
 800e7a0:	460d      	mov	r5, r1
 800e7a2:	f7fe ff89 	bl	800d6b8 <__aeabi_i2d>
 800e7a6:	4602      	mov	r2, r0
 800e7a8:	460b      	mov	r3, r1
 800e7aa:	4620      	mov	r0, r4
 800e7ac:	4629      	mov	r1, r5
 800e7ae:	f7ff f913 	bl	800d9d8 <__aeabi_ddiv>
 800e7b2:	f7ff fadf 	bl	800dd74 <__aeabi_d2f>
 800e7b6:	f7fe ff91 	bl	800d6dc <__aeabi_f2d>
 800e7ba:	f000 fb45 	bl	800ee48 <cos>
 800e7be:	4602      	mov	r2, r0
 800e7c0:	460b      	mov	r3, r1
 800e7c2:	4606      	mov	r6, r0
 800e7c4:	460f      	mov	r7, r1
 800e7c6:	2000      	movs	r0, #0
 800e7c8:	4946      	ldr	r1, [pc, #280]	; (800e8e4 <PDM_Filter_Init+0x1c4>)
 800e7ca:	f7fe fe27 	bl	800d41c <__aeabi_dsub>
 800e7ce:	4602      	mov	r2, r0
 800e7d0:	460b      	mov	r3, r1
 800e7d2:	f7fe fe25 	bl	800d420 <__adddf3>
 800e7d6:	f7ff facd 	bl	800dd74 <__aeabi_d2f>
 800e7da:	4601      	mov	r1, r0
 800e7dc:	4682      	mov	sl, r0
 800e7de:	f7ff fc27 	bl	800e030 <__aeabi_fmul>
 800e7e2:	f7fe ff7b 	bl	800d6dc <__aeabi_f2d>
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	4604      	mov	r4, r0
 800e7ea:	460d      	mov	r5, r1
 800e7ec:	4b3e      	ldr	r3, [pc, #248]	; (800e8e8 <PDM_Filter_Init+0x1c8>)
 800e7ee:	4630      	mov	r0, r6
 800e7f0:	4639      	mov	r1, r7
 800e7f2:	f7fe fe15 	bl	800d420 <__adddf3>
 800e7f6:	4602      	mov	r2, r0
 800e7f8:	460b      	mov	r3, r1
 800e7fa:	f7fe fe11 	bl	800d420 <__adddf3>
 800e7fe:	f7ff fab9 	bl	800dd74 <__aeabi_d2f>
 800e802:	f7fe ff6b 	bl	800d6dc <__aeabi_f2d>
 800e806:	2200      	movs	r2, #0
 800e808:	4b38      	ldr	r3, [pc, #224]	; (800e8ec <PDM_Filter_Init+0x1cc>)
 800e80a:	f7fe ffbb 	bl	800d784 <__aeabi_dmul>
 800e80e:	4602      	mov	r2, r0
 800e810:	460b      	mov	r3, r1
 800e812:	4620      	mov	r0, r4
 800e814:	4629      	mov	r1, r5
 800e816:	f7fe fe01 	bl	800d41c <__aeabi_dsub>
 800e81a:	f7ff faab 	bl	800dd74 <__aeabi_d2f>
 800e81e:	f7fe ff5d 	bl	800d6dc <__aeabi_f2d>
 800e822:	f000 fb47 	bl	800eeb4 <sqrt>
 800e826:	4604      	mov	r4, r0
 800e828:	460d      	mov	r5, r1
 800e82a:	f10a 4000 	add.w	r0, sl, #2147483648	; 0x80000000
 800e82e:	f7fe ff55 	bl	800d6dc <__aeabi_f2d>
 800e832:	4622      	mov	r2, r4
 800e834:	462b      	mov	r3, r5
 800e836:	f7fe fdf3 	bl	800d420 <__adddf3>
 800e83a:	2200      	movs	r2, #0
 800e83c:	4b2c      	ldr	r3, [pc, #176]	; (800e8f0 <PDM_Filter_Init+0x1d0>)
 800e83e:	f7fe ffa1 	bl	800d784 <__aeabi_dmul>
 800e842:	f7ff fa77 	bl	800dd34 <__aeabi_d2uiz>
 800e846:	f8a8 002c 	strh.w	r0, [r8, #44]	; 0x2c
 800e84a:	f8d8 a008 	ldr.w	sl, [r8, #8]
 800e84e:	2100      	movs	r1, #0
 800e850:	4650      	mov	r0, sl
 800e852:	f7ff fd81 	bl	800e358 <__aeabi_fcmpeq>
 800e856:	b180      	cbz	r0, 800e87a <PDM_Filter_Init+0x15a>
 800e858:	2000      	movs	r0, #0
 800e85a:	4b26      	ldr	r3, [pc, #152]	; (800e8f4 <PDM_Filter_Init+0x1d4>)
 800e85c:	f8a8 002e 	strh.w	r0, [r8, #46]	; 0x2e
 800e860:	fba3 2309 	umull	r2, r3, r3, r9
 800e864:	099b      	lsrs	r3, r3, #6
 800e866:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
 800e86a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e86e:	f8b8 9000 	ldrh.w	r9, [r8]
 800e872:	2300      	movs	r3, #0
 800e874:	f8a8 302c 	strh.w	r3, [r8, #44]	; 0x2c
 800e878:	e7e7      	b.n	800e84a <PDM_Filter_Init+0x12a>
 800e87a:	ea4f 2009 	mov.w	r0, r9, lsl #8
 800e87e:	f7fe ff1b 	bl	800d6b8 <__aeabi_i2d>
 800e882:	4604      	mov	r4, r0
 800e884:	4648      	mov	r0, r9
 800e886:	460d      	mov	r5, r1
 800e888:	f7fe ff16 	bl	800d6b8 <__aeabi_i2d>
 800e88c:	4606      	mov	r6, r0
 800e88e:	4650      	mov	r0, sl
 800e890:	460f      	mov	r7, r1
 800e892:	f7fe ff23 	bl	800d6dc <__aeabi_f2d>
 800e896:	a30c      	add	r3, pc, #48	; (adr r3, 800e8c8 <PDM_Filter_Init+0x1a8>)
 800e898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e89c:	f7fe ff72 	bl	800d784 <__aeabi_dmul>
 800e8a0:	4602      	mov	r2, r0
 800e8a2:	460b      	mov	r3, r1
 800e8a4:	4630      	mov	r0, r6
 800e8a6:	4639      	mov	r1, r7
 800e8a8:	f7fe fdba 	bl	800d420 <__adddf3>
 800e8ac:	4602      	mov	r2, r0
 800e8ae:	460b      	mov	r3, r1
 800e8b0:	4620      	mov	r0, r4
 800e8b2:	4629      	mov	r1, r5
 800e8b4:	f7ff f890 	bl	800d9d8 <__aeabi_ddiv>
 800e8b8:	f7ff fa3c 	bl	800dd34 <__aeabi_d2uiz>
 800e8bc:	b280      	uxth	r0, r0
 800e8be:	e7cc      	b.n	800e85a <PDM_Filter_Init+0x13a>
 800e8c0:	54442d18 	.word	0x54442d18
 800e8c4:	401921fb 	.word	0x401921fb
 800e8c8:	51eb851f 	.word	0x51eb851f
 800e8cc:	40191eb8 	.word	0x40191eb8
 800e8d0:	40023008 	.word	0x40023008
 800e8d4:	40023000 	.word	0x40023000
 800e8d8:	f407a5c2 	.word	0xf407a5c2
 800e8dc:	b5e8b5cd 	.word	0xb5e8b5cd
 800e8e0:	20000588 	.word	0x20000588
 800e8e4:	3ff00000 	.word	0x3ff00000
 800e8e8:	bff00000 	.word	0xbff00000
 800e8ec:	40100000 	.word	0x40100000
 800e8f0:	40600000 	.word	0x40600000
 800e8f4:	10624dd3 	.word	0x10624dd3

0800e8f8 <PDM_Filter_64_LSB>:
 800e8f8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800e8fc:	4d05      	ldr	r5, [pc, #20]	; (800e914 <PDM_Filter_64_LSB+0x1c>)
 800e8fe:	4c06      	ldr	r4, [pc, #24]	; (800e918 <PDM_Filter_64_LSB+0x20>)
 800e900:	682d      	ldr	r5, [r5, #0]
 800e902:	b09a      	sub	sp, #104	; 0x68
 800e904:	42a5      	cmp	r5, r4
 800e906:	4607      	mov	r7, r0
 800e908:	9116      	str	r1, [sp, #88]	; 0x58
 800e90a:	9217      	str	r2, [sp, #92]	; 0x5c
 800e90c:	469a      	mov	sl, r3
 800e90e:	d005      	beq.n	800e91c <PDM_Filter_64_LSB+0x24>
 800e910:	e7fe      	b.n	800e910 <PDM_Filter_64_LSB+0x18>
 800e912:	bf00      	nop
 800e914:	20000588 	.word	0x20000588
 800e918:	b5e8b5cd 	.word	0xb5e8b5cd
 800e91c:	6a19      	ldr	r1, [r3, #32]
 800e91e:	8e18      	ldrh	r0, [r3, #48]	; 0x30
 800e920:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e922:	9104      	str	r1, [sp, #16]
 800e924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e926:	f8da 4010 	ldr.w	r4, [sl, #16]
 800e92a:	f8da 5018 	ldr.w	r5, [sl, #24]
 800e92e:	f8da 601c 	ldr.w	r6, [sl, #28]
 800e932:	f8ba 900c 	ldrh.w	r9, [sl, #12]
 800e936:	f8ba c02c 	ldrh.w	ip, [sl, #44]	; 0x2c
 800e93a:	f8ba 102e 	ldrh.w	r1, [sl, #46]	; 0x2e
 800e93e:	9205      	str	r2, [sp, #20]
 800e940:	9306      	str	r3, [sp, #24]
 800e942:	9409      	str	r4, [sp, #36]	; 0x24
 800e944:	f8da 8014 	ldr.w	r8, [sl, #20]
 800e948:	950b      	str	r5, [sp, #44]	; 0x2c
 800e94a:	960a      	str	r6, [sp, #40]	; 0x28
 800e94c:	f8cd 9004 	str.w	r9, [sp, #4]
 800e950:	f8cd c020 	str.w	ip, [sp, #32]
 800e954:	910f      	str	r1, [sp, #60]	; 0x3c
 800e956:	2800      	cmp	r0, #0
 800e958:	f000 8155 	beq.w	800ec06 <PDM_Filter_64_LSB+0x30e>
 800e95c:	ea4f 0249 	mov.w	r2, r9, lsl #1
 800e960:	ea4f 0389 	mov.w	r3, r9, lsl #2
 800e964:	ea4f 04c9 	mov.w	r4, r9, lsl #3
 800e968:	9210      	str	r2, [sp, #64]	; 0x40
 800e96a:	444a      	add	r2, r9
 800e96c:	ebc9 0604 	rsb	r6, r9, r4
 800e970:	9312      	str	r3, [sp, #72]	; 0x48
 800e972:	0055      	lsls	r5, r2, #1
 800e974:	444b      	add	r3, r9
 800e976:	f5cc 7c80 	rsb	ip, ip, #256	; 0x100
 800e97a:	f04f 0900 	mov.w	r9, #0
 800e97e:	9211      	str	r2, [sp, #68]	; 0x44
 800e980:	9413      	str	r4, [sp, #76]	; 0x4c
 800e982:	9518      	str	r5, [sp, #96]	; 0x60
 800e984:	9314      	str	r3, [sp, #80]	; 0x50
 800e986:	9615      	str	r6, [sp, #84]	; 0x54
 800e988:	f8cd 901c 	str.w	r9, [sp, #28]
 800e98c:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
 800e990:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e992:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e994:	5c79      	ldrb	r1, [r7, r1]
 800e996:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800e998:	5cba      	ldrb	r2, [r7, r2]
 800e99a:	9102      	str	r1, [sp, #8]
 800e99c:	9203      	str	r2, [sp, #12]
 800e99e:	f8dd c008 	ldr.w	ip, [sp, #8]
 800e9a2:	5d7a      	ldrb	r2, [r7, r5]
 800e9a4:	4da4      	ldr	r5, [pc, #656]	; (800ec38 <PDM_Filter_64_LSB+0x340>)
 800e9a6:	9b01      	ldr	r3, [sp, #4]
 800e9a8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800e9aa:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800e9ac:	f815 c00c 	ldrb.w	ip, [r5, ip]
 800e9b0:	5cf9      	ldrb	r1, [r7, r3]
 800e9b2:	7838      	ldrb	r0, [r7, #0]
 800e9b4:	5d3b      	ldrb	r3, [r7, r4]
 800e9b6:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
 800e9ba:	5dbc      	ldrb	r4, [r7, r6]
 800e9bc:	f8df 927c 	ldr.w	r9, [pc, #636]	; 800ec3c <PDM_Filter_64_LSB+0x344>
 800e9c0:	9e03      	ldr	r6, [sp, #12]
 800e9c2:	f8df c278 	ldr.w	ip, [pc, #632]	; 800ec3c <PDM_Filter_64_LSB+0x344>
 800e9c6:	f819 b000 	ldrb.w	fp, [r9, r0]
 800e9ca:	f819 9006 	ldrb.w	r9, [r9, r6]
 800e9ce:	f81c 6003 	ldrb.w	r6, [ip, r3]
 800e9d2:	f8df c26c 	ldr.w	ip, [pc, #620]	; 800ec40 <PDM_Filter_64_LSB+0x348>
 800e9d6:	5c6d      	ldrb	r5, [r5, r1]
 800e9d8:	f81c c002 	ldrb.w	ip, [ip, r2]
 800e9dc:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
 800e9e0:	f8df c25c 	ldr.w	ip, [pc, #604]	; 800ec40 <PDM_Filter_64_LSB+0x348>
 800e9e4:	f81c c004 	ldrb.w	ip, [ip, r4]
 800e9e8:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
 800e9ec:	4435      	add	r5, r6
 800e9ee:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
 800e9f2:	4e92      	ldr	r6, [pc, #584]	; (800ec3c <PDM_Filter_64_LSB+0x344>)
 800e9f4:	44cc      	add	ip, r9
 800e9f6:	f816 9004 	ldrb.w	r9, [r6, r4]
 800e9fa:	4e8f      	ldr	r6, [pc, #572]	; (800ec38 <PDM_Filter_64_LSB+0x340>)
 800e9fc:	5d34      	ldrb	r4, [r6, r4]
 800e9fe:	940d      	str	r4, [sp, #52]	; 0x34
 800ea00:	4c8f      	ldr	r4, [pc, #572]	; (800ec40 <PDM_Filter_64_LSB+0x348>)
 800ea02:	44c3      	add	fp, r8
 800ea04:	f816 8000 	ldrb.w	r8, [r6, r0]
 800ea08:	5c20      	ldrb	r0, [r4, r0]
 800ea0a:	9000      	str	r0, [sp, #0]
 800ea0c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800ea0e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ea10:	eb0c 0c46 	add.w	ip, ip, r6, lsl #1
 800ea14:	4e8a      	ldr	r6, [pc, #552]	; (800ec40 <PDM_Filter_64_LSB+0x348>)
 800ea16:	eb05 0540 	add.w	r5, r5, r0, lsl #1
 800ea1a:	5c70      	ldrb	r0, [r6, r1]
 800ea1c:	4e87      	ldr	r6, [pc, #540]	; (800ec3c <PDM_Filter_64_LSB+0x344>)
 800ea1e:	44c8      	add	r8, r9
 800ea20:	f816 9001 	ldrb.w	r9, [r6, r1]
 800ea24:	5cb1      	ldrb	r1, [r6, r2]
 800ea26:	4e84      	ldr	r6, [pc, #528]	; (800ec38 <PDM_Filter_64_LSB+0x340>)
 800ea28:	5cb2      	ldrb	r2, [r6, r2]
 800ea2a:	920e      	str	r2, [sp, #56]	; 0x38
 800ea2c:	5cf2      	ldrb	r2, [r6, r3]
 800ea2e:	4e84      	ldr	r6, [pc, #528]	; (800ec40 <PDM_Filter_64_LSB+0x348>)
 800ea30:	ebcb 04cb 	rsb	r4, fp, fp, lsl #3
 800ea34:	5cf3      	ldrb	r3, [r6, r3]
 800ea36:	930c      	str	r3, [sp, #48]	; 0x30
 800ea38:	440a      	add	r2, r1
 800ea3a:	9902      	ldr	r1, [sp, #8]
 800ea3c:	eb0c 0384 	add.w	r3, ip, r4, lsl #2
 800ea40:	eb05 0485 	add.w	r4, r5, r5, lsl #2
 800ea44:	eb08 0040 	add.w	r0, r8, r0, lsl #1
 800ea48:	eb03 0844 	add.w	r8, r3, r4, lsl #1
 800ea4c:	5c74      	ldrb	r4, [r6, r1]
 800ea4e:	4e7b      	ldr	r6, [pc, #492]	; (800ec3c <PDM_Filter_64_LSB+0x344>)
 800ea50:	5c73      	ldrb	r3, [r6, r1]
 800ea52:	9e00      	ldr	r6, [sp, #0]
 800ea54:	eb09 0146 	add.w	r1, r9, r6, lsl #1
 800ea58:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800ea5a:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 800ea5e:	5dbe      	ldrb	r6, [r7, r6]
 800ea60:	9602      	str	r6, [sp, #8]
 800ea62:	444b      	add	r3, r9
 800ea64:	4e76      	ldr	r6, [pc, #472]	; (800ec40 <PDM_Filter_64_LSB+0x348>)
 800ea66:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800ea6a:	eb02 0244 	add.w	r2, r2, r4, lsl #1
 800ea6e:	f816 9009 	ldrb.w	r9, [r6, r9]
 800ea72:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 800ea76:	ebc0 1400 	rsb	r4, r0, r0, lsl #4
 800ea7a:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800ea7e:	4e6e      	ldr	r6, [pc, #440]	; (800ec38 <PDM_Filter_64_LSB+0x340>)
 800ea80:	4444      	add	r4, r8
 800ea82:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800ea86:	f816 9009 	ldrb.w	r9, [r6, r9]
 800ea8a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ea8c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ea90:	eb03 0348 	add.w	r3, r3, r8, lsl #1
 800ea94:	eb02 0842 	add.w	r8, r2, r2, lsl #1
 800ea98:	44a0      	add	r8, r4
 800ea9a:	4431      	add	r1, r6
 800ea9c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800eaa0:	9e02      	ldr	r6, [sp, #8]
 800eaa2:	f8df 8198 	ldr.w	r8, [pc, #408]	; 800ec3c <PDM_Filter_64_LSB+0x344>
 800eaa6:	f818 6006 	ldrb.w	r6, [r8, r6]
 800eaaa:	9609      	str	r6, [sp, #36]	; 0x24
 800eaac:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800eaae:	eb03 0943 	add.w	r9, r3, r3, lsl #1
 800eab2:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 800eab6:	eb06 0849 	add.w	r8, r6, r9, lsl #1
 800eaba:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800eabe:	eb08 0904 	add.w	r9, r8, r4
 800eac2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800eac4:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800eac8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800eaca:	44b1      	add	r9, r6
 800eacc:	4444      	add	r4, r8
 800eace:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800ead0:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 800ead4:	eb01 0848 	add.w	r8, r1, r8, lsl #1
 800ead8:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800eadc:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 800eae0:	eb02 0800 	add.w	r8, r2, r0
 800eae4:	262e      	movs	r6, #46	; 0x2e
 800eae6:	fb06 f808 	mul.w	r8, r6, r8
 800eaea:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800eaec:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800eaf0:	4430      	add	r0, r6
 800eaf2:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 800eaf6:	4402      	add	r2, r0
 800eaf8:	441d      	add	r5, r3
 800eafa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800eafe:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800eb02:	9802      	ldr	r0, [sp, #8]
 800eb04:	4a4e      	ldr	r2, [pc, #312]	; (800ec40 <PDM_Filter_64_LSB+0x348>)
 800eb06:	9e04      	ldr	r6, [sp, #16]
 800eb08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eb0c:	eb08 1505 	add.w	r5, r8, r5, lsl #4
 800eb10:	f812 8000 	ldrb.w	r8, [r2, r0]
 800eb14:	4a48      	ldr	r2, [pc, #288]	; (800ec38 <PDM_Filter_64_LSB+0x340>)
 800eb16:	44a3      	add	fp, r4
 800eb18:	5c10      	ldrb	r0, [r2, r0]
 800eb1a:	9009      	str	r0, [sp, #36]	; 0x24
 800eb1c:	f5a9 3900 	sub.w	r9, r9, #131072	; 0x20000
 800eb20:	9805      	ldr	r0, [sp, #20]
 800eb22:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800eb26:	eb0b 0bcb 	add.w	fp, fp, fp, lsl #3
 800eb2a:	444e      	add	r6, r9
 800eb2c:	4461      	add	r1, ip
 800eb2e:	eb05 058b 	add.w	r5, r5, fp, lsl #2
 800eb32:	222a      	movs	r2, #42	; 0x2a
 800eb34:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800eb38:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800eb3a:	fb02 5101 	mla	r1, r2, r1, r5
 800eb3e:	1a36      	subs	r6, r6, r0
 800eb40:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800eb42:	9803      	ldr	r0, [sp, #12]
 800eb44:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800eb48:	fb06 f604 	mul.w	r6, r6, r4
 800eb4c:	ebcc 0ccc 	rsb	ip, ip, ip, lsl #3
 800eb50:	440d      	add	r5, r1
 800eb52:	4463      	add	r3, ip
 800eb54:	2e00      	cmp	r6, #0
 800eb56:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800eb58:	930b      	str	r3, [sp, #44]	; 0x2c
 800eb5a:	bfb8      	it	lt
 800eb5c:	36ff      	addlt	r6, #255	; 0xff
 800eb5e:	9b04      	ldr	r3, [sp, #16]
 800eb60:	9c08      	ldr	r4, [sp, #32]
 800eb62:	950a      	str	r5, [sp, #40]	; 0x28
 800eb64:	2900      	cmp	r1, #0
 800eb66:	ea4f 2626 	mov.w	r6, r6, asr #8
 800eb6a:	bf14      	ite	ne
 800eb6c:	4632      	movne	r2, r6
 800eb6e:	464a      	moveq	r2, r9
 800eb70:	bf18      	it	ne
 800eb72:	4633      	movne	r3, r6
 800eb74:	9d06      	ldr	r5, [sp, #24]
 800eb76:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800eb78:	9304      	str	r3, [sp, #16]
 800eb7a:	eb00 0848 	add.w	r8, r0, r8, lsl #1
 800eb7e:	fb04 f302 	mul.w	r3, r4, r2
 800eb82:	9805      	ldr	r0, [sp, #20]
 800eb84:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800eb86:	f8df c0bc 	ldr.w	ip, [pc, #188]	; 800ec44 <PDM_Filter_64_LSB+0x34c>
 800eb8a:	fb05 3306 	mla	r3, r5, r6, r3
 800eb8e:	bf18      	it	ne
 800eb90:	4648      	movne	r0, r9
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	bfb8      	it	lt
 800eb96:	33ff      	addlt	r3, #255	; 0xff
 800eb98:	ea4f 2123 	mov.w	r1, r3, asr #8
 800eb9c:	9b08      	ldr	r3, [sp, #32]
 800eb9e:	bfb8      	it	lt
 800eba0:	9d06      	ldrlt	r5, [sp, #24]
 800eba2:	9005      	str	r0, [sp, #20]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	bf14      	ite	ne
 800eba8:	460b      	movne	r3, r1
 800ebaa:	4613      	moveq	r3, r2
 800ebac:	fb04 f303 	mul.w	r3, r4, r3
 800ebb0:	bf18      	it	ne
 800ebb2:	460d      	movne	r5, r1
 800ebb4:	f1b3 0108 	subs.w	r1, r3, #8
 800ebb8:	bf48      	it	mi
 800ebba:	1dd9      	addmi	r1, r3, #7
 800ebbc:	f103 0008 	add.w	r0, r3, #8
 800ebc0:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800ebc4:	f8ba 200e 	ldrh.w	r2, [sl, #14]
 800ebc8:	9506      	str	r5, [sp, #24]
 800ebca:	1100      	asrs	r0, r0, #4
 800ebcc:	1109      	asrs	r1, r1, #4
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	bfcc      	ite	gt
 800ebd2:	4603      	movgt	r3, r0
 800ebd4:	460b      	movle	r3, r1
 800ebd6:	f647 76bc 	movw	r6, #32700	; 0x7fbc
 800ebda:	42b3      	cmp	r3, r6
 800ebdc:	bfa8      	it	ge
 800ebde:	4633      	movge	r3, r6
 800ebe0:	fb09 f202 	mul.w	r2, r9, r2
 800ebe4:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ebe6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ebe8:	4563      	cmp	r3, ip
 800ebea:	bfb8      	it	lt
 800ebec:	4663      	movlt	r3, ip
 800ebee:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
 800ebf2:	f8ba 0030 	ldrh.w	r0, [sl, #48]	; 0x30
 800ebf6:	f109 0901 	add.w	r9, r9, #1
 800ebfa:	4548      	cmp	r0, r9
 800ebfc:	f8cd 901c 	str.w	r9, [sp, #28]
 800ec00:	440f      	add	r7, r1
 800ec02:	f73f aec5 	bgt.w	800e990 <PDM_Filter_64_LSB+0x98>
 800ec06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec0a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ec0c:	9d04      	ldr	r5, [sp, #16]
 800ec0e:	9e05      	ldr	r6, [sp, #20]
 800ec10:	9906      	ldr	r1, [sp, #24]
 800ec12:	f8ca 2010 	str.w	r2, [sl, #16]
 800ec16:	f8ca 8014 	str.w	r8, [sl, #20]
 800ec1a:	f8ca 3018 	str.w	r3, [sl, #24]
 800ec1e:	f8ca 401c 	str.w	r4, [sl, #28]
 800ec22:	f8ca 5020 	str.w	r5, [sl, #32]
 800ec26:	f8ca 6024 	str.w	r6, [sl, #36]	; 0x24
 800ec2a:	f8ca 1028 	str.w	r1, [sl, #40]	; 0x28
 800ec2e:	b01a      	add	sp, #104	; 0x68
 800ec30:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800ec34:	4770      	bx	lr
 800ec36:	bf00      	nop
 800ec38:	20000080 	.word	0x20000080
 800ec3c:	20000280 	.word	0x20000280
 800ec40:	20000180 	.word	0x20000180
 800ec44:	ffff8044 	.word	0xffff8044

0800ec48 <__errno>:
 800ec48:	4b01      	ldr	r3, [pc, #4]	; (800ec50 <__errno+0x8>)
 800ec4a:	6818      	ldr	r0, [r3, #0]
 800ec4c:	4770      	bx	lr
 800ec4e:	bf00      	nop
 800ec50:	20000380 	.word	0x20000380

0800ec54 <__libc_init_array>:
 800ec54:	b570      	push	{r4, r5, r6, lr}
 800ec56:	4e0d      	ldr	r6, [pc, #52]	; (800ec8c <__libc_init_array+0x38>)
 800ec58:	4c0d      	ldr	r4, [pc, #52]	; (800ec90 <__libc_init_array+0x3c>)
 800ec5a:	1ba4      	subs	r4, r4, r6
 800ec5c:	10a4      	asrs	r4, r4, #2
 800ec5e:	2500      	movs	r5, #0
 800ec60:	42a5      	cmp	r5, r4
 800ec62:	d109      	bne.n	800ec78 <__libc_init_array+0x24>
 800ec64:	4e0b      	ldr	r6, [pc, #44]	; (800ec94 <__libc_init_array+0x40>)
 800ec66:	4c0c      	ldr	r4, [pc, #48]	; (800ec98 <__libc_init_array+0x44>)
 800ec68:	f001 fa08 	bl	801007c <_init>
 800ec6c:	1ba4      	subs	r4, r4, r6
 800ec6e:	10a4      	asrs	r4, r4, #2
 800ec70:	2500      	movs	r5, #0
 800ec72:	42a5      	cmp	r5, r4
 800ec74:	d105      	bne.n	800ec82 <__libc_init_array+0x2e>
 800ec76:	bd70      	pop	{r4, r5, r6, pc}
 800ec78:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ec7c:	4798      	blx	r3
 800ec7e:	3501      	adds	r5, #1
 800ec80:	e7ee      	b.n	800ec60 <__libc_init_array+0xc>
 800ec82:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ec86:	4798      	blx	r3
 800ec88:	3501      	adds	r5, #1
 800ec8a:	e7f2      	b.n	800ec72 <__libc_init_array+0x1e>
 800ec8c:	08010318 	.word	0x08010318
 800ec90:	08010318 	.word	0x08010318
 800ec94:	08010318 	.word	0x08010318
 800ec98:	0801031c 	.word	0x0801031c

0800ec9c <malloc>:
 800ec9c:	4b02      	ldr	r3, [pc, #8]	; (800eca8 <malloc+0xc>)
 800ec9e:	4601      	mov	r1, r0
 800eca0:	6818      	ldr	r0, [r3, #0]
 800eca2:	f000 b861 	b.w	800ed68 <_malloc_r>
 800eca6:	bf00      	nop
 800eca8:	20000380 	.word	0x20000380

0800ecac <free>:
 800ecac:	4b02      	ldr	r3, [pc, #8]	; (800ecb8 <free+0xc>)
 800ecae:	4601      	mov	r1, r0
 800ecb0:	6818      	ldr	r0, [r3, #0]
 800ecb2:	f000 b80b 	b.w	800eccc <_free_r>
 800ecb6:	bf00      	nop
 800ecb8:	20000380 	.word	0x20000380

0800ecbc <memset>:
 800ecbc:	4402      	add	r2, r0
 800ecbe:	4603      	mov	r3, r0
 800ecc0:	4293      	cmp	r3, r2
 800ecc2:	d100      	bne.n	800ecc6 <memset+0xa>
 800ecc4:	4770      	bx	lr
 800ecc6:	f803 1b01 	strb.w	r1, [r3], #1
 800ecca:	e7f9      	b.n	800ecc0 <memset+0x4>

0800eccc <_free_r>:
 800eccc:	b538      	push	{r3, r4, r5, lr}
 800ecce:	4605      	mov	r5, r0
 800ecd0:	2900      	cmp	r1, #0
 800ecd2:	d045      	beq.n	800ed60 <_free_r+0x94>
 800ecd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecd8:	1f0c      	subs	r4, r1, #4
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	bfb8      	it	lt
 800ecde:	18e4      	addlt	r4, r4, r3
 800ece0:	f000 f8b0 	bl	800ee44 <__malloc_lock>
 800ece4:	4a1f      	ldr	r2, [pc, #124]	; (800ed64 <_free_r+0x98>)
 800ece6:	6813      	ldr	r3, [r2, #0]
 800ece8:	4610      	mov	r0, r2
 800ecea:	b933      	cbnz	r3, 800ecfa <_free_r+0x2e>
 800ecec:	6063      	str	r3, [r4, #4]
 800ecee:	6014      	str	r4, [r2, #0]
 800ecf0:	4628      	mov	r0, r5
 800ecf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ecf6:	f000 b8a6 	b.w	800ee46 <__malloc_unlock>
 800ecfa:	42a3      	cmp	r3, r4
 800ecfc:	d90c      	bls.n	800ed18 <_free_r+0x4c>
 800ecfe:	6821      	ldr	r1, [r4, #0]
 800ed00:	1862      	adds	r2, r4, r1
 800ed02:	4293      	cmp	r3, r2
 800ed04:	bf04      	itt	eq
 800ed06:	681a      	ldreq	r2, [r3, #0]
 800ed08:	685b      	ldreq	r3, [r3, #4]
 800ed0a:	6063      	str	r3, [r4, #4]
 800ed0c:	bf04      	itt	eq
 800ed0e:	1852      	addeq	r2, r2, r1
 800ed10:	6022      	streq	r2, [r4, #0]
 800ed12:	6004      	str	r4, [r0, #0]
 800ed14:	e7ec      	b.n	800ecf0 <_free_r+0x24>
 800ed16:	4613      	mov	r3, r2
 800ed18:	685a      	ldr	r2, [r3, #4]
 800ed1a:	b10a      	cbz	r2, 800ed20 <_free_r+0x54>
 800ed1c:	42a2      	cmp	r2, r4
 800ed1e:	d9fa      	bls.n	800ed16 <_free_r+0x4a>
 800ed20:	6819      	ldr	r1, [r3, #0]
 800ed22:	1858      	adds	r0, r3, r1
 800ed24:	42a0      	cmp	r0, r4
 800ed26:	d10b      	bne.n	800ed40 <_free_r+0x74>
 800ed28:	6820      	ldr	r0, [r4, #0]
 800ed2a:	4401      	add	r1, r0
 800ed2c:	1858      	adds	r0, r3, r1
 800ed2e:	4282      	cmp	r2, r0
 800ed30:	6019      	str	r1, [r3, #0]
 800ed32:	d1dd      	bne.n	800ecf0 <_free_r+0x24>
 800ed34:	6810      	ldr	r0, [r2, #0]
 800ed36:	6852      	ldr	r2, [r2, #4]
 800ed38:	605a      	str	r2, [r3, #4]
 800ed3a:	4401      	add	r1, r0
 800ed3c:	6019      	str	r1, [r3, #0]
 800ed3e:	e7d7      	b.n	800ecf0 <_free_r+0x24>
 800ed40:	d902      	bls.n	800ed48 <_free_r+0x7c>
 800ed42:	230c      	movs	r3, #12
 800ed44:	602b      	str	r3, [r5, #0]
 800ed46:	e7d3      	b.n	800ecf0 <_free_r+0x24>
 800ed48:	6820      	ldr	r0, [r4, #0]
 800ed4a:	1821      	adds	r1, r4, r0
 800ed4c:	428a      	cmp	r2, r1
 800ed4e:	bf04      	itt	eq
 800ed50:	6811      	ldreq	r1, [r2, #0]
 800ed52:	6852      	ldreq	r2, [r2, #4]
 800ed54:	6062      	str	r2, [r4, #4]
 800ed56:	bf04      	itt	eq
 800ed58:	1809      	addeq	r1, r1, r0
 800ed5a:	6021      	streq	r1, [r4, #0]
 800ed5c:	605c      	str	r4, [r3, #4]
 800ed5e:	e7c7      	b.n	800ecf0 <_free_r+0x24>
 800ed60:	bd38      	pop	{r3, r4, r5, pc}
 800ed62:	bf00      	nop
 800ed64:	2000058c 	.word	0x2000058c

0800ed68 <_malloc_r>:
 800ed68:	b570      	push	{r4, r5, r6, lr}
 800ed6a:	1ccd      	adds	r5, r1, #3
 800ed6c:	f025 0503 	bic.w	r5, r5, #3
 800ed70:	3508      	adds	r5, #8
 800ed72:	2d0c      	cmp	r5, #12
 800ed74:	bf38      	it	cc
 800ed76:	250c      	movcc	r5, #12
 800ed78:	2d00      	cmp	r5, #0
 800ed7a:	4606      	mov	r6, r0
 800ed7c:	db01      	blt.n	800ed82 <_malloc_r+0x1a>
 800ed7e:	42a9      	cmp	r1, r5
 800ed80:	d903      	bls.n	800ed8a <_malloc_r+0x22>
 800ed82:	230c      	movs	r3, #12
 800ed84:	6033      	str	r3, [r6, #0]
 800ed86:	2000      	movs	r0, #0
 800ed88:	bd70      	pop	{r4, r5, r6, pc}
 800ed8a:	f000 f85b 	bl	800ee44 <__malloc_lock>
 800ed8e:	4a23      	ldr	r2, [pc, #140]	; (800ee1c <_malloc_r+0xb4>)
 800ed90:	6814      	ldr	r4, [r2, #0]
 800ed92:	4621      	mov	r1, r4
 800ed94:	b991      	cbnz	r1, 800edbc <_malloc_r+0x54>
 800ed96:	4c22      	ldr	r4, [pc, #136]	; (800ee20 <_malloc_r+0xb8>)
 800ed98:	6823      	ldr	r3, [r4, #0]
 800ed9a:	b91b      	cbnz	r3, 800eda4 <_malloc_r+0x3c>
 800ed9c:	4630      	mov	r0, r6
 800ed9e:	f000 f841 	bl	800ee24 <_sbrk_r>
 800eda2:	6020      	str	r0, [r4, #0]
 800eda4:	4629      	mov	r1, r5
 800eda6:	4630      	mov	r0, r6
 800eda8:	f000 f83c 	bl	800ee24 <_sbrk_r>
 800edac:	1c43      	adds	r3, r0, #1
 800edae:	d126      	bne.n	800edfe <_malloc_r+0x96>
 800edb0:	230c      	movs	r3, #12
 800edb2:	6033      	str	r3, [r6, #0]
 800edb4:	4630      	mov	r0, r6
 800edb6:	f000 f846 	bl	800ee46 <__malloc_unlock>
 800edba:	e7e4      	b.n	800ed86 <_malloc_r+0x1e>
 800edbc:	680b      	ldr	r3, [r1, #0]
 800edbe:	1b5b      	subs	r3, r3, r5
 800edc0:	d41a      	bmi.n	800edf8 <_malloc_r+0x90>
 800edc2:	2b0b      	cmp	r3, #11
 800edc4:	d90f      	bls.n	800ede6 <_malloc_r+0x7e>
 800edc6:	600b      	str	r3, [r1, #0]
 800edc8:	50cd      	str	r5, [r1, r3]
 800edca:	18cc      	adds	r4, r1, r3
 800edcc:	4630      	mov	r0, r6
 800edce:	f000 f83a 	bl	800ee46 <__malloc_unlock>
 800edd2:	f104 000b 	add.w	r0, r4, #11
 800edd6:	1d23      	adds	r3, r4, #4
 800edd8:	f020 0007 	bic.w	r0, r0, #7
 800eddc:	1ac3      	subs	r3, r0, r3
 800edde:	d01b      	beq.n	800ee18 <_malloc_r+0xb0>
 800ede0:	425a      	negs	r2, r3
 800ede2:	50e2      	str	r2, [r4, r3]
 800ede4:	bd70      	pop	{r4, r5, r6, pc}
 800ede6:	428c      	cmp	r4, r1
 800ede8:	bf0d      	iteet	eq
 800edea:	6863      	ldreq	r3, [r4, #4]
 800edec:	684b      	ldrne	r3, [r1, #4]
 800edee:	6063      	strne	r3, [r4, #4]
 800edf0:	6013      	streq	r3, [r2, #0]
 800edf2:	bf18      	it	ne
 800edf4:	460c      	movne	r4, r1
 800edf6:	e7e9      	b.n	800edcc <_malloc_r+0x64>
 800edf8:	460c      	mov	r4, r1
 800edfa:	6849      	ldr	r1, [r1, #4]
 800edfc:	e7ca      	b.n	800ed94 <_malloc_r+0x2c>
 800edfe:	1cc4      	adds	r4, r0, #3
 800ee00:	f024 0403 	bic.w	r4, r4, #3
 800ee04:	42a0      	cmp	r0, r4
 800ee06:	d005      	beq.n	800ee14 <_malloc_r+0xac>
 800ee08:	1a21      	subs	r1, r4, r0
 800ee0a:	4630      	mov	r0, r6
 800ee0c:	f000 f80a 	bl	800ee24 <_sbrk_r>
 800ee10:	3001      	adds	r0, #1
 800ee12:	d0cd      	beq.n	800edb0 <_malloc_r+0x48>
 800ee14:	6025      	str	r5, [r4, #0]
 800ee16:	e7d9      	b.n	800edcc <_malloc_r+0x64>
 800ee18:	bd70      	pop	{r4, r5, r6, pc}
 800ee1a:	bf00      	nop
 800ee1c:	2000058c 	.word	0x2000058c
 800ee20:	20000590 	.word	0x20000590

0800ee24 <_sbrk_r>:
 800ee24:	b538      	push	{r3, r4, r5, lr}
 800ee26:	4c06      	ldr	r4, [pc, #24]	; (800ee40 <_sbrk_r+0x1c>)
 800ee28:	2300      	movs	r3, #0
 800ee2a:	4605      	mov	r5, r0
 800ee2c:	4608      	mov	r0, r1
 800ee2e:	6023      	str	r3, [r4, #0]
 800ee30:	f7fe f876 	bl	800cf20 <_sbrk>
 800ee34:	1c43      	adds	r3, r0, #1
 800ee36:	d102      	bne.n	800ee3e <_sbrk_r+0x1a>
 800ee38:	6823      	ldr	r3, [r4, #0]
 800ee3a:	b103      	cbz	r3, 800ee3e <_sbrk_r+0x1a>
 800ee3c:	602b      	str	r3, [r5, #0]
 800ee3e:	bd38      	pop	{r3, r4, r5, pc}
 800ee40:	200010e8 	.word	0x200010e8

0800ee44 <__malloc_lock>:
 800ee44:	4770      	bx	lr

0800ee46 <__malloc_unlock>:
 800ee46:	4770      	bx	lr

0800ee48 <cos>:
 800ee48:	b530      	push	{r4, r5, lr}
 800ee4a:	4a18      	ldr	r2, [pc, #96]	; (800eeac <cos+0x64>)
 800ee4c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ee50:	4293      	cmp	r3, r2
 800ee52:	b087      	sub	sp, #28
 800ee54:	dc04      	bgt.n	800ee60 <cos+0x18>
 800ee56:	2200      	movs	r2, #0
 800ee58:	2300      	movs	r3, #0
 800ee5a:	f000 fb21 	bl	800f4a0 <__kernel_cos>
 800ee5e:	e006      	b.n	800ee6e <cos+0x26>
 800ee60:	4a13      	ldr	r2, [pc, #76]	; (800eeb0 <cos+0x68>)
 800ee62:	4293      	cmp	r3, r2
 800ee64:	dd05      	ble.n	800ee72 <cos+0x2a>
 800ee66:	4602      	mov	r2, r0
 800ee68:	460b      	mov	r3, r1
 800ee6a:	f7fe fad7 	bl	800d41c <__aeabi_dsub>
 800ee6e:	b007      	add	sp, #28
 800ee70:	bd30      	pop	{r4, r5, pc}
 800ee72:	aa02      	add	r2, sp, #8
 800ee74:	f000 f874 	bl	800ef60 <__ieee754_rem_pio2>
 800ee78:	f000 0403 	and.w	r4, r0, #3
 800ee7c:	2c01      	cmp	r4, #1
 800ee7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee86:	d008      	beq.n	800ee9a <cos+0x52>
 800ee88:	2c02      	cmp	r4, #2
 800ee8a:	d00c      	beq.n	800eea6 <cos+0x5e>
 800ee8c:	2c00      	cmp	r4, #0
 800ee8e:	d0e4      	beq.n	800ee5a <cos+0x12>
 800ee90:	2401      	movs	r4, #1
 800ee92:	9400      	str	r4, [sp, #0]
 800ee94:	f000 ff38 	bl	800fd08 <__kernel_sin>
 800ee98:	e7e9      	b.n	800ee6e <cos+0x26>
 800ee9a:	9400      	str	r4, [sp, #0]
 800ee9c:	f000 ff34 	bl	800fd08 <__kernel_sin>
 800eea0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800eea4:	e7e3      	b.n	800ee6e <cos+0x26>
 800eea6:	f000 fafb 	bl	800f4a0 <__kernel_cos>
 800eeaa:	e7f9      	b.n	800eea0 <cos+0x58>
 800eeac:	3fe921fb 	.word	0x3fe921fb
 800eeb0:	7fefffff 	.word	0x7fefffff

0800eeb4 <sqrt>:
 800eeb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eeb8:	b08b      	sub	sp, #44	; 0x2c
 800eeba:	4604      	mov	r4, r0
 800eebc:	460d      	mov	r5, r1
 800eebe:	f000 fa43 	bl	800f348 <__ieee754_sqrt>
 800eec2:	4b24      	ldr	r3, [pc, #144]	; (800ef54 <sqrt+0xa0>)
 800eec4:	f993 a000 	ldrsb.w	sl, [r3]
 800eec8:	f1ba 3fff 	cmp.w	sl, #4294967295
 800eecc:	4680      	mov	r8, r0
 800eece:	4689      	mov	r9, r1
 800eed0:	d02b      	beq.n	800ef2a <sqrt+0x76>
 800eed2:	4622      	mov	r2, r4
 800eed4:	462b      	mov	r3, r5
 800eed6:	4620      	mov	r0, r4
 800eed8:	4629      	mov	r1, r5
 800eeda:	f7fe feed 	bl	800dcb8 <__aeabi_dcmpun>
 800eede:	4683      	mov	fp, r0
 800eee0:	bb18      	cbnz	r0, 800ef2a <sqrt+0x76>
 800eee2:	2600      	movs	r6, #0
 800eee4:	2700      	movs	r7, #0
 800eee6:	4632      	mov	r2, r6
 800eee8:	463b      	mov	r3, r7
 800eeea:	4620      	mov	r0, r4
 800eeec:	4629      	mov	r1, r5
 800eeee:	f7fe febb 	bl	800dc68 <__aeabi_dcmplt>
 800eef2:	b1d0      	cbz	r0, 800ef2a <sqrt+0x76>
 800eef4:	2301      	movs	r3, #1
 800eef6:	9300      	str	r3, [sp, #0]
 800eef8:	4b17      	ldr	r3, [pc, #92]	; (800ef58 <sqrt+0xa4>)
 800eefa:	9301      	str	r3, [sp, #4]
 800eefc:	f8cd b020 	str.w	fp, [sp, #32]
 800ef00:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ef04:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ef08:	f1ba 0f00 	cmp.w	sl, #0
 800ef0c:	d112      	bne.n	800ef34 <sqrt+0x80>
 800ef0e:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ef12:	4668      	mov	r0, sp
 800ef14:	f001 f838 	bl	800ff88 <matherr>
 800ef18:	b1b8      	cbz	r0, 800ef4a <sqrt+0x96>
 800ef1a:	9b08      	ldr	r3, [sp, #32]
 800ef1c:	b11b      	cbz	r3, 800ef26 <sqrt+0x72>
 800ef1e:	f7ff fe93 	bl	800ec48 <__errno>
 800ef22:	9b08      	ldr	r3, [sp, #32]
 800ef24:	6003      	str	r3, [r0, #0]
 800ef26:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800ef2a:	4640      	mov	r0, r8
 800ef2c:	4649      	mov	r1, r9
 800ef2e:	b00b      	add	sp, #44	; 0x2c
 800ef30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef34:	4632      	mov	r2, r6
 800ef36:	463b      	mov	r3, r7
 800ef38:	4630      	mov	r0, r6
 800ef3a:	4639      	mov	r1, r7
 800ef3c:	f7fe fd4c 	bl	800d9d8 <__aeabi_ddiv>
 800ef40:	f1ba 0f02 	cmp.w	sl, #2
 800ef44:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ef48:	d1e3      	bne.n	800ef12 <sqrt+0x5e>
 800ef4a:	f7ff fe7d 	bl	800ec48 <__errno>
 800ef4e:	2321      	movs	r3, #33	; 0x21
 800ef50:	6003      	str	r3, [r0, #0]
 800ef52:	e7e2      	b.n	800ef1a <sqrt+0x66>
 800ef54:	200003e4 	.word	0x200003e4
 800ef58:	0801012c 	.word	0x0801012c
 800ef5c:	00000000 	.word	0x00000000

0800ef60 <__ieee754_rem_pio2>:
 800ef60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef64:	4614      	mov	r4, r2
 800ef66:	4ac4      	ldr	r2, [pc, #784]	; (800f278 <__ieee754_rem_pio2+0x318>)
 800ef68:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800ef6c:	4592      	cmp	sl, r2
 800ef6e:	b08d      	sub	sp, #52	; 0x34
 800ef70:	468b      	mov	fp, r1
 800ef72:	dc07      	bgt.n	800ef84 <__ieee754_rem_pio2+0x24>
 800ef74:	2200      	movs	r2, #0
 800ef76:	2300      	movs	r3, #0
 800ef78:	e9c4 0100 	strd	r0, r1, [r4]
 800ef7c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800ef80:	2500      	movs	r5, #0
 800ef82:	e023      	b.n	800efcc <__ieee754_rem_pio2+0x6c>
 800ef84:	4abd      	ldr	r2, [pc, #756]	; (800f27c <__ieee754_rem_pio2+0x31c>)
 800ef86:	4592      	cmp	sl, r2
 800ef88:	dc71      	bgt.n	800f06e <__ieee754_rem_pio2+0x10e>
 800ef8a:	2900      	cmp	r1, #0
 800ef8c:	a3ac      	add	r3, pc, #688	; (adr r3, 800f240 <__ieee754_rem_pio2+0x2e0>)
 800ef8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef92:	4dbb      	ldr	r5, [pc, #748]	; (800f280 <__ieee754_rem_pio2+0x320>)
 800ef94:	dd36      	ble.n	800f004 <__ieee754_rem_pio2+0xa4>
 800ef96:	f7fe fa41 	bl	800d41c <__aeabi_dsub>
 800ef9a:	45aa      	cmp	sl, r5
 800ef9c:	4606      	mov	r6, r0
 800ef9e:	460f      	mov	r7, r1
 800efa0:	d018      	beq.n	800efd4 <__ieee754_rem_pio2+0x74>
 800efa2:	a3a9      	add	r3, pc, #676	; (adr r3, 800f248 <__ieee754_rem_pio2+0x2e8>)
 800efa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efa8:	f7fe fa38 	bl	800d41c <__aeabi_dsub>
 800efac:	4602      	mov	r2, r0
 800efae:	460b      	mov	r3, r1
 800efb0:	e9c4 2300 	strd	r2, r3, [r4]
 800efb4:	4630      	mov	r0, r6
 800efb6:	4639      	mov	r1, r7
 800efb8:	f7fe fa30 	bl	800d41c <__aeabi_dsub>
 800efbc:	a3a2      	add	r3, pc, #648	; (adr r3, 800f248 <__ieee754_rem_pio2+0x2e8>)
 800efbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efc2:	f7fe fa2b 	bl	800d41c <__aeabi_dsub>
 800efc6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800efca:	2501      	movs	r5, #1
 800efcc:	4628      	mov	r0, r5
 800efce:	b00d      	add	sp, #52	; 0x34
 800efd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efd4:	a39e      	add	r3, pc, #632	; (adr r3, 800f250 <__ieee754_rem_pio2+0x2f0>)
 800efd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efda:	f7fe fa1f 	bl	800d41c <__aeabi_dsub>
 800efde:	a39e      	add	r3, pc, #632	; (adr r3, 800f258 <__ieee754_rem_pio2+0x2f8>)
 800efe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efe4:	4606      	mov	r6, r0
 800efe6:	460f      	mov	r7, r1
 800efe8:	f7fe fa18 	bl	800d41c <__aeabi_dsub>
 800efec:	4602      	mov	r2, r0
 800efee:	460b      	mov	r3, r1
 800eff0:	e9c4 2300 	strd	r2, r3, [r4]
 800eff4:	4630      	mov	r0, r6
 800eff6:	4639      	mov	r1, r7
 800eff8:	f7fe fa10 	bl	800d41c <__aeabi_dsub>
 800effc:	a396      	add	r3, pc, #600	; (adr r3, 800f258 <__ieee754_rem_pio2+0x2f8>)
 800effe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f002:	e7de      	b.n	800efc2 <__ieee754_rem_pio2+0x62>
 800f004:	f7fe fa0c 	bl	800d420 <__adddf3>
 800f008:	45aa      	cmp	sl, r5
 800f00a:	4606      	mov	r6, r0
 800f00c:	460f      	mov	r7, r1
 800f00e:	d016      	beq.n	800f03e <__ieee754_rem_pio2+0xde>
 800f010:	a38d      	add	r3, pc, #564	; (adr r3, 800f248 <__ieee754_rem_pio2+0x2e8>)
 800f012:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f016:	f7fe fa03 	bl	800d420 <__adddf3>
 800f01a:	4602      	mov	r2, r0
 800f01c:	460b      	mov	r3, r1
 800f01e:	e9c4 2300 	strd	r2, r3, [r4]
 800f022:	4630      	mov	r0, r6
 800f024:	4639      	mov	r1, r7
 800f026:	f7fe f9f9 	bl	800d41c <__aeabi_dsub>
 800f02a:	a387      	add	r3, pc, #540	; (adr r3, 800f248 <__ieee754_rem_pio2+0x2e8>)
 800f02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f030:	f7fe f9f6 	bl	800d420 <__adddf3>
 800f034:	f04f 35ff 	mov.w	r5, #4294967295
 800f038:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f03c:	e7c6      	b.n	800efcc <__ieee754_rem_pio2+0x6c>
 800f03e:	a384      	add	r3, pc, #528	; (adr r3, 800f250 <__ieee754_rem_pio2+0x2f0>)
 800f040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f044:	f7fe f9ec 	bl	800d420 <__adddf3>
 800f048:	a383      	add	r3, pc, #524	; (adr r3, 800f258 <__ieee754_rem_pio2+0x2f8>)
 800f04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f04e:	4606      	mov	r6, r0
 800f050:	460f      	mov	r7, r1
 800f052:	f7fe f9e5 	bl	800d420 <__adddf3>
 800f056:	4602      	mov	r2, r0
 800f058:	460b      	mov	r3, r1
 800f05a:	e9c4 2300 	strd	r2, r3, [r4]
 800f05e:	4630      	mov	r0, r6
 800f060:	4639      	mov	r1, r7
 800f062:	f7fe f9db 	bl	800d41c <__aeabi_dsub>
 800f066:	a37c      	add	r3, pc, #496	; (adr r3, 800f258 <__ieee754_rem_pio2+0x2f8>)
 800f068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f06c:	e7e0      	b.n	800f030 <__ieee754_rem_pio2+0xd0>
 800f06e:	4a85      	ldr	r2, [pc, #532]	; (800f284 <__ieee754_rem_pio2+0x324>)
 800f070:	4592      	cmp	sl, r2
 800f072:	f300 80d6 	bgt.w	800f222 <__ieee754_rem_pio2+0x2c2>
 800f076:	f000 fefd 	bl	800fe74 <fabs>
 800f07a:	a379      	add	r3, pc, #484	; (adr r3, 800f260 <__ieee754_rem_pio2+0x300>)
 800f07c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f080:	4606      	mov	r6, r0
 800f082:	460f      	mov	r7, r1
 800f084:	f7fe fb7e 	bl	800d784 <__aeabi_dmul>
 800f088:	2200      	movs	r2, #0
 800f08a:	4b7f      	ldr	r3, [pc, #508]	; (800f288 <__ieee754_rem_pio2+0x328>)
 800f08c:	f7fe f9c8 	bl	800d420 <__adddf3>
 800f090:	f7fe fe28 	bl	800dce4 <__aeabi_d2iz>
 800f094:	4605      	mov	r5, r0
 800f096:	f7fe fb0f 	bl	800d6b8 <__aeabi_i2d>
 800f09a:	a369      	add	r3, pc, #420	; (adr r3, 800f240 <__ieee754_rem_pio2+0x2e0>)
 800f09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f0a4:	f7fe fb6e 	bl	800d784 <__aeabi_dmul>
 800f0a8:	4602      	mov	r2, r0
 800f0aa:	460b      	mov	r3, r1
 800f0ac:	4630      	mov	r0, r6
 800f0ae:	4639      	mov	r1, r7
 800f0b0:	f7fe f9b4 	bl	800d41c <__aeabi_dsub>
 800f0b4:	a364      	add	r3, pc, #400	; (adr r3, 800f248 <__ieee754_rem_pio2+0x2e8>)
 800f0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0ba:	4606      	mov	r6, r0
 800f0bc:	460f      	mov	r7, r1
 800f0be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f0c2:	f7fe fb5f 	bl	800d784 <__aeabi_dmul>
 800f0c6:	2d1f      	cmp	r5, #31
 800f0c8:	4680      	mov	r8, r0
 800f0ca:	4689      	mov	r9, r1
 800f0cc:	dc2e      	bgt.n	800f12c <__ieee754_rem_pio2+0x1cc>
 800f0ce:	1e6a      	subs	r2, r5, #1
 800f0d0:	4b6e      	ldr	r3, [pc, #440]	; (800f28c <__ieee754_rem_pio2+0x32c>)
 800f0d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f0d6:	459a      	cmp	sl, r3
 800f0d8:	d028      	beq.n	800f12c <__ieee754_rem_pio2+0x1cc>
 800f0da:	4642      	mov	r2, r8
 800f0dc:	464b      	mov	r3, r9
 800f0de:	4630      	mov	r0, r6
 800f0e0:	4639      	mov	r1, r7
 800f0e2:	f7fe f99b 	bl	800d41c <__aeabi_dsub>
 800f0e6:	e9c4 0100 	strd	r0, r1, [r4]
 800f0ea:	6823      	ldr	r3, [r4, #0]
 800f0ec:	f8d4 a004 	ldr.w	sl, [r4, #4]
 800f0f0:	9302      	str	r3, [sp, #8]
 800f0f2:	9a02      	ldr	r2, [sp, #8]
 800f0f4:	4653      	mov	r3, sl
 800f0f6:	4630      	mov	r0, r6
 800f0f8:	4639      	mov	r1, r7
 800f0fa:	f7fe f98f 	bl	800d41c <__aeabi_dsub>
 800f0fe:	4642      	mov	r2, r8
 800f100:	464b      	mov	r3, r9
 800f102:	f7fe f98b 	bl	800d41c <__aeabi_dsub>
 800f106:	f1bb 0f00 	cmp.w	fp, #0
 800f10a:	4602      	mov	r2, r0
 800f10c:	460b      	mov	r3, r1
 800f10e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800f112:	f6bf af5b 	bge.w	800efcc <__ieee754_rem_pio2+0x6c>
 800f116:	9b02      	ldr	r3, [sp, #8]
 800f118:	6023      	str	r3, [r4, #0]
 800f11a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800f11e:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 800f122:	6063      	str	r3, [r4, #4]
 800f124:	60a0      	str	r0, [r4, #8]
 800f126:	60e1      	str	r1, [r4, #12]
 800f128:	426d      	negs	r5, r5
 800f12a:	e74f      	b.n	800efcc <__ieee754_rem_pio2+0x6c>
 800f12c:	4642      	mov	r2, r8
 800f12e:	464b      	mov	r3, r9
 800f130:	4630      	mov	r0, r6
 800f132:	4639      	mov	r1, r7
 800f134:	f7fe f972 	bl	800d41c <__aeabi_dsub>
 800f138:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800f13c:	460b      	mov	r3, r1
 800f13e:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f142:	ebaa 0101 	sub.w	r1, sl, r1
 800f146:	4602      	mov	r2, r0
 800f148:	2910      	cmp	r1, #16
 800f14a:	e9c4 2300 	strd	r2, r3, [r4]
 800f14e:	ddcc      	ble.n	800f0ea <__ieee754_rem_pio2+0x18a>
 800f150:	a33f      	add	r3, pc, #252	; (adr r3, 800f250 <__ieee754_rem_pio2+0x2f0>)
 800f152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f156:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f15a:	f7fe fb13 	bl	800d784 <__aeabi_dmul>
 800f15e:	4680      	mov	r8, r0
 800f160:	4689      	mov	r9, r1
 800f162:	4602      	mov	r2, r0
 800f164:	460b      	mov	r3, r1
 800f166:	4630      	mov	r0, r6
 800f168:	4639      	mov	r1, r7
 800f16a:	f7fe f957 	bl	800d41c <__aeabi_dsub>
 800f16e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f172:	4602      	mov	r2, r0
 800f174:	460b      	mov	r3, r1
 800f176:	4630      	mov	r0, r6
 800f178:	4639      	mov	r1, r7
 800f17a:	f7fe f94f 	bl	800d41c <__aeabi_dsub>
 800f17e:	4642      	mov	r2, r8
 800f180:	464b      	mov	r3, r9
 800f182:	f7fe f94b 	bl	800d41c <__aeabi_dsub>
 800f186:	a334      	add	r3, pc, #208	; (adr r3, 800f258 <__ieee754_rem_pio2+0x2f8>)
 800f188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18c:	4606      	mov	r6, r0
 800f18e:	460f      	mov	r7, r1
 800f190:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f194:	f7fe faf6 	bl	800d784 <__aeabi_dmul>
 800f198:	4632      	mov	r2, r6
 800f19a:	463b      	mov	r3, r7
 800f19c:	f7fe f93e 	bl	800d41c <__aeabi_dsub>
 800f1a0:	4602      	mov	r2, r0
 800f1a2:	460b      	mov	r3, r1
 800f1a4:	4680      	mov	r8, r0
 800f1a6:	4689      	mov	r9, r1
 800f1a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f1ac:	f7fe f936 	bl	800d41c <__aeabi_dsub>
 800f1b0:	460b      	mov	r3, r1
 800f1b2:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f1b6:	ebaa 0a01 	sub.w	sl, sl, r1
 800f1ba:	4602      	mov	r2, r0
 800f1bc:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 800f1c0:	e9c4 2300 	strd	r2, r3, [r4]
 800f1c4:	dd2a      	ble.n	800f21c <__ieee754_rem_pio2+0x2bc>
 800f1c6:	a328      	add	r3, pc, #160	; (adr r3, 800f268 <__ieee754_rem_pio2+0x308>)
 800f1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f1d0:	f7fe fad8 	bl	800d784 <__aeabi_dmul>
 800f1d4:	4680      	mov	r8, r0
 800f1d6:	4689      	mov	r9, r1
 800f1d8:	4602      	mov	r2, r0
 800f1da:	460b      	mov	r3, r1
 800f1dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f1e0:	f7fe f91c 	bl	800d41c <__aeabi_dsub>
 800f1e4:	4602      	mov	r2, r0
 800f1e6:	460b      	mov	r3, r1
 800f1e8:	4606      	mov	r6, r0
 800f1ea:	460f      	mov	r7, r1
 800f1ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f1f0:	f7fe f914 	bl	800d41c <__aeabi_dsub>
 800f1f4:	4642      	mov	r2, r8
 800f1f6:	464b      	mov	r3, r9
 800f1f8:	f7fe f910 	bl	800d41c <__aeabi_dsub>
 800f1fc:	a31c      	add	r3, pc, #112	; (adr r3, 800f270 <__ieee754_rem_pio2+0x310>)
 800f1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f202:	4680      	mov	r8, r0
 800f204:	4689      	mov	r9, r1
 800f206:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f20a:	f7fe fabb 	bl	800d784 <__aeabi_dmul>
 800f20e:	4642      	mov	r2, r8
 800f210:	464b      	mov	r3, r9
 800f212:	f7fe f903 	bl	800d41c <__aeabi_dsub>
 800f216:	4680      	mov	r8, r0
 800f218:	4689      	mov	r9, r1
 800f21a:	e75e      	b.n	800f0da <__ieee754_rem_pio2+0x17a>
 800f21c:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 800f220:	e763      	b.n	800f0ea <__ieee754_rem_pio2+0x18a>
 800f222:	4a1b      	ldr	r2, [pc, #108]	; (800f290 <__ieee754_rem_pio2+0x330>)
 800f224:	4592      	cmp	sl, r2
 800f226:	dd35      	ble.n	800f294 <__ieee754_rem_pio2+0x334>
 800f228:	4602      	mov	r2, r0
 800f22a:	460b      	mov	r3, r1
 800f22c:	f7fe f8f6 	bl	800d41c <__aeabi_dsub>
 800f230:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f234:	e9c4 0100 	strd	r0, r1, [r4]
 800f238:	e6a2      	b.n	800ef80 <__ieee754_rem_pio2+0x20>
 800f23a:	bf00      	nop
 800f23c:	f3af 8000 	nop.w
 800f240:	54400000 	.word	0x54400000
 800f244:	3ff921fb 	.word	0x3ff921fb
 800f248:	1a626331 	.word	0x1a626331
 800f24c:	3dd0b461 	.word	0x3dd0b461
 800f250:	1a600000 	.word	0x1a600000
 800f254:	3dd0b461 	.word	0x3dd0b461
 800f258:	2e037073 	.word	0x2e037073
 800f25c:	3ba3198a 	.word	0x3ba3198a
 800f260:	6dc9c883 	.word	0x6dc9c883
 800f264:	3fe45f30 	.word	0x3fe45f30
 800f268:	2e000000 	.word	0x2e000000
 800f26c:	3ba3198a 	.word	0x3ba3198a
 800f270:	252049c1 	.word	0x252049c1
 800f274:	397b839a 	.word	0x397b839a
 800f278:	3fe921fb 	.word	0x3fe921fb
 800f27c:	4002d97b 	.word	0x4002d97b
 800f280:	3ff921fb 	.word	0x3ff921fb
 800f284:	413921fb 	.word	0x413921fb
 800f288:	3fe00000 	.word	0x3fe00000
 800f28c:	08010134 	.word	0x08010134
 800f290:	7fefffff 	.word	0x7fefffff
 800f294:	ea4f 552a 	mov.w	r5, sl, asr #20
 800f298:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800f29c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800f2a0:	460f      	mov	r7, r1
 800f2a2:	4606      	mov	r6, r0
 800f2a4:	f7fe fd1e 	bl	800dce4 <__aeabi_d2iz>
 800f2a8:	f7fe fa06 	bl	800d6b8 <__aeabi_i2d>
 800f2ac:	4602      	mov	r2, r0
 800f2ae:	460b      	mov	r3, r1
 800f2b0:	4630      	mov	r0, r6
 800f2b2:	4639      	mov	r1, r7
 800f2b4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f2b8:	f7fe f8b0 	bl	800d41c <__aeabi_dsub>
 800f2bc:	2200      	movs	r2, #0
 800f2be:	4b20      	ldr	r3, [pc, #128]	; (800f340 <__ieee754_rem_pio2+0x3e0>)
 800f2c0:	f7fe fa60 	bl	800d784 <__aeabi_dmul>
 800f2c4:	460f      	mov	r7, r1
 800f2c6:	4606      	mov	r6, r0
 800f2c8:	f7fe fd0c 	bl	800dce4 <__aeabi_d2iz>
 800f2cc:	f7fe f9f4 	bl	800d6b8 <__aeabi_i2d>
 800f2d0:	4602      	mov	r2, r0
 800f2d2:	460b      	mov	r3, r1
 800f2d4:	4630      	mov	r0, r6
 800f2d6:	4639      	mov	r1, r7
 800f2d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f2dc:	f7fe f89e 	bl	800d41c <__aeabi_dsub>
 800f2e0:	2200      	movs	r2, #0
 800f2e2:	4b17      	ldr	r3, [pc, #92]	; (800f340 <__ieee754_rem_pio2+0x3e0>)
 800f2e4:	f7fe fa4e 	bl	800d784 <__aeabi_dmul>
 800f2e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f2ec:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800f2f0:	f04f 0803 	mov.w	r8, #3
 800f2f4:	2600      	movs	r6, #0
 800f2f6:	2700      	movs	r7, #0
 800f2f8:	4632      	mov	r2, r6
 800f2fa:	463b      	mov	r3, r7
 800f2fc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800f300:	f108 3aff 	add.w	sl, r8, #4294967295
 800f304:	f7fe fca6 	bl	800dc54 <__aeabi_dcmpeq>
 800f308:	b9b8      	cbnz	r0, 800f33a <__ieee754_rem_pio2+0x3da>
 800f30a:	4b0e      	ldr	r3, [pc, #56]	; (800f344 <__ieee754_rem_pio2+0x3e4>)
 800f30c:	9301      	str	r3, [sp, #4]
 800f30e:	2302      	movs	r3, #2
 800f310:	9300      	str	r3, [sp, #0]
 800f312:	462a      	mov	r2, r5
 800f314:	4643      	mov	r3, r8
 800f316:	4621      	mov	r1, r4
 800f318:	a806      	add	r0, sp, #24
 800f31a:	f000 f99f 	bl	800f65c <__kernel_rem_pio2>
 800f31e:	f1bb 0f00 	cmp.w	fp, #0
 800f322:	4605      	mov	r5, r0
 800f324:	f6bf ae52 	bge.w	800efcc <__ieee754_rem_pio2+0x6c>
 800f328:	6863      	ldr	r3, [r4, #4]
 800f32a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f32e:	6063      	str	r3, [r4, #4]
 800f330:	68e3      	ldr	r3, [r4, #12]
 800f332:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f336:	60e3      	str	r3, [r4, #12]
 800f338:	e6f6      	b.n	800f128 <__ieee754_rem_pio2+0x1c8>
 800f33a:	46d0      	mov	r8, sl
 800f33c:	e7dc      	b.n	800f2f8 <__ieee754_rem_pio2+0x398>
 800f33e:	bf00      	nop
 800f340:	41700000 	.word	0x41700000
 800f344:	080101b4 	.word	0x080101b4

0800f348 <__ieee754_sqrt>:
 800f348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f34c:	f8df e14c 	ldr.w	lr, [pc, #332]	; 800f49c <__ieee754_sqrt+0x154>
 800f350:	ea3e 0e01 	bics.w	lr, lr, r1
 800f354:	4606      	mov	r6, r0
 800f356:	460d      	mov	r5, r1
 800f358:	4607      	mov	r7, r0
 800f35a:	460a      	mov	r2, r1
 800f35c:	460c      	mov	r4, r1
 800f35e:	4603      	mov	r3, r0
 800f360:	d10f      	bne.n	800f382 <__ieee754_sqrt+0x3a>
 800f362:	4602      	mov	r2, r0
 800f364:	460b      	mov	r3, r1
 800f366:	f7fe fa0d 	bl	800d784 <__aeabi_dmul>
 800f36a:	4602      	mov	r2, r0
 800f36c:	460b      	mov	r3, r1
 800f36e:	4630      	mov	r0, r6
 800f370:	4629      	mov	r1, r5
 800f372:	f7fe f855 	bl	800d420 <__adddf3>
 800f376:	4606      	mov	r6, r0
 800f378:	460d      	mov	r5, r1
 800f37a:	4630      	mov	r0, r6
 800f37c:	4629      	mov	r1, r5
 800f37e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f382:	2900      	cmp	r1, #0
 800f384:	dc0e      	bgt.n	800f3a4 <__ieee754_sqrt+0x5c>
 800f386:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 800f38a:	ea5e 0707 	orrs.w	r7, lr, r7
 800f38e:	d0f4      	beq.n	800f37a <__ieee754_sqrt+0x32>
 800f390:	b141      	cbz	r1, 800f3a4 <__ieee754_sqrt+0x5c>
 800f392:	4602      	mov	r2, r0
 800f394:	460b      	mov	r3, r1
 800f396:	f7fe f841 	bl	800d41c <__aeabi_dsub>
 800f39a:	4602      	mov	r2, r0
 800f39c:	460b      	mov	r3, r1
 800f39e:	f7fe fb1b 	bl	800d9d8 <__aeabi_ddiv>
 800f3a2:	e7e8      	b.n	800f376 <__ieee754_sqrt+0x2e>
 800f3a4:	1512      	asrs	r2, r2, #20
 800f3a6:	d10c      	bne.n	800f3c2 <__ieee754_sqrt+0x7a>
 800f3a8:	2c00      	cmp	r4, #0
 800f3aa:	d06d      	beq.n	800f488 <__ieee754_sqrt+0x140>
 800f3ac:	2100      	movs	r1, #0
 800f3ae:	02e6      	lsls	r6, r4, #11
 800f3b0:	d56e      	bpl.n	800f490 <__ieee754_sqrt+0x148>
 800f3b2:	1e48      	subs	r0, r1, #1
 800f3b4:	1a12      	subs	r2, r2, r0
 800f3b6:	f1c1 0020 	rsb	r0, r1, #32
 800f3ba:	fa23 f000 	lsr.w	r0, r3, r0
 800f3be:	4304      	orrs	r4, r0
 800f3c0:	408b      	lsls	r3, r1
 800f3c2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800f3c6:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f3ca:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800f3ce:	07d5      	lsls	r5, r2, #31
 800f3d0:	bf42      	ittt	mi
 800f3d2:	0064      	lslmi	r4, r4, #1
 800f3d4:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 800f3d8:	005b      	lslmi	r3, r3, #1
 800f3da:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 800f3de:	2500      	movs	r5, #0
 800f3e0:	1050      	asrs	r0, r2, #1
 800f3e2:	4421      	add	r1, r4
 800f3e4:	005b      	lsls	r3, r3, #1
 800f3e6:	2216      	movs	r2, #22
 800f3e8:	462c      	mov	r4, r5
 800f3ea:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800f3ee:	19a7      	adds	r7, r4, r6
 800f3f0:	428f      	cmp	r7, r1
 800f3f2:	bfde      	ittt	le
 800f3f4:	1bc9      	suble	r1, r1, r7
 800f3f6:	19bc      	addle	r4, r7, r6
 800f3f8:	19ad      	addle	r5, r5, r6
 800f3fa:	0049      	lsls	r1, r1, #1
 800f3fc:	3a01      	subs	r2, #1
 800f3fe:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800f402:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f406:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f40a:	d1f0      	bne.n	800f3ee <__ieee754_sqrt+0xa6>
 800f40c:	f04f 0e20 	mov.w	lr, #32
 800f410:	4694      	mov	ip, r2
 800f412:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800f416:	42a1      	cmp	r1, r4
 800f418:	eb06 070c 	add.w	r7, r6, ip
 800f41c:	dc02      	bgt.n	800f424 <__ieee754_sqrt+0xdc>
 800f41e:	d112      	bne.n	800f446 <__ieee754_sqrt+0xfe>
 800f420:	429f      	cmp	r7, r3
 800f422:	d810      	bhi.n	800f446 <__ieee754_sqrt+0xfe>
 800f424:	2f00      	cmp	r7, #0
 800f426:	eb07 0c06 	add.w	ip, r7, r6
 800f42a:	da34      	bge.n	800f496 <__ieee754_sqrt+0x14e>
 800f42c:	f1bc 0f00 	cmp.w	ip, #0
 800f430:	db31      	blt.n	800f496 <__ieee754_sqrt+0x14e>
 800f432:	f104 0801 	add.w	r8, r4, #1
 800f436:	1b09      	subs	r1, r1, r4
 800f438:	429f      	cmp	r7, r3
 800f43a:	bf88      	it	hi
 800f43c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800f440:	1bdb      	subs	r3, r3, r7
 800f442:	4432      	add	r2, r6
 800f444:	4644      	mov	r4, r8
 800f446:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 800f44a:	f1be 0e01 	subs.w	lr, lr, #1
 800f44e:	4439      	add	r1, r7
 800f450:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f454:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f458:	d1dd      	bne.n	800f416 <__ieee754_sqrt+0xce>
 800f45a:	430b      	orrs	r3, r1
 800f45c:	d006      	beq.n	800f46c <__ieee754_sqrt+0x124>
 800f45e:	1c54      	adds	r4, r2, #1
 800f460:	bf13      	iteet	ne
 800f462:	3201      	addne	r2, #1
 800f464:	3501      	addeq	r5, #1
 800f466:	4672      	moveq	r2, lr
 800f468:	f022 0201 	bicne.w	r2, r2, #1
 800f46c:	106b      	asrs	r3, r5, #1
 800f46e:	0852      	lsrs	r2, r2, #1
 800f470:	07e9      	lsls	r1, r5, #31
 800f472:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800f476:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800f47a:	bf48      	it	mi
 800f47c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800f480:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 800f484:	4616      	mov	r6, r2
 800f486:	e778      	b.n	800f37a <__ieee754_sqrt+0x32>
 800f488:	0adc      	lsrs	r4, r3, #11
 800f48a:	3a15      	subs	r2, #21
 800f48c:	055b      	lsls	r3, r3, #21
 800f48e:	e78b      	b.n	800f3a8 <__ieee754_sqrt+0x60>
 800f490:	0064      	lsls	r4, r4, #1
 800f492:	3101      	adds	r1, #1
 800f494:	e78b      	b.n	800f3ae <__ieee754_sqrt+0x66>
 800f496:	46a0      	mov	r8, r4
 800f498:	e7cd      	b.n	800f436 <__ieee754_sqrt+0xee>
 800f49a:	bf00      	nop
 800f49c:	7ff00000 	.word	0x7ff00000

0800f4a0 <__kernel_cos>:
 800f4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4a4:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800f4a8:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800f4ac:	b085      	sub	sp, #20
 800f4ae:	4605      	mov	r5, r0
 800f4b0:	460c      	mov	r4, r1
 800f4b2:	4692      	mov	sl, r2
 800f4b4:	469b      	mov	fp, r3
 800f4b6:	da04      	bge.n	800f4c2 <__kernel_cos+0x22>
 800f4b8:	f7fe fc14 	bl	800dce4 <__aeabi_d2iz>
 800f4bc:	2800      	cmp	r0, #0
 800f4be:	f000 80a8 	beq.w	800f612 <__kernel_cos+0x172>
 800f4c2:	462a      	mov	r2, r5
 800f4c4:	4623      	mov	r3, r4
 800f4c6:	4628      	mov	r0, r5
 800f4c8:	4621      	mov	r1, r4
 800f4ca:	f7fe f95b 	bl	800d784 <__aeabi_dmul>
 800f4ce:	a352      	add	r3, pc, #328	; (adr r3, 800f618 <__kernel_cos+0x178>)
 800f4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4d4:	4680      	mov	r8, r0
 800f4d6:	4689      	mov	r9, r1
 800f4d8:	f7fe f954 	bl	800d784 <__aeabi_dmul>
 800f4dc:	a350      	add	r3, pc, #320	; (adr r3, 800f620 <__kernel_cos+0x180>)
 800f4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e2:	f7fd ff9d 	bl	800d420 <__adddf3>
 800f4e6:	4642      	mov	r2, r8
 800f4e8:	464b      	mov	r3, r9
 800f4ea:	f7fe f94b 	bl	800d784 <__aeabi_dmul>
 800f4ee:	a34e      	add	r3, pc, #312	; (adr r3, 800f628 <__kernel_cos+0x188>)
 800f4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4f4:	f7fd ff92 	bl	800d41c <__aeabi_dsub>
 800f4f8:	4642      	mov	r2, r8
 800f4fa:	464b      	mov	r3, r9
 800f4fc:	f7fe f942 	bl	800d784 <__aeabi_dmul>
 800f500:	a34b      	add	r3, pc, #300	; (adr r3, 800f630 <__kernel_cos+0x190>)
 800f502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f506:	f7fd ff8b 	bl	800d420 <__adddf3>
 800f50a:	4642      	mov	r2, r8
 800f50c:	464b      	mov	r3, r9
 800f50e:	f7fe f939 	bl	800d784 <__aeabi_dmul>
 800f512:	a349      	add	r3, pc, #292	; (adr r3, 800f638 <__kernel_cos+0x198>)
 800f514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f518:	f7fd ff80 	bl	800d41c <__aeabi_dsub>
 800f51c:	4642      	mov	r2, r8
 800f51e:	464b      	mov	r3, r9
 800f520:	f7fe f930 	bl	800d784 <__aeabi_dmul>
 800f524:	a346      	add	r3, pc, #280	; (adr r3, 800f640 <__kernel_cos+0x1a0>)
 800f526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f52a:	f7fd ff79 	bl	800d420 <__adddf3>
 800f52e:	464b      	mov	r3, r9
 800f530:	4642      	mov	r2, r8
 800f532:	f7fe f927 	bl	800d784 <__aeabi_dmul>
 800f536:	4b44      	ldr	r3, [pc, #272]	; (800f648 <__kernel_cos+0x1a8>)
 800f538:	429f      	cmp	r7, r3
 800f53a:	e9cd 0100 	strd	r0, r1, [sp]
 800f53e:	dc2a      	bgt.n	800f596 <__kernel_cos+0xf6>
 800f540:	2200      	movs	r2, #0
 800f542:	4b42      	ldr	r3, [pc, #264]	; (800f64c <__kernel_cos+0x1ac>)
 800f544:	4640      	mov	r0, r8
 800f546:	4649      	mov	r1, r9
 800f548:	f7fe f91c 	bl	800d784 <__aeabi_dmul>
 800f54c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f550:	4606      	mov	r6, r0
 800f552:	460f      	mov	r7, r1
 800f554:	4640      	mov	r0, r8
 800f556:	4649      	mov	r1, r9
 800f558:	f7fe f914 	bl	800d784 <__aeabi_dmul>
 800f55c:	4652      	mov	r2, sl
 800f55e:	4680      	mov	r8, r0
 800f560:	4689      	mov	r9, r1
 800f562:	465b      	mov	r3, fp
 800f564:	4628      	mov	r0, r5
 800f566:	4621      	mov	r1, r4
 800f568:	f7fe f90c 	bl	800d784 <__aeabi_dmul>
 800f56c:	4602      	mov	r2, r0
 800f56e:	460b      	mov	r3, r1
 800f570:	4640      	mov	r0, r8
 800f572:	4649      	mov	r1, r9
 800f574:	f7fd ff52 	bl	800d41c <__aeabi_dsub>
 800f578:	4602      	mov	r2, r0
 800f57a:	460b      	mov	r3, r1
 800f57c:	4630      	mov	r0, r6
 800f57e:	4639      	mov	r1, r7
 800f580:	f7fd ff4c 	bl	800d41c <__aeabi_dsub>
 800f584:	460b      	mov	r3, r1
 800f586:	4932      	ldr	r1, [pc, #200]	; (800f650 <__kernel_cos+0x1b0>)
 800f588:	4602      	mov	r2, r0
 800f58a:	2000      	movs	r0, #0
 800f58c:	f7fd ff46 	bl	800d41c <__aeabi_dsub>
 800f590:	b005      	add	sp, #20
 800f592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f596:	4b2f      	ldr	r3, [pc, #188]	; (800f654 <__kernel_cos+0x1b4>)
 800f598:	492d      	ldr	r1, [pc, #180]	; (800f650 <__kernel_cos+0x1b0>)
 800f59a:	429f      	cmp	r7, r3
 800f59c:	bfd7      	itett	le
 800f59e:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 800f5a2:	4f2d      	ldrgt	r7, [pc, #180]	; (800f658 <__kernel_cos+0x1b8>)
 800f5a4:	2200      	movle	r2, #0
 800f5a6:	4616      	movle	r6, r2
 800f5a8:	bfd4      	ite	le
 800f5aa:	461f      	movle	r7, r3
 800f5ac:	2600      	movgt	r6, #0
 800f5ae:	4632      	mov	r2, r6
 800f5b0:	463b      	mov	r3, r7
 800f5b2:	2000      	movs	r0, #0
 800f5b4:	f7fd ff32 	bl	800d41c <__aeabi_dsub>
 800f5b8:	2200      	movs	r2, #0
 800f5ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5be:	4b23      	ldr	r3, [pc, #140]	; (800f64c <__kernel_cos+0x1ac>)
 800f5c0:	4640      	mov	r0, r8
 800f5c2:	4649      	mov	r1, r9
 800f5c4:	f7fe f8de 	bl	800d784 <__aeabi_dmul>
 800f5c8:	4632      	mov	r2, r6
 800f5ca:	463b      	mov	r3, r7
 800f5cc:	f7fd ff26 	bl	800d41c <__aeabi_dsub>
 800f5d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f5d4:	4606      	mov	r6, r0
 800f5d6:	460f      	mov	r7, r1
 800f5d8:	4640      	mov	r0, r8
 800f5da:	4649      	mov	r1, r9
 800f5dc:	f7fe f8d2 	bl	800d784 <__aeabi_dmul>
 800f5e0:	4652      	mov	r2, sl
 800f5e2:	4680      	mov	r8, r0
 800f5e4:	4689      	mov	r9, r1
 800f5e6:	465b      	mov	r3, fp
 800f5e8:	4628      	mov	r0, r5
 800f5ea:	4621      	mov	r1, r4
 800f5ec:	f7fe f8ca 	bl	800d784 <__aeabi_dmul>
 800f5f0:	4602      	mov	r2, r0
 800f5f2:	460b      	mov	r3, r1
 800f5f4:	4640      	mov	r0, r8
 800f5f6:	4649      	mov	r1, r9
 800f5f8:	f7fd ff10 	bl	800d41c <__aeabi_dsub>
 800f5fc:	4602      	mov	r2, r0
 800f5fe:	460b      	mov	r3, r1
 800f600:	4630      	mov	r0, r6
 800f602:	4639      	mov	r1, r7
 800f604:	f7fd ff0a 	bl	800d41c <__aeabi_dsub>
 800f608:	4602      	mov	r2, r0
 800f60a:	460b      	mov	r3, r1
 800f60c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f610:	e7bc      	b.n	800f58c <__kernel_cos+0xec>
 800f612:	2000      	movs	r0, #0
 800f614:	490e      	ldr	r1, [pc, #56]	; (800f650 <__kernel_cos+0x1b0>)
 800f616:	e7bb      	b.n	800f590 <__kernel_cos+0xf0>
 800f618:	be8838d4 	.word	0xbe8838d4
 800f61c:	bda8fae9 	.word	0xbda8fae9
 800f620:	bdb4b1c4 	.word	0xbdb4b1c4
 800f624:	3e21ee9e 	.word	0x3e21ee9e
 800f628:	809c52ad 	.word	0x809c52ad
 800f62c:	3e927e4f 	.word	0x3e927e4f
 800f630:	19cb1590 	.word	0x19cb1590
 800f634:	3efa01a0 	.word	0x3efa01a0
 800f638:	16c15177 	.word	0x16c15177
 800f63c:	3f56c16c 	.word	0x3f56c16c
 800f640:	5555554c 	.word	0x5555554c
 800f644:	3fa55555 	.word	0x3fa55555
 800f648:	3fd33332 	.word	0x3fd33332
 800f64c:	3fe00000 	.word	0x3fe00000
 800f650:	3ff00000 	.word	0x3ff00000
 800f654:	3fe90000 	.word	0x3fe90000
 800f658:	3fd20000 	.word	0x3fd20000

0800f65c <__kernel_rem_pio2>:
 800f65c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f660:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800f664:	1ed4      	subs	r4, r2, #3
 800f666:	9306      	str	r3, [sp, #24]
 800f668:	9101      	str	r1, [sp, #4]
 800f66a:	4bc0      	ldr	r3, [pc, #768]	; (800f96c <__kernel_rem_pio2+0x310>)
 800f66c:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800f66e:	900a      	str	r0, [sp, #40]	; 0x28
 800f670:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f674:	9302      	str	r3, [sp, #8]
 800f676:	9b06      	ldr	r3, [sp, #24]
 800f678:	3b01      	subs	r3, #1
 800f67a:	9308      	str	r3, [sp, #32]
 800f67c:	2318      	movs	r3, #24
 800f67e:	fb94 f4f3 	sdiv	r4, r4, r3
 800f682:	f06f 0317 	mvn.w	r3, #23
 800f686:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800f68a:	fb04 3303 	mla	r3, r4, r3, r3
 800f68e:	eb03 0a02 	add.w	sl, r3, r2
 800f692:	9a08      	ldr	r2, [sp, #32]
 800f694:	9b02      	ldr	r3, [sp, #8]
 800f696:	eb03 0802 	add.w	r8, r3, r2
 800f69a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800f69c:	1aa7      	subs	r7, r4, r2
 800f69e:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f6a2:	ae20      	add	r6, sp, #128	; 0x80
 800f6a4:	2500      	movs	r5, #0
 800f6a6:	2200      	movs	r2, #0
 800f6a8:	2300      	movs	r3, #0
 800f6aa:	4545      	cmp	r5, r8
 800f6ac:	dd14      	ble.n	800f6d8 <__kernel_rem_pio2+0x7c>
 800f6ae:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800f6b2:	2600      	movs	r6, #0
 800f6b4:	9b02      	ldr	r3, [sp, #8]
 800f6b6:	429e      	cmp	r6, r3
 800f6b8:	dc39      	bgt.n	800f72e <__kernel_rem_pio2+0xd2>
 800f6ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6bc:	3b08      	subs	r3, #8
 800f6be:	9304      	str	r3, [sp, #16]
 800f6c0:	9b06      	ldr	r3, [sp, #24]
 800f6c2:	199d      	adds	r5, r3, r6
 800f6c4:	ab22      	add	r3, sp, #136	; 0x88
 800f6c6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f6ca:	9309      	str	r3, [sp, #36]	; 0x24
 800f6cc:	f04f 0800 	mov.w	r8, #0
 800f6d0:	f04f 0900 	mov.w	r9, #0
 800f6d4:	2700      	movs	r7, #0
 800f6d6:	e023      	b.n	800f720 <__kernel_rem_pio2+0xc4>
 800f6d8:	42ef      	cmn	r7, r5
 800f6da:	d40b      	bmi.n	800f6f4 <__kernel_rem_pio2+0x98>
 800f6dc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f6e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f6e4:	f7fd ffe8 	bl	800d6b8 <__aeabi_i2d>
 800f6e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6ec:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 800f6f0:	3501      	adds	r5, #1
 800f6f2:	e7da      	b.n	800f6aa <__kernel_rem_pio2+0x4e>
 800f6f4:	4610      	mov	r0, r2
 800f6f6:	4619      	mov	r1, r3
 800f6f8:	e7f8      	b.n	800f6ec <__kernel_rem_pio2+0x90>
 800f6fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f6fc:	9d04      	ldr	r5, [sp, #16]
 800f6fe:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800f702:	9109      	str	r1, [sp, #36]	; 0x24
 800f704:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800f708:	9504      	str	r5, [sp, #16]
 800f70a:	f7fe f83b 	bl	800d784 <__aeabi_dmul>
 800f70e:	4602      	mov	r2, r0
 800f710:	460b      	mov	r3, r1
 800f712:	4640      	mov	r0, r8
 800f714:	4649      	mov	r1, r9
 800f716:	f7fd fe83 	bl	800d420 <__adddf3>
 800f71a:	3701      	adds	r7, #1
 800f71c:	4680      	mov	r8, r0
 800f71e:	4689      	mov	r9, r1
 800f720:	9b08      	ldr	r3, [sp, #32]
 800f722:	429f      	cmp	r7, r3
 800f724:	dde9      	ble.n	800f6fa <__kernel_rem_pio2+0x9e>
 800f726:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800f72a:	3601      	adds	r6, #1
 800f72c:	e7c2      	b.n	800f6b4 <__kernel_rem_pio2+0x58>
 800f72e:	9b02      	ldr	r3, [sp, #8]
 800f730:	9f02      	ldr	r7, [sp, #8]
 800f732:	aa0e      	add	r2, sp, #56	; 0x38
 800f734:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f738:	930d      	str	r3, [sp, #52]	; 0x34
 800f73a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800f73c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f740:	930c      	str	r3, [sp, #48]	; 0x30
 800f742:	ab9a      	add	r3, sp, #616	; 0x268
 800f744:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800f748:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f74c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f750:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800f754:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800f758:	9309      	str	r3, [sp, #36]	; 0x24
 800f75a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f75c:	ab9a      	add	r3, sp, #616	; 0x268
 800f75e:	4413      	add	r3, r2
 800f760:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800f764:	2600      	movs	r6, #0
 800f766:	1bbb      	subs	r3, r7, r6
 800f768:	2b00      	cmp	r3, #0
 800f76a:	dc70      	bgt.n	800f84e <__kernel_rem_pio2+0x1f2>
 800f76c:	4652      	mov	r2, sl
 800f76e:	4640      	mov	r0, r8
 800f770:	4649      	mov	r1, r9
 800f772:	f000 fc0d 	bl	800ff90 <scalbn>
 800f776:	2200      	movs	r2, #0
 800f778:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800f77c:	4604      	mov	r4, r0
 800f77e:	460d      	mov	r5, r1
 800f780:	f7fe f800 	bl	800d784 <__aeabi_dmul>
 800f784:	f000 fb7c 	bl	800fe80 <floor>
 800f788:	2200      	movs	r2, #0
 800f78a:	4b79      	ldr	r3, [pc, #484]	; (800f970 <__kernel_rem_pio2+0x314>)
 800f78c:	f7fd fffa 	bl	800d784 <__aeabi_dmul>
 800f790:	4602      	mov	r2, r0
 800f792:	460b      	mov	r3, r1
 800f794:	4620      	mov	r0, r4
 800f796:	4629      	mov	r1, r5
 800f798:	f7fd fe40 	bl	800d41c <__aeabi_dsub>
 800f79c:	460d      	mov	r5, r1
 800f79e:	4604      	mov	r4, r0
 800f7a0:	f7fe faa0 	bl	800dce4 <__aeabi_d2iz>
 800f7a4:	9004      	str	r0, [sp, #16]
 800f7a6:	f7fd ff87 	bl	800d6b8 <__aeabi_i2d>
 800f7aa:	4602      	mov	r2, r0
 800f7ac:	460b      	mov	r3, r1
 800f7ae:	4620      	mov	r0, r4
 800f7b0:	4629      	mov	r1, r5
 800f7b2:	f7fd fe33 	bl	800d41c <__aeabi_dsub>
 800f7b6:	f1ba 0f00 	cmp.w	sl, #0
 800f7ba:	4680      	mov	r8, r0
 800f7bc:	4689      	mov	r9, r1
 800f7be:	dd6b      	ble.n	800f898 <__kernel_rem_pio2+0x23c>
 800f7c0:	1e7a      	subs	r2, r7, #1
 800f7c2:	ab0e      	add	r3, sp, #56	; 0x38
 800f7c4:	f1ca 0118 	rsb	r1, sl, #24
 800f7c8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f7cc:	9c04      	ldr	r4, [sp, #16]
 800f7ce:	fa40 f301 	asr.w	r3, r0, r1
 800f7d2:	441c      	add	r4, r3
 800f7d4:	408b      	lsls	r3, r1
 800f7d6:	1ac0      	subs	r0, r0, r3
 800f7d8:	ab0e      	add	r3, sp, #56	; 0x38
 800f7da:	9404      	str	r4, [sp, #16]
 800f7dc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800f7e0:	f1ca 0317 	rsb	r3, sl, #23
 800f7e4:	fa40 fb03 	asr.w	fp, r0, r3
 800f7e8:	f1bb 0f00 	cmp.w	fp, #0
 800f7ec:	dd62      	ble.n	800f8b4 <__kernel_rem_pio2+0x258>
 800f7ee:	9b04      	ldr	r3, [sp, #16]
 800f7f0:	2200      	movs	r2, #0
 800f7f2:	3301      	adds	r3, #1
 800f7f4:	9304      	str	r3, [sp, #16]
 800f7f6:	4614      	mov	r4, r2
 800f7f8:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800f7fc:	4297      	cmp	r7, r2
 800f7fe:	f300 8088 	bgt.w	800f912 <__kernel_rem_pio2+0x2b6>
 800f802:	f1ba 0f00 	cmp.w	sl, #0
 800f806:	dd07      	ble.n	800f818 <__kernel_rem_pio2+0x1bc>
 800f808:	f1ba 0f01 	cmp.w	sl, #1
 800f80c:	f000 8095 	beq.w	800f93a <__kernel_rem_pio2+0x2de>
 800f810:	f1ba 0f02 	cmp.w	sl, #2
 800f814:	f000 809b 	beq.w	800f94e <__kernel_rem_pio2+0x2f2>
 800f818:	f1bb 0f02 	cmp.w	fp, #2
 800f81c:	d14a      	bne.n	800f8b4 <__kernel_rem_pio2+0x258>
 800f81e:	4642      	mov	r2, r8
 800f820:	464b      	mov	r3, r9
 800f822:	2000      	movs	r0, #0
 800f824:	4953      	ldr	r1, [pc, #332]	; (800f974 <__kernel_rem_pio2+0x318>)
 800f826:	f7fd fdf9 	bl	800d41c <__aeabi_dsub>
 800f82a:	4680      	mov	r8, r0
 800f82c:	4689      	mov	r9, r1
 800f82e:	2c00      	cmp	r4, #0
 800f830:	d040      	beq.n	800f8b4 <__kernel_rem_pio2+0x258>
 800f832:	4652      	mov	r2, sl
 800f834:	2000      	movs	r0, #0
 800f836:	494f      	ldr	r1, [pc, #316]	; (800f974 <__kernel_rem_pio2+0x318>)
 800f838:	f000 fbaa 	bl	800ff90 <scalbn>
 800f83c:	4602      	mov	r2, r0
 800f83e:	460b      	mov	r3, r1
 800f840:	4640      	mov	r0, r8
 800f842:	4649      	mov	r1, r9
 800f844:	f7fd fdea 	bl	800d41c <__aeabi_dsub>
 800f848:	4680      	mov	r8, r0
 800f84a:	4689      	mov	r9, r1
 800f84c:	e032      	b.n	800f8b4 <__kernel_rem_pio2+0x258>
 800f84e:	2200      	movs	r2, #0
 800f850:	4b49      	ldr	r3, [pc, #292]	; (800f978 <__kernel_rem_pio2+0x31c>)
 800f852:	4640      	mov	r0, r8
 800f854:	4649      	mov	r1, r9
 800f856:	f7fd ff95 	bl	800d784 <__aeabi_dmul>
 800f85a:	f7fe fa43 	bl	800dce4 <__aeabi_d2iz>
 800f85e:	f7fd ff2b 	bl	800d6b8 <__aeabi_i2d>
 800f862:	2200      	movs	r2, #0
 800f864:	4b45      	ldr	r3, [pc, #276]	; (800f97c <__kernel_rem_pio2+0x320>)
 800f866:	4604      	mov	r4, r0
 800f868:	460d      	mov	r5, r1
 800f86a:	f7fd ff8b 	bl	800d784 <__aeabi_dmul>
 800f86e:	4602      	mov	r2, r0
 800f870:	460b      	mov	r3, r1
 800f872:	4640      	mov	r0, r8
 800f874:	4649      	mov	r1, r9
 800f876:	f7fd fdd1 	bl	800d41c <__aeabi_dsub>
 800f87a:	f7fe fa33 	bl	800dce4 <__aeabi_d2iz>
 800f87e:	ab0e      	add	r3, sp, #56	; 0x38
 800f880:	4629      	mov	r1, r5
 800f882:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800f886:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800f88a:	4620      	mov	r0, r4
 800f88c:	f7fd fdc8 	bl	800d420 <__adddf3>
 800f890:	3601      	adds	r6, #1
 800f892:	4680      	mov	r8, r0
 800f894:	4689      	mov	r9, r1
 800f896:	e766      	b.n	800f766 <__kernel_rem_pio2+0x10a>
 800f898:	d106      	bne.n	800f8a8 <__kernel_rem_pio2+0x24c>
 800f89a:	1e7b      	subs	r3, r7, #1
 800f89c:	aa0e      	add	r2, sp, #56	; 0x38
 800f89e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f8a2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800f8a6:	e79f      	b.n	800f7e8 <__kernel_rem_pio2+0x18c>
 800f8a8:	2200      	movs	r2, #0
 800f8aa:	4b35      	ldr	r3, [pc, #212]	; (800f980 <__kernel_rem_pio2+0x324>)
 800f8ac:	f7fe f9f0 	bl	800dc90 <__aeabi_dcmpge>
 800f8b0:	bb60      	cbnz	r0, 800f90c <__kernel_rem_pio2+0x2b0>
 800f8b2:	4683      	mov	fp, r0
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	4640      	mov	r0, r8
 800f8ba:	4649      	mov	r1, r9
 800f8bc:	f7fe f9ca 	bl	800dc54 <__aeabi_dcmpeq>
 800f8c0:	2800      	cmp	r0, #0
 800f8c2:	f000 80c4 	beq.w	800fa4e <__kernel_rem_pio2+0x3f2>
 800f8c6:	1e7c      	subs	r4, r7, #1
 800f8c8:	4623      	mov	r3, r4
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	9902      	ldr	r1, [sp, #8]
 800f8ce:	428b      	cmp	r3, r1
 800f8d0:	da44      	bge.n	800f95c <__kernel_rem_pio2+0x300>
 800f8d2:	2a00      	cmp	r2, #0
 800f8d4:	f040 8088 	bne.w	800f9e8 <__kernel_rem_pio2+0x38c>
 800f8d8:	2401      	movs	r4, #1
 800f8da:	f06f 0203 	mvn.w	r2, #3
 800f8de:	fb02 f304 	mul.w	r3, r2, r4
 800f8e2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f8e4:	58cb      	ldr	r3, [r1, r3]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d03e      	beq.n	800f968 <__kernel_rem_pio2+0x30c>
 800f8ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8ec:	aa9a      	add	r2, sp, #616	; 0x268
 800f8ee:	4413      	add	r3, r2
 800f8f0:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800f8f4:	9b06      	ldr	r3, [sp, #24]
 800f8f6:	19dd      	adds	r5, r3, r7
 800f8f8:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800f8fc:	1c7e      	adds	r6, r7, #1
 800f8fe:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 800f902:	443c      	add	r4, r7
 800f904:	42a6      	cmp	r6, r4
 800f906:	dd3d      	ble.n	800f984 <__kernel_rem_pio2+0x328>
 800f908:	4627      	mov	r7, r4
 800f90a:	e71a      	b.n	800f742 <__kernel_rem_pio2+0xe6>
 800f90c:	f04f 0b02 	mov.w	fp, #2
 800f910:	e76d      	b.n	800f7ee <__kernel_rem_pio2+0x192>
 800f912:	ab0e      	add	r3, sp, #56	; 0x38
 800f914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f918:	b94c      	cbnz	r4, 800f92e <__kernel_rem_pio2+0x2d2>
 800f91a:	b12b      	cbz	r3, 800f928 <__kernel_rem_pio2+0x2cc>
 800f91c:	a80e      	add	r0, sp, #56	; 0x38
 800f91e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f922:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800f926:	2301      	movs	r3, #1
 800f928:	3201      	adds	r2, #1
 800f92a:	461c      	mov	r4, r3
 800f92c:	e766      	b.n	800f7fc <__kernel_rem_pio2+0x1a0>
 800f92e:	a80e      	add	r0, sp, #56	; 0x38
 800f930:	1acb      	subs	r3, r1, r3
 800f932:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800f936:	4623      	mov	r3, r4
 800f938:	e7f6      	b.n	800f928 <__kernel_rem_pio2+0x2cc>
 800f93a:	1e7a      	subs	r2, r7, #1
 800f93c:	ab0e      	add	r3, sp, #56	; 0x38
 800f93e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f942:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f946:	a90e      	add	r1, sp, #56	; 0x38
 800f948:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f94c:	e764      	b.n	800f818 <__kernel_rem_pio2+0x1bc>
 800f94e:	1e7a      	subs	r2, r7, #1
 800f950:	ab0e      	add	r3, sp, #56	; 0x38
 800f952:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f956:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f95a:	e7f4      	b.n	800f946 <__kernel_rem_pio2+0x2ea>
 800f95c:	a90e      	add	r1, sp, #56	; 0x38
 800f95e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f962:	3b01      	subs	r3, #1
 800f964:	430a      	orrs	r2, r1
 800f966:	e7b1      	b.n	800f8cc <__kernel_rem_pio2+0x270>
 800f968:	3401      	adds	r4, #1
 800f96a:	e7b8      	b.n	800f8de <__kernel_rem_pio2+0x282>
 800f96c:	08010300 	.word	0x08010300
 800f970:	40200000 	.word	0x40200000
 800f974:	3ff00000 	.word	0x3ff00000
 800f978:	3e700000 	.word	0x3e700000
 800f97c:	41700000 	.word	0x41700000
 800f980:	3fe00000 	.word	0x3fe00000
 800f984:	f105 0308 	add.w	r3, r5, #8
 800f988:	930b      	str	r3, [sp, #44]	; 0x2c
 800f98a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f98c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f990:	f7fd fe92 	bl	800d6b8 <__aeabi_i2d>
 800f994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f996:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800f99a:	3b08      	subs	r3, #8
 800f99c:	9304      	str	r3, [sp, #16]
 800f99e:	f105 0310 	add.w	r3, r5, #16
 800f9a2:	9309      	str	r3, [sp, #36]	; 0x24
 800f9a4:	2700      	movs	r7, #0
 800f9a6:	f04f 0800 	mov.w	r8, #0
 800f9aa:	f04f 0900 	mov.w	r9, #0
 800f9ae:	9b08      	ldr	r3, [sp, #32]
 800f9b0:	429f      	cmp	r7, r3
 800f9b2:	dd04      	ble.n	800f9be <__kernel_rem_pio2+0x362>
 800f9b4:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800f9b8:	3601      	adds	r6, #1
 800f9ba:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800f9bc:	e7a2      	b.n	800f904 <__kernel_rem_pio2+0x2a8>
 800f9be:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f9c0:	9d04      	ldr	r5, [sp, #16]
 800f9c2:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800f9c6:	9109      	str	r1, [sp, #36]	; 0x24
 800f9c8:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800f9cc:	9504      	str	r5, [sp, #16]
 800f9ce:	f7fd fed9 	bl	800d784 <__aeabi_dmul>
 800f9d2:	4602      	mov	r2, r0
 800f9d4:	460b      	mov	r3, r1
 800f9d6:	4640      	mov	r0, r8
 800f9d8:	4649      	mov	r1, r9
 800f9da:	f7fd fd21 	bl	800d420 <__adddf3>
 800f9de:	3701      	adds	r7, #1
 800f9e0:	4680      	mov	r8, r0
 800f9e2:	4689      	mov	r9, r1
 800f9e4:	e7e3      	b.n	800f9ae <__kernel_rem_pio2+0x352>
 800f9e6:	3c01      	subs	r4, #1
 800f9e8:	ab0e      	add	r3, sp, #56	; 0x38
 800f9ea:	f1aa 0a18 	sub.w	sl, sl, #24
 800f9ee:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d0f7      	beq.n	800f9e6 <__kernel_rem_pio2+0x38a>
 800f9f6:	4652      	mov	r2, sl
 800f9f8:	2000      	movs	r0, #0
 800f9fa:	49b5      	ldr	r1, [pc, #724]	; (800fcd0 <__kernel_rem_pio2+0x674>)
 800f9fc:	f8df a2d8 	ldr.w	sl, [pc, #728]	; 800fcd8 <__kernel_rem_pio2+0x67c>
 800fa00:	f000 fac6 	bl	800ff90 <scalbn>
 800fa04:	00e3      	lsls	r3, r4, #3
 800fa06:	aa9a      	add	r2, sp, #616	; 0x268
 800fa08:	eb02 0803 	add.w	r8, r2, r3
 800fa0c:	4606      	mov	r6, r0
 800fa0e:	460f      	mov	r7, r1
 800fa10:	9308      	str	r3, [sp, #32]
 800fa12:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 800fa16:	4625      	mov	r5, r4
 800fa18:	f04f 0900 	mov.w	r9, #0
 800fa1c:	2d00      	cmp	r5, #0
 800fa1e:	da4c      	bge.n	800faba <__kernel_rem_pio2+0x45e>
 800fa20:	f104 5800 	add.w	r8, r4, #536870912	; 0x20000000
 800fa24:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800fa28:	2500      	movs	r5, #0
 800fa2a:	f108 38ff 	add.w	r8, r8, #4294967295
 800fa2e:	1b63      	subs	r3, r4, r5
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	db71      	blt.n	800fb18 <__kernel_rem_pio2+0x4bc>
 800fa34:	ab72      	add	r3, sp, #456	; 0x1c8
 800fa36:	eba8 0705 	sub.w	r7, r8, r5
 800fa3a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800fa3e:	2200      	movs	r2, #0
 800fa40:	2300      	movs	r3, #0
 800fa42:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800fcdc <__kernel_rem_pio2+0x680>
 800fa46:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800fa4a:	2600      	movs	r6, #0
 800fa4c:	e059      	b.n	800fb02 <__kernel_rem_pio2+0x4a6>
 800fa4e:	f1ca 0200 	rsb	r2, sl, #0
 800fa52:	4640      	mov	r0, r8
 800fa54:	4649      	mov	r1, r9
 800fa56:	f000 fa9b 	bl	800ff90 <scalbn>
 800fa5a:	2200      	movs	r2, #0
 800fa5c:	4b9d      	ldr	r3, [pc, #628]	; (800fcd4 <__kernel_rem_pio2+0x678>)
 800fa5e:	4604      	mov	r4, r0
 800fa60:	460d      	mov	r5, r1
 800fa62:	f7fe f915 	bl	800dc90 <__aeabi_dcmpge>
 800fa66:	b1f8      	cbz	r0, 800faa8 <__kernel_rem_pio2+0x44c>
 800fa68:	2200      	movs	r2, #0
 800fa6a:	4b9b      	ldr	r3, [pc, #620]	; (800fcd8 <__kernel_rem_pio2+0x67c>)
 800fa6c:	4620      	mov	r0, r4
 800fa6e:	4629      	mov	r1, r5
 800fa70:	f7fd fe88 	bl	800d784 <__aeabi_dmul>
 800fa74:	f7fe f936 	bl	800dce4 <__aeabi_d2iz>
 800fa78:	4606      	mov	r6, r0
 800fa7a:	f7fd fe1d 	bl	800d6b8 <__aeabi_i2d>
 800fa7e:	2200      	movs	r2, #0
 800fa80:	4b94      	ldr	r3, [pc, #592]	; (800fcd4 <__kernel_rem_pio2+0x678>)
 800fa82:	f7fd fe7f 	bl	800d784 <__aeabi_dmul>
 800fa86:	460b      	mov	r3, r1
 800fa88:	4602      	mov	r2, r0
 800fa8a:	4629      	mov	r1, r5
 800fa8c:	4620      	mov	r0, r4
 800fa8e:	f7fd fcc5 	bl	800d41c <__aeabi_dsub>
 800fa92:	f7fe f927 	bl	800dce4 <__aeabi_d2iz>
 800fa96:	1c7c      	adds	r4, r7, #1
 800fa98:	ab0e      	add	r3, sp, #56	; 0x38
 800fa9a:	f10a 0a18 	add.w	sl, sl, #24
 800fa9e:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800faa2:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800faa6:	e7a6      	b.n	800f9f6 <__kernel_rem_pio2+0x39a>
 800faa8:	4620      	mov	r0, r4
 800faaa:	4629      	mov	r1, r5
 800faac:	f7fe f91a 	bl	800dce4 <__aeabi_d2iz>
 800fab0:	ab0e      	add	r3, sp, #56	; 0x38
 800fab2:	463c      	mov	r4, r7
 800fab4:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800fab8:	e79d      	b.n	800f9f6 <__kernel_rem_pio2+0x39a>
 800faba:	ab0e      	add	r3, sp, #56	; 0x38
 800fabc:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fac0:	f7fd fdfa 	bl	800d6b8 <__aeabi_i2d>
 800fac4:	4632      	mov	r2, r6
 800fac6:	463b      	mov	r3, r7
 800fac8:	f7fd fe5c 	bl	800d784 <__aeabi_dmul>
 800facc:	464a      	mov	r2, r9
 800face:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800fad2:	4653      	mov	r3, sl
 800fad4:	4630      	mov	r0, r6
 800fad6:	4639      	mov	r1, r7
 800fad8:	f7fd fe54 	bl	800d784 <__aeabi_dmul>
 800fadc:	3d01      	subs	r5, #1
 800fade:	4606      	mov	r6, r0
 800fae0:	460f      	mov	r7, r1
 800fae2:	e79b      	b.n	800fa1c <__kernel_rem_pio2+0x3c0>
 800fae4:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
 800fae8:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800faec:	f7fd fe4a 	bl	800d784 <__aeabi_dmul>
 800faf0:	4602      	mov	r2, r0
 800faf2:	460b      	mov	r3, r1
 800faf4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800faf8:	f7fd fc92 	bl	800d420 <__adddf3>
 800fafc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fb00:	3601      	adds	r6, #1
 800fb02:	9b02      	ldr	r3, [sp, #8]
 800fb04:	429e      	cmp	r6, r3
 800fb06:	dc01      	bgt.n	800fb0c <__kernel_rem_pio2+0x4b0>
 800fb08:	42ae      	cmp	r6, r5
 800fb0a:	ddeb      	ble.n	800fae4 <__kernel_rem_pio2+0x488>
 800fb0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fb10:	3501      	adds	r5, #1
 800fb12:	e9ea 2302 	strd	r2, r3, [sl, #8]!
 800fb16:	e78a      	b.n	800fa2e <__kernel_rem_pio2+0x3d2>
 800fb18:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800fb1a:	2b03      	cmp	r3, #3
 800fb1c:	d86c      	bhi.n	800fbf8 <__kernel_rem_pio2+0x59c>
 800fb1e:	e8df f003 	tbb	[pc, r3]
 800fb22:	2c58      	.short	0x2c58
 800fb24:	022c      	.short	0x022c
 800fb26:	9a08      	ldr	r2, [sp, #32]
 800fb28:	ab4a      	add	r3, sp, #296	; 0x128
 800fb2a:	189d      	adds	r5, r3, r2
 800fb2c:	46aa      	mov	sl, r5
 800fb2e:	4626      	mov	r6, r4
 800fb30:	2e00      	cmp	r6, #0
 800fb32:	f300 8088 	bgt.w	800fc46 <__kernel_rem_pio2+0x5ea>
 800fb36:	46a2      	mov	sl, r4
 800fb38:	f1ba 0f01 	cmp.w	sl, #1
 800fb3c:	f300 80a1 	bgt.w	800fc82 <__kernel_rem_pio2+0x626>
 800fb40:	9d08      	ldr	r5, [sp, #32]
 800fb42:	ab4a      	add	r3, sp, #296	; 0x128
 800fb44:	3508      	adds	r5, #8
 800fb46:	2700      	movs	r7, #0
 800fb48:	441d      	add	r5, r3
 800fb4a:	463e      	mov	r6, r7
 800fb4c:	2c01      	cmp	r4, #1
 800fb4e:	f300 80b5 	bgt.w	800fcbc <__kernel_rem_pio2+0x660>
 800fb52:	f1bb 0f00 	cmp.w	fp, #0
 800fb56:	f040 80c3 	bne.w	800fce0 <__kernel_rem_pio2+0x684>
 800fb5a:	ab4a      	add	r3, sp, #296	; 0x128
 800fb5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb60:	9901      	ldr	r1, [sp, #4]
 800fb62:	e9c1 2300 	strd	r2, r3, [r1]
 800fb66:	ab4c      	add	r3, sp, #304	; 0x130
 800fb68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb6c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800fb70:	463a      	mov	r2, r7
 800fb72:	4633      	mov	r3, r6
 800fb74:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800fb78:	e03e      	b.n	800fbf8 <__kernel_rem_pio2+0x59c>
 800fb7a:	9d08      	ldr	r5, [sp, #32]
 800fb7c:	ab4a      	add	r3, sp, #296	; 0x128
 800fb7e:	3508      	adds	r5, #8
 800fb80:	f04f 0e00 	mov.w	lr, #0
 800fb84:	441d      	add	r5, r3
 800fb86:	4626      	mov	r6, r4
 800fb88:	4677      	mov	r7, lr
 800fb8a:	2e00      	cmp	r6, #0
 800fb8c:	da45      	bge.n	800fc1a <__kernel_rem_pio2+0x5be>
 800fb8e:	f1bb 0f00 	cmp.w	fp, #0
 800fb92:	d04c      	beq.n	800fc2e <__kernel_rem_pio2+0x5d2>
 800fb94:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 800fb98:	460b      	mov	r3, r1
 800fb9a:	9901      	ldr	r1, [sp, #4]
 800fb9c:	4672      	mov	r2, lr
 800fb9e:	e9c1 2300 	strd	r2, r3, [r1]
 800fba2:	a94a      	add	r1, sp, #296	; 0x128
 800fba4:	4672      	mov	r2, lr
 800fba6:	463b      	mov	r3, r7
 800fba8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbac:	f7fd fc36 	bl	800d41c <__aeabi_dsub>
 800fbb0:	ad4a      	add	r5, sp, #296	; 0x128
 800fbb2:	4686      	mov	lr, r0
 800fbb4:	460f      	mov	r7, r1
 800fbb6:	2601      	movs	r6, #1
 800fbb8:	42b4      	cmp	r4, r6
 800fbba:	da3a      	bge.n	800fc32 <__kernel_rem_pio2+0x5d6>
 800fbbc:	f1bb 0f00 	cmp.w	fp, #0
 800fbc0:	d001      	beq.n	800fbc6 <__kernel_rem_pio2+0x56a>
 800fbc2:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800fbc6:	9901      	ldr	r1, [sp, #4]
 800fbc8:	4672      	mov	r2, lr
 800fbca:	463b      	mov	r3, r7
 800fbcc:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800fbd0:	e012      	b.n	800fbf8 <__kernel_rem_pio2+0x59c>
 800fbd2:	9b08      	ldr	r3, [sp, #32]
 800fbd4:	aa9a      	add	r2, sp, #616	; 0x268
 800fbd6:	4413      	add	r3, r2
 800fbd8:	2700      	movs	r7, #0
 800fbda:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 800fbde:	463d      	mov	r5, r7
 800fbe0:	2c00      	cmp	r4, #0
 800fbe2:	da10      	bge.n	800fc06 <__kernel_rem_pio2+0x5aa>
 800fbe4:	f1bb 0f00 	cmp.w	fp, #0
 800fbe8:	d001      	beq.n	800fbee <__kernel_rem_pio2+0x592>
 800fbea:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800fbee:	9901      	ldr	r1, [sp, #4]
 800fbf0:	463a      	mov	r2, r7
 800fbf2:	462b      	mov	r3, r5
 800fbf4:	e9c1 2300 	strd	r2, r3, [r1]
 800fbf8:	9b04      	ldr	r3, [sp, #16]
 800fbfa:	f003 0007 	and.w	r0, r3, #7
 800fbfe:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800fc02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc06:	4638      	mov	r0, r7
 800fc08:	4629      	mov	r1, r5
 800fc0a:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800fc0e:	f7fd fc07 	bl	800d420 <__adddf3>
 800fc12:	3c01      	subs	r4, #1
 800fc14:	4607      	mov	r7, r0
 800fc16:	460d      	mov	r5, r1
 800fc18:	e7e2      	b.n	800fbe0 <__kernel_rem_pio2+0x584>
 800fc1a:	4670      	mov	r0, lr
 800fc1c:	4639      	mov	r1, r7
 800fc1e:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800fc22:	f7fd fbfd 	bl	800d420 <__adddf3>
 800fc26:	3e01      	subs	r6, #1
 800fc28:	4686      	mov	lr, r0
 800fc2a:	460f      	mov	r7, r1
 800fc2c:	e7ad      	b.n	800fb8a <__kernel_rem_pio2+0x52e>
 800fc2e:	4639      	mov	r1, r7
 800fc30:	e7b2      	b.n	800fb98 <__kernel_rem_pio2+0x53c>
 800fc32:	4670      	mov	r0, lr
 800fc34:	4639      	mov	r1, r7
 800fc36:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 800fc3a:	f7fd fbf1 	bl	800d420 <__adddf3>
 800fc3e:	3601      	adds	r6, #1
 800fc40:	4686      	mov	lr, r0
 800fc42:	460f      	mov	r7, r1
 800fc44:	e7b8      	b.n	800fbb8 <__kernel_rem_pio2+0x55c>
 800fc46:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800fc4a:	e9da 2300 	ldrd	r2, r3, [sl]
 800fc4e:	4640      	mov	r0, r8
 800fc50:	4649      	mov	r1, r9
 800fc52:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fc56:	f7fd fbe3 	bl	800d420 <__adddf3>
 800fc5a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fc5e:	4602      	mov	r2, r0
 800fc60:	460b      	mov	r3, r1
 800fc62:	4640      	mov	r0, r8
 800fc64:	4649      	mov	r1, r9
 800fc66:	f7fd fbd9 	bl	800d41c <__aeabi_dsub>
 800fc6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fc6e:	f7fd fbd7 	bl	800d420 <__adddf3>
 800fc72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fc76:	e9ca 0100 	strd	r0, r1, [sl]
 800fc7a:	3e01      	subs	r6, #1
 800fc7c:	e96a 2302 	strd	r2, r3, [sl, #-8]!
 800fc80:	e756      	b.n	800fb30 <__kernel_rem_pio2+0x4d4>
 800fc82:	e955 6702 	ldrd	r6, r7, [r5, #-8]
 800fc86:	e9d5 2300 	ldrd	r2, r3, [r5]
 800fc8a:	4630      	mov	r0, r6
 800fc8c:	4639      	mov	r1, r7
 800fc8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fc92:	f7fd fbc5 	bl	800d420 <__adddf3>
 800fc96:	4602      	mov	r2, r0
 800fc98:	460b      	mov	r3, r1
 800fc9a:	4680      	mov	r8, r0
 800fc9c:	4689      	mov	r9, r1
 800fc9e:	4630      	mov	r0, r6
 800fca0:	4639      	mov	r1, r7
 800fca2:	f7fd fbbb 	bl	800d41c <__aeabi_dsub>
 800fca6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fcaa:	f7fd fbb9 	bl	800d420 <__adddf3>
 800fcae:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fcb2:	e9c5 0100 	strd	r0, r1, [r5]
 800fcb6:	e965 8902 	strd	r8, r9, [r5, #-8]!
 800fcba:	e73d      	b.n	800fb38 <__kernel_rem_pio2+0x4dc>
 800fcbc:	4638      	mov	r0, r7
 800fcbe:	4631      	mov	r1, r6
 800fcc0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800fcc4:	f7fd fbac 	bl	800d420 <__adddf3>
 800fcc8:	3c01      	subs	r4, #1
 800fcca:	4607      	mov	r7, r0
 800fccc:	460e      	mov	r6, r1
 800fcce:	e73d      	b.n	800fb4c <__kernel_rem_pio2+0x4f0>
 800fcd0:	3ff00000 	.word	0x3ff00000
 800fcd4:	41700000 	.word	0x41700000
 800fcd8:	3e700000 	.word	0x3e700000
 800fcdc:	080102b8 	.word	0x080102b8
 800fce0:	9a01      	ldr	r2, [sp, #4]
 800fce2:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 800fce4:	6013      	str	r3, [r2, #0]
 800fce6:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 800fce8:	6117      	str	r7, [r2, #16]
 800fcea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800fcee:	6053      	str	r3, [r2, #4]
 800fcf0:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 800fcf2:	6093      	str	r3, [r2, #8]
 800fcf4:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 800fcf6:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800fcfa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800fcfe:	60d3      	str	r3, [r2, #12]
 800fd00:	6156      	str	r6, [r2, #20]
 800fd02:	e779      	b.n	800fbf8 <__kernel_rem_pio2+0x59c>
 800fd04:	0000      	movs	r0, r0
	...

0800fd08 <__kernel_sin>:
 800fd08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd0c:	b086      	sub	sp, #24
 800fd0e:	e9cd 2300 	strd	r2, r3, [sp]
 800fd12:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fd16:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800fd1a:	4682      	mov	sl, r0
 800fd1c:	460c      	mov	r4, r1
 800fd1e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800fd20:	da03      	bge.n	800fd2a <__kernel_sin+0x22>
 800fd22:	f7fd ffdf 	bl	800dce4 <__aeabi_d2iz>
 800fd26:	2800      	cmp	r0, #0
 800fd28:	d050      	beq.n	800fdcc <__kernel_sin+0xc4>
 800fd2a:	4652      	mov	r2, sl
 800fd2c:	4623      	mov	r3, r4
 800fd2e:	4650      	mov	r0, sl
 800fd30:	4621      	mov	r1, r4
 800fd32:	f7fd fd27 	bl	800d784 <__aeabi_dmul>
 800fd36:	4606      	mov	r6, r0
 800fd38:	460f      	mov	r7, r1
 800fd3a:	4602      	mov	r2, r0
 800fd3c:	460b      	mov	r3, r1
 800fd3e:	4650      	mov	r0, sl
 800fd40:	4621      	mov	r1, r4
 800fd42:	f7fd fd1f 	bl	800d784 <__aeabi_dmul>
 800fd46:	a33e      	add	r3, pc, #248	; (adr r3, 800fe40 <__kernel_sin+0x138>)
 800fd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd4c:	4680      	mov	r8, r0
 800fd4e:	4689      	mov	r9, r1
 800fd50:	4630      	mov	r0, r6
 800fd52:	4639      	mov	r1, r7
 800fd54:	f7fd fd16 	bl	800d784 <__aeabi_dmul>
 800fd58:	a33b      	add	r3, pc, #236	; (adr r3, 800fe48 <__kernel_sin+0x140>)
 800fd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd5e:	f7fd fb5d 	bl	800d41c <__aeabi_dsub>
 800fd62:	4632      	mov	r2, r6
 800fd64:	463b      	mov	r3, r7
 800fd66:	f7fd fd0d 	bl	800d784 <__aeabi_dmul>
 800fd6a:	a339      	add	r3, pc, #228	; (adr r3, 800fe50 <__kernel_sin+0x148>)
 800fd6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd70:	f7fd fb56 	bl	800d420 <__adddf3>
 800fd74:	4632      	mov	r2, r6
 800fd76:	463b      	mov	r3, r7
 800fd78:	f7fd fd04 	bl	800d784 <__aeabi_dmul>
 800fd7c:	a336      	add	r3, pc, #216	; (adr r3, 800fe58 <__kernel_sin+0x150>)
 800fd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd82:	f7fd fb4b 	bl	800d41c <__aeabi_dsub>
 800fd86:	4632      	mov	r2, r6
 800fd88:	463b      	mov	r3, r7
 800fd8a:	f7fd fcfb 	bl	800d784 <__aeabi_dmul>
 800fd8e:	a334      	add	r3, pc, #208	; (adr r3, 800fe60 <__kernel_sin+0x158>)
 800fd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd94:	f7fd fb44 	bl	800d420 <__adddf3>
 800fd98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fd9c:	b9dd      	cbnz	r5, 800fdd6 <__kernel_sin+0xce>
 800fd9e:	4602      	mov	r2, r0
 800fda0:	460b      	mov	r3, r1
 800fda2:	4630      	mov	r0, r6
 800fda4:	4639      	mov	r1, r7
 800fda6:	f7fd fced 	bl	800d784 <__aeabi_dmul>
 800fdaa:	a32f      	add	r3, pc, #188	; (adr r3, 800fe68 <__kernel_sin+0x160>)
 800fdac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdb0:	f7fd fb34 	bl	800d41c <__aeabi_dsub>
 800fdb4:	4642      	mov	r2, r8
 800fdb6:	464b      	mov	r3, r9
 800fdb8:	f7fd fce4 	bl	800d784 <__aeabi_dmul>
 800fdbc:	4602      	mov	r2, r0
 800fdbe:	460b      	mov	r3, r1
 800fdc0:	4650      	mov	r0, sl
 800fdc2:	4621      	mov	r1, r4
 800fdc4:	f7fd fb2c 	bl	800d420 <__adddf3>
 800fdc8:	4682      	mov	sl, r0
 800fdca:	460c      	mov	r4, r1
 800fdcc:	4650      	mov	r0, sl
 800fdce:	4621      	mov	r1, r4
 800fdd0:	b006      	add	sp, #24
 800fdd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fdd6:	2200      	movs	r2, #0
 800fdd8:	4b25      	ldr	r3, [pc, #148]	; (800fe70 <__kernel_sin+0x168>)
 800fdda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fdde:	f7fd fcd1 	bl	800d784 <__aeabi_dmul>
 800fde2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fde6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fdea:	4640      	mov	r0, r8
 800fdec:	4649      	mov	r1, r9
 800fdee:	f7fd fcc9 	bl	800d784 <__aeabi_dmul>
 800fdf2:	4602      	mov	r2, r0
 800fdf4:	460b      	mov	r3, r1
 800fdf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fdfa:	f7fd fb0f 	bl	800d41c <__aeabi_dsub>
 800fdfe:	4632      	mov	r2, r6
 800fe00:	463b      	mov	r3, r7
 800fe02:	f7fd fcbf 	bl	800d784 <__aeabi_dmul>
 800fe06:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fe0a:	f7fd fb07 	bl	800d41c <__aeabi_dsub>
 800fe0e:	a316      	add	r3, pc, #88	; (adr r3, 800fe68 <__kernel_sin+0x160>)
 800fe10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe14:	4606      	mov	r6, r0
 800fe16:	460f      	mov	r7, r1
 800fe18:	4640      	mov	r0, r8
 800fe1a:	4649      	mov	r1, r9
 800fe1c:	f7fd fcb2 	bl	800d784 <__aeabi_dmul>
 800fe20:	4602      	mov	r2, r0
 800fe22:	460b      	mov	r3, r1
 800fe24:	4630      	mov	r0, r6
 800fe26:	4639      	mov	r1, r7
 800fe28:	f7fd fafa 	bl	800d420 <__adddf3>
 800fe2c:	4602      	mov	r2, r0
 800fe2e:	460b      	mov	r3, r1
 800fe30:	4650      	mov	r0, sl
 800fe32:	4621      	mov	r1, r4
 800fe34:	f7fd faf2 	bl	800d41c <__aeabi_dsub>
 800fe38:	e7c6      	b.n	800fdc8 <__kernel_sin+0xc0>
 800fe3a:	bf00      	nop
 800fe3c:	f3af 8000 	nop.w
 800fe40:	5acfd57c 	.word	0x5acfd57c
 800fe44:	3de5d93a 	.word	0x3de5d93a
 800fe48:	8a2b9ceb 	.word	0x8a2b9ceb
 800fe4c:	3e5ae5e6 	.word	0x3e5ae5e6
 800fe50:	57b1fe7d 	.word	0x57b1fe7d
 800fe54:	3ec71de3 	.word	0x3ec71de3
 800fe58:	19c161d5 	.word	0x19c161d5
 800fe5c:	3f2a01a0 	.word	0x3f2a01a0
 800fe60:	1110f8a6 	.word	0x1110f8a6
 800fe64:	3f811111 	.word	0x3f811111
 800fe68:	55555549 	.word	0x55555549
 800fe6c:	3fc55555 	.word	0x3fc55555
 800fe70:	3fe00000 	.word	0x3fe00000

0800fe74 <fabs>:
 800fe74:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800fe78:	4770      	bx	lr
 800fe7a:	0000      	movs	r0, r0
 800fe7c:	0000      	movs	r0, r0
	...

0800fe80 <floor>:
 800fe80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe84:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800fe88:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800fe8c:	2e13      	cmp	r6, #19
 800fe8e:	4607      	mov	r7, r0
 800fe90:	460b      	mov	r3, r1
 800fe92:	460c      	mov	r4, r1
 800fe94:	4605      	mov	r5, r0
 800fe96:	dc35      	bgt.n	800ff04 <floor+0x84>
 800fe98:	2e00      	cmp	r6, #0
 800fe9a:	da16      	bge.n	800feca <floor+0x4a>
 800fe9c:	a336      	add	r3, pc, #216	; (adr r3, 800ff78 <floor+0xf8>)
 800fe9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fea2:	f7fd fabd 	bl	800d420 <__adddf3>
 800fea6:	2200      	movs	r2, #0
 800fea8:	2300      	movs	r3, #0
 800feaa:	f7fd fefb 	bl	800dca4 <__aeabi_dcmpgt>
 800feae:	b148      	cbz	r0, 800fec4 <floor+0x44>
 800feb0:	2c00      	cmp	r4, #0
 800feb2:	da5c      	bge.n	800ff6e <floor+0xee>
 800feb4:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800feb8:	433b      	orrs	r3, r7
 800feba:	4b31      	ldr	r3, [pc, #196]	; (800ff80 <floor+0x100>)
 800febc:	f04f 0500 	mov.w	r5, #0
 800fec0:	bf18      	it	ne
 800fec2:	461c      	movne	r4, r3
 800fec4:	4623      	mov	r3, r4
 800fec6:	462f      	mov	r7, r5
 800fec8:	e027      	b.n	800ff1a <floor+0x9a>
 800feca:	4a2e      	ldr	r2, [pc, #184]	; (800ff84 <floor+0x104>)
 800fecc:	fa42 f806 	asr.w	r8, r2, r6
 800fed0:	ea01 0208 	and.w	r2, r1, r8
 800fed4:	4302      	orrs	r2, r0
 800fed6:	d020      	beq.n	800ff1a <floor+0x9a>
 800fed8:	a327      	add	r3, pc, #156	; (adr r3, 800ff78 <floor+0xf8>)
 800feda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fede:	f7fd fa9f 	bl	800d420 <__adddf3>
 800fee2:	2200      	movs	r2, #0
 800fee4:	2300      	movs	r3, #0
 800fee6:	f7fd fedd 	bl	800dca4 <__aeabi_dcmpgt>
 800feea:	2800      	cmp	r0, #0
 800feec:	d0ea      	beq.n	800fec4 <floor+0x44>
 800feee:	2c00      	cmp	r4, #0
 800fef0:	bfbe      	ittt	lt
 800fef2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800fef6:	fa43 f606 	asrlt.w	r6, r3, r6
 800fefa:	19a4      	addlt	r4, r4, r6
 800fefc:	ea24 0408 	bic.w	r4, r4, r8
 800ff00:	2500      	movs	r5, #0
 800ff02:	e7df      	b.n	800fec4 <floor+0x44>
 800ff04:	2e33      	cmp	r6, #51	; 0x33
 800ff06:	dd0c      	ble.n	800ff22 <floor+0xa2>
 800ff08:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ff0c:	d105      	bne.n	800ff1a <floor+0x9a>
 800ff0e:	460b      	mov	r3, r1
 800ff10:	4602      	mov	r2, r0
 800ff12:	f7fd fa85 	bl	800d420 <__adddf3>
 800ff16:	4607      	mov	r7, r0
 800ff18:	460b      	mov	r3, r1
 800ff1a:	4638      	mov	r0, r7
 800ff1c:	4619      	mov	r1, r3
 800ff1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff22:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800ff26:	f04f 32ff 	mov.w	r2, #4294967295
 800ff2a:	fa22 f808 	lsr.w	r8, r2, r8
 800ff2e:	ea10 0f08 	tst.w	r0, r8
 800ff32:	d0f2      	beq.n	800ff1a <floor+0x9a>
 800ff34:	a310      	add	r3, pc, #64	; (adr r3, 800ff78 <floor+0xf8>)
 800ff36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff3a:	f7fd fa71 	bl	800d420 <__adddf3>
 800ff3e:	2200      	movs	r2, #0
 800ff40:	2300      	movs	r3, #0
 800ff42:	f7fd feaf 	bl	800dca4 <__aeabi_dcmpgt>
 800ff46:	2800      	cmp	r0, #0
 800ff48:	d0bc      	beq.n	800fec4 <floor+0x44>
 800ff4a:	2c00      	cmp	r4, #0
 800ff4c:	da02      	bge.n	800ff54 <floor+0xd4>
 800ff4e:	2e14      	cmp	r6, #20
 800ff50:	d103      	bne.n	800ff5a <floor+0xda>
 800ff52:	3401      	adds	r4, #1
 800ff54:	ea25 0508 	bic.w	r5, r5, r8
 800ff58:	e7b4      	b.n	800fec4 <floor+0x44>
 800ff5a:	2301      	movs	r3, #1
 800ff5c:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ff60:	fa03 f606 	lsl.w	r6, r3, r6
 800ff64:	4435      	add	r5, r6
 800ff66:	42af      	cmp	r7, r5
 800ff68:	bf88      	it	hi
 800ff6a:	18e4      	addhi	r4, r4, r3
 800ff6c:	e7f2      	b.n	800ff54 <floor+0xd4>
 800ff6e:	2500      	movs	r5, #0
 800ff70:	462c      	mov	r4, r5
 800ff72:	e7a7      	b.n	800fec4 <floor+0x44>
 800ff74:	f3af 8000 	nop.w
 800ff78:	8800759c 	.word	0x8800759c
 800ff7c:	7e37e43c 	.word	0x7e37e43c
 800ff80:	bff00000 	.word	0xbff00000
 800ff84:	000fffff 	.word	0x000fffff

0800ff88 <matherr>:
 800ff88:	2000      	movs	r0, #0
 800ff8a:	4770      	bx	lr
 800ff8c:	0000      	movs	r0, r0
	...

0800ff90 <scalbn>:
 800ff90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff92:	4616      	mov	r6, r2
 800ff94:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ff98:	4604      	mov	r4, r0
 800ff9a:	460d      	mov	r5, r1
 800ff9c:	460b      	mov	r3, r1
 800ff9e:	b98a      	cbnz	r2, 800ffc4 <scalbn+0x34>
 800ffa0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ffa4:	4303      	orrs	r3, r0
 800ffa6:	d035      	beq.n	8010014 <scalbn+0x84>
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	4b2d      	ldr	r3, [pc, #180]	; (8010060 <scalbn+0xd0>)
 800ffac:	f7fd fbea 	bl	800d784 <__aeabi_dmul>
 800ffb0:	4a2c      	ldr	r2, [pc, #176]	; (8010064 <scalbn+0xd4>)
 800ffb2:	4296      	cmp	r6, r2
 800ffb4:	4604      	mov	r4, r0
 800ffb6:	460d      	mov	r5, r1
 800ffb8:	460b      	mov	r3, r1
 800ffba:	da0e      	bge.n	800ffda <scalbn+0x4a>
 800ffbc:	a324      	add	r3, pc, #144	; (adr r3, 8010050 <scalbn+0xc0>)
 800ffbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc2:	e01c      	b.n	800fffe <scalbn+0x6e>
 800ffc4:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800ffc8:	42ba      	cmp	r2, r7
 800ffca:	d109      	bne.n	800ffe0 <scalbn+0x50>
 800ffcc:	4602      	mov	r2, r0
 800ffce:	460b      	mov	r3, r1
 800ffd0:	f7fd fa26 	bl	800d420 <__adddf3>
 800ffd4:	4604      	mov	r4, r0
 800ffd6:	460d      	mov	r5, r1
 800ffd8:	e01c      	b.n	8010014 <scalbn+0x84>
 800ffda:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ffde:	3a36      	subs	r2, #54	; 0x36
 800ffe0:	4432      	add	r2, r6
 800ffe2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ffe6:	428a      	cmp	r2, r1
 800ffe8:	dd0c      	ble.n	8010004 <scalbn+0x74>
 800ffea:	4622      	mov	r2, r4
 800ffec:	462b      	mov	r3, r5
 800ffee:	a11a      	add	r1, pc, #104	; (adr r1, 8010058 <scalbn+0xc8>)
 800fff0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fff4:	f000 f83a 	bl	801006c <copysign>
 800fff8:	a317      	add	r3, pc, #92	; (adr r3, 8010058 <scalbn+0xc8>)
 800fffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fffe:	f7fd fbc1 	bl	800d784 <__aeabi_dmul>
 8010002:	e7e7      	b.n	800ffd4 <scalbn+0x44>
 8010004:	2a00      	cmp	r2, #0
 8010006:	dd08      	ble.n	801001a <scalbn+0x8a>
 8010008:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801000c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010010:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010014:	4620      	mov	r0, r4
 8010016:	4629      	mov	r1, r5
 8010018:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801001a:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801001e:	da0b      	bge.n	8010038 <scalbn+0xa8>
 8010020:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010024:	429e      	cmp	r6, r3
 8010026:	4622      	mov	r2, r4
 8010028:	462b      	mov	r3, r5
 801002a:	dce0      	bgt.n	800ffee <scalbn+0x5e>
 801002c:	a108      	add	r1, pc, #32	; (adr r1, 8010050 <scalbn+0xc0>)
 801002e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010032:	f000 f81b 	bl	801006c <copysign>
 8010036:	e7c1      	b.n	800ffbc <scalbn+0x2c>
 8010038:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801003c:	3236      	adds	r2, #54	; 0x36
 801003e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010042:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010046:	4620      	mov	r0, r4
 8010048:	4629      	mov	r1, r5
 801004a:	2200      	movs	r2, #0
 801004c:	4b06      	ldr	r3, [pc, #24]	; (8010068 <scalbn+0xd8>)
 801004e:	e7d6      	b.n	800fffe <scalbn+0x6e>
 8010050:	c2f8f359 	.word	0xc2f8f359
 8010054:	01a56e1f 	.word	0x01a56e1f
 8010058:	8800759c 	.word	0x8800759c
 801005c:	7e37e43c 	.word	0x7e37e43c
 8010060:	43500000 	.word	0x43500000
 8010064:	ffff3cb0 	.word	0xffff3cb0
 8010068:	3c900000 	.word	0x3c900000

0801006c <copysign>:
 801006c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8010070:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010074:	ea42 0103 	orr.w	r1, r2, r3
 8010078:	4770      	bx	lr
	...

0801007c <_init>:
 801007c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801007e:	bf00      	nop
 8010080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010082:	bc08      	pop	{r3}
 8010084:	469e      	mov	lr, r3
 8010086:	4770      	bx	lr

08010088 <_fini>:
 8010088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801008a:	bf00      	nop
 801008c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801008e:	bc08      	pop	{r3}
 8010090:	469e      	mov	lr, r3
 8010092:	4770      	bx	lr
