design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/opentools/OpenLane/designs/wbqspiflash,wbqspiflash,6.45ns_threshold_area_full,flow completed,0h4m46s0ms,0h3m26s0ms,-2.5,0.0591029193,-1,41.5,687.7,-1,0,0,0,0,0,0,0,-1,0,-1,-1,85704,17638,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,62467562.0,0.0,45.02,43.85,9.96,13.52,0.0,2871,3295,70,485,0,0,0,3098,55,1,142,147,798,79,6,744,340,288,28,166,722,0,888,51094.0032,0.00281,0.000982,1.26e-05,0.00353,0.00127,1.74e-08,0.00405,0.00152,2.61e-08,7.08,7.45,134.2281879194631,6.45,AREA 3,30,40,1,40,40,0.42,0.3,sky130_fd_sc_hd,4,3
