//
// Copyright (c) 2019-2020, 2022 Markku Rossi
//
// All rights reserved.
//

package circuit

import (
	"fmt"
	"io"
)

// Placement specifies gate placement.
type Placement struct {
	Col int
	Row float64
	G   *Gate
}

// Render creates a 2D rendering of the circuit.
func (c *Circuit) Render() {
	from := make(map[int]*Gate)
	to := make(map[int]*Gate)

	placements := make(map[uint32]*Placement)

	// Create wire mappings.
	for idx, g := range c.Gates {
		placements[uint32(idx)] = &Placement{
			G: g,
		}
		for _, w := range g.Inputs() {
			to[w.ID()] = g
		}
		from[g.Output.ID()] = g
	}

	// Assign columns
	var maxCol int
	columns := make(map[int][]*Placement)
	for idx, g := range c.Gates {
		place := placements[uint32(idx)]
		for _, w := range g.Inputs() {
			_, ok := from[w.ID()]
			if ok {
				srcPlace := placements[0] // XXX broken
				if srcPlace.Col >= place.Col {
					place.Col = srcPlace.Col + 1
				}
			}
		}
		columns[place.Col] = append(columns[place.Col], place)
		if place.Col > maxCol {
			maxCol = place.Col
		}
	}

	fmt.Printf("#cols=%d\n", maxCol)
	for i := 0; i <= maxCol; i++ {
		fmt.Printf("Col%d:\t%d\n", i, len(columns[i]))
	}
}

// Dot creates graphviz dot output of the circuit.
func (c *Circuit) Dot(out io.Writer) {
	fmt.Fprintf(out, "digraph circuit\n{\n")
	fmt.Fprintf(out, "  overlap=scale;\n")
	fmt.Fprintf(out, "  node\t[fontname=\"Helvetica\"];\n")
	fmt.Fprintf(out, "  {\n    node [shape=plaintext];\n")
	for w := 0; w < c.NumWires; w++ {
		fmt.Fprintf(out, "    w%d\t[label=\"%d\"];\n", w, w)
	}
	fmt.Fprintf(out, "  }\n")

	fmt.Fprintf(out, "  {\n    node [shape=box];\n")
	for idx, gate := range c.Gates {
		fmt.Fprintf(out, "    g%d\t[label=\"%s\"];\n", idx, gate.Op)
	}
	fmt.Fprintf(out, "  }\n")

	if true {
		fmt.Fprintf(out, "  {  rank=same")
		var numInputs int
		for _, input := range c.Inputs {
			numInputs += input.Size
		}
		for w := 0; w < numInputs; w++ {
			fmt.Fprintf(out, "; w%d", w)
		}
		fmt.Fprintf(out, ";}\n")

		fmt.Fprintf(out, "  {  rank=same")
		for w := 0; w < c.Outputs.Size(); w++ {
			fmt.Fprintf(out, "; w%d", c.NumWires-w-1)
		}
		fmt.Fprintf(out, ";}\n")
	}

	for idx, gate := range c.Gates {
		for _, i := range gate.Inputs() {
			fmt.Fprintf(out, "  w%d -> g%d;\n", i, idx)
		}
		fmt.Fprintf(out, "  g%d -> w%d;\n", idx, gate.Output)
	}
	fmt.Fprintf(out, "}\n")
}
