// Seed: 790359392
module module_0 ();
  assign id_2 = 1'h0;
  wire id_3;
  if (id_2) assign id_1 = -1;
  else tri0 id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1 !== id_2[1];
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_5, id_6, id_7;
endmodule
module module_2 (
    input tri0 id_0,
    output wor id_1,
    output uwire id_2,
    input wire id_3,
    input tri0 id_4,
    output tri1 id_5,
    output tri0 id_6,
    output tri1 id_7,
    input wand id_8,
    input supply0 id_9,
    output tri0 id_10,
    output wor id_11,
    input tri id_12,
    input tri1 id_13,
    output tri1 id_14,
    input wire id_15,
    input supply0 id_16,
    output supply0 id_17,
    input wand id_18,
    input wand id_19,
    input tri0 id_20,
    input supply0 id_21,
    input tri id_22,
    output tri id_23,
    input supply1 id_24,
    output wor id_25,
    input supply1 id_26
);
  assign id_11 = 1'd0;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
