<stg><name>compute_attention_coefficients_sum</name>


<trans_list>

<trans id="741" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:3 %connectivity_mask_18_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:22 %connectivity_mask_0_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:23 %connectivity_mask_1_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:24 %connectivity_mask_2_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:25 %connectivity_mask_3_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:26 %connectivity_mask_4_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:27 %connectivity_mask_5_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:28 %connectivity_mask_6_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:29 %connectivity_mask_7_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:30 %connectivity_mask_8_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:31 %connectivity_mask_9_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:32 %connectivity_mask_10_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:33 %connectivity_mask_11_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:34 %connectivity_mask_12_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:35 %connectivity_mask_13_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:36 %connectivity_mask_14_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:37 %connectivity_mask_15_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:38 %connectivity_mask_16_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:39 %connectivity_mask_17_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:3 %connectivity_mask_18_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:4 %connectivity_mask_18_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:5 %connectivity_mask_18_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:22 %connectivity_mask_0_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:23 %connectivity_mask_1_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:24 %connectivity_mask_2_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:25 %connectivity_mask_3_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:26 %connectivity_mask_4_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:27 %connectivity_mask_5_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:28 %connectivity_mask_6_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:29 %connectivity_mask_7_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:30 %connectivity_mask_8_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:31 %connectivity_mask_9_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:32 %connectivity_mask_10_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:33 %connectivity_mask_11_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:34 %connectivity_mask_12_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:35 %connectivity_mask_13_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:36 %connectivity_mask_14_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:37 %connectivity_mask_15_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:38 %connectivity_mask_16_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:39 %connectivity_mask_17_load_1 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:40 %connectivity_mask_0_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_18"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:41 %connectivity_mask_1_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_18"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:42 %connectivity_mask_2_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_18"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:43 %connectivity_mask_3_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_18"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:44 %connectivity_mask_4_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_18"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:45 %connectivity_mask_5_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_18"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:46 %connectivity_mask_6_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_18"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:47 %connectivity_mask_7_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_18"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:48 %connectivity_mask_8_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_18"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:49 %connectivity_mask_9_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_18"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:50 %connectivity_mask_10_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_18"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:51 %connectivity_mask_11_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_18"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:52 %connectivity_mask_12_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_18"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:53 %connectivity_mask_13_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_18"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:54 %connectivity_mask_14_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_18"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:55 %connectivity_mask_15_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_18"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:56 %connectivity_mask_16_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_18"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:57 %connectivity_mask_17_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_18"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:58 %connectivity_mask_0_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_17"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:59 %connectivity_mask_1_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_17"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:60 %connectivity_mask_2_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_17"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:61 %connectivity_mask_3_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_17"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:62 %connectivity_mask_4_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_17"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:63 %connectivity_mask_5_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_17"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:64 %connectivity_mask_6_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_17"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:65 %connectivity_mask_7_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_17"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:66 %connectivity_mask_8_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_17"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:67 %connectivity_mask_9_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_17"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:68 %connectivity_mask_10_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_17"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:69 %connectivity_mask_11_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_17"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:70 %connectivity_mask_12_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_17"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:71 %connectivity_mask_13_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_17"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:72 %connectivity_mask_14_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_17"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:73 %connectivity_mask_15_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_17"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:74 %connectivity_mask_16_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_17"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:75 %connectivity_mask_17_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:4 %connectivity_mask_18_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:5 %connectivity_mask_18_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:6 %connectivity_mask_18_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:7 %connectivity_mask_18_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_4"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:40 %connectivity_mask_0_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_18"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:41 %connectivity_mask_1_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_18"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:42 %connectivity_mask_2_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_18"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:43 %connectivity_mask_3_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_18"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:44 %connectivity_mask_4_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_18"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:45 %connectivity_mask_5_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_18"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:46 %connectivity_mask_6_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_18"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:47 %connectivity_mask_7_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_18"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:48 %connectivity_mask_8_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_18"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:49 %connectivity_mask_9_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_18"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:50 %connectivity_mask_10_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_18"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:51 %connectivity_mask_11_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_18"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:52 %connectivity_mask_12_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_18"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:53 %connectivity_mask_13_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_18"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:54 %connectivity_mask_14_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_18"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:55 %connectivity_mask_15_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_18"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:56 %connectivity_mask_16_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_18"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:57 %connectivity_mask_17_load_18 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_18"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:58 %connectivity_mask_0_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_17"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:59 %connectivity_mask_1_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_17"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:60 %connectivity_mask_2_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_17"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:61 %connectivity_mask_3_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_17"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:62 %connectivity_mask_4_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_17"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:63 %connectivity_mask_5_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_17"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:64 %connectivity_mask_6_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_17"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:65 %connectivity_mask_7_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_17"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:66 %connectivity_mask_8_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_17"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:67 %connectivity_mask_9_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_17"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:68 %connectivity_mask_10_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_17"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:69 %connectivity_mask_11_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_17"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:70 %connectivity_mask_12_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_17"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:71 %connectivity_mask_13_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_17"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:72 %connectivity_mask_14_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_17"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:73 %connectivity_mask_15_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_17"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:74 %connectivity_mask_16_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_17"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:75 %connectivity_mask_17_load_17 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_17"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:76 %connectivity_mask_0_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_16"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:77 %connectivity_mask_1_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_16"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:78 %connectivity_mask_2_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_16"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:79 %connectivity_mask_3_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_16"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:80 %connectivity_mask_4_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_16"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:81 %connectivity_mask_5_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_16"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:82 %connectivity_mask_6_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_16"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:83 %connectivity_mask_7_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_16"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:84 %connectivity_mask_8_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_16"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:85 %connectivity_mask_9_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_16"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:86 %connectivity_mask_10_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_16"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:87 %connectivity_mask_11_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_16"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:88 %connectivity_mask_12_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_16"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:89 %connectivity_mask_13_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_16"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:90 %connectivity_mask_14_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_16"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:91 %connectivity_mask_15_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_16"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:92 %connectivity_mask_16_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_16"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:93 %connectivity_mask_17_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_16"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:94 %connectivity_mask_0_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_15"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:95 %connectivity_mask_1_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_15"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:96 %connectivity_mask_2_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_15"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:97 %connectivity_mask_3_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_15"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:98 %connectivity_mask_4_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_15"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:99 %connectivity_mask_5_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_15"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:100 %connectivity_mask_6_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_15"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:101 %connectivity_mask_7_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_15"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:102 %connectivity_mask_8_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_15"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:103 %connectivity_mask_9_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_15"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:104 %connectivity_mask_10_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_15"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:105 %connectivity_mask_11_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_15"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:106 %connectivity_mask_12_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_15"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:107 %connectivity_mask_13_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_15"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:108 %connectivity_mask_14_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_15"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:109 %connectivity_mask_15_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_15"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:110 %connectivity_mask_16_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_15"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:111 %connectivity_mask_17_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="165" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:6 %connectivity_mask_18_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_3"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:7 %connectivity_mask_18_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_4"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:8 %connectivity_mask_18_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_5"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:9 %connectivity_mask_18_load_6 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_6"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:76 %connectivity_mask_0_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_16"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:77 %connectivity_mask_1_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_16"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:78 %connectivity_mask_2_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_16"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:79 %connectivity_mask_3_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_16"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:80 %connectivity_mask_4_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_16"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:81 %connectivity_mask_5_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_16"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:82 %connectivity_mask_6_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_16"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:83 %connectivity_mask_7_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_16"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:84 %connectivity_mask_8_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_16"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:85 %connectivity_mask_9_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_16"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:86 %connectivity_mask_10_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_16"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:87 %connectivity_mask_11_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_16"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:88 %connectivity_mask_12_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_16"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:89 %connectivity_mask_13_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_16"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:90 %connectivity_mask_14_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_16"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:91 %connectivity_mask_15_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_16"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:92 %connectivity_mask_16_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_16"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:93 %connectivity_mask_17_load_16 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_16"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:94 %connectivity_mask_0_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_15"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:95 %connectivity_mask_1_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_15"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:96 %connectivity_mask_2_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_15"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:97 %connectivity_mask_3_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_15"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:98 %connectivity_mask_4_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_15"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:99 %connectivity_mask_5_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_15"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:100 %connectivity_mask_6_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_15"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:101 %connectivity_mask_7_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_15"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:102 %connectivity_mask_8_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_15"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:103 %connectivity_mask_9_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_15"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:104 %connectivity_mask_10_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_15"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:105 %connectivity_mask_11_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_15"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:106 %connectivity_mask_12_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_15"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:107 %connectivity_mask_13_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_15"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:108 %connectivity_mask_14_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_15"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:109 %connectivity_mask_15_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_15"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:110 %connectivity_mask_16_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_15"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:111 %connectivity_mask_17_load_15 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_15"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:112 %connectivity_mask_0_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_14"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:113 %connectivity_mask_1_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_14"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:114 %connectivity_mask_2_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_14"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:115 %connectivity_mask_3_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_14"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:116 %connectivity_mask_4_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_14"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:117 %connectivity_mask_5_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_14"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:118 %connectivity_mask_6_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_14"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:119 %connectivity_mask_7_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_14"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:120 %connectivity_mask_8_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_14"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:121 %connectivity_mask_9_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_14"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:122 %connectivity_mask_10_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_14"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:123 %connectivity_mask_11_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_14"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:124 %connectivity_mask_12_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_14"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:125 %connectivity_mask_13_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_14"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:126 %connectivity_mask_14_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_14"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:127 %connectivity_mask_15_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_14"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:128 %connectivity_mask_16_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_14"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:129 %connectivity_mask_17_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_14"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:130 %connectivity_mask_0_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_13"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:131 %connectivity_mask_1_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_13"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:132 %connectivity_mask_2_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_13"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:133 %connectivity_mask_3_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_13"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:134 %connectivity_mask_4_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_13"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:135 %connectivity_mask_5_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_13"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:136 %connectivity_mask_6_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_13"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:137 %connectivity_mask_7_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_13"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:138 %connectivity_mask_8_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_13"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:139 %connectivity_mask_9_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_13"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:140 %connectivity_mask_10_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_13"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:141 %connectivity_mask_11_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_13"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:142 %connectivity_mask_12_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_13"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:143 %connectivity_mask_13_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_13"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:144 %connectivity_mask_14_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_13"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:145 %connectivity_mask_15_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_13"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:146 %connectivity_mask_16_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_13"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:147 %connectivity_mask_17_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_13"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="241" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:8 %connectivity_mask_18_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_5"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:9 %connectivity_mask_18_load_6 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_6"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:10 %connectivity_mask_18_load_7 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_7"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:11 %connectivity_mask_18_load_8 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_8"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:112 %connectivity_mask_0_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_14"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:113 %connectivity_mask_1_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_14"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:114 %connectivity_mask_2_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_14"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:115 %connectivity_mask_3_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_14"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:116 %connectivity_mask_4_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_14"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:117 %connectivity_mask_5_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_14"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:118 %connectivity_mask_6_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_14"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:119 %connectivity_mask_7_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_14"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:120 %connectivity_mask_8_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_14"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:121 %connectivity_mask_9_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_14"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:122 %connectivity_mask_10_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_14"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:123 %connectivity_mask_11_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_14"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:124 %connectivity_mask_12_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_14"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:125 %connectivity_mask_13_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_14"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:126 %connectivity_mask_14_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_14"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:127 %connectivity_mask_15_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_14"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:128 %connectivity_mask_16_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_14"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:129 %connectivity_mask_17_load_14 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_14"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:130 %connectivity_mask_0_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_13"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:131 %connectivity_mask_1_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_13"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:132 %connectivity_mask_2_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_13"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:133 %connectivity_mask_3_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_13"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:134 %connectivity_mask_4_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_13"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:135 %connectivity_mask_5_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_13"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:136 %connectivity_mask_6_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_13"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:137 %connectivity_mask_7_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_13"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:138 %connectivity_mask_8_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_13"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:139 %connectivity_mask_9_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_13"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:140 %connectivity_mask_10_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_13"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:141 %connectivity_mask_11_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_13"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:142 %connectivity_mask_12_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_13"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:143 %connectivity_mask_13_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_13"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:144 %connectivity_mask_14_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_13"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:145 %connectivity_mask_15_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_13"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:146 %connectivity_mask_16_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_13"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:147 %connectivity_mask_17_load_13 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_13"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:148 %connectivity_mask_0_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_12"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:149 %connectivity_mask_1_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_12"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:150 %connectivity_mask_2_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_12"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:151 %connectivity_mask_3_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_12"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:152 %connectivity_mask_4_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_12"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:153 %connectivity_mask_5_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_12"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:154 %connectivity_mask_6_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_12"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:155 %connectivity_mask_7_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_12"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:156 %connectivity_mask_8_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_12"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:157 %connectivity_mask_9_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_12"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:158 %connectivity_mask_10_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_12"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:159 %connectivity_mask_11_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_12"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:160 %connectivity_mask_12_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_12"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:161 %connectivity_mask_13_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_12"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:162 %connectivity_mask_14_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_12"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:163 %connectivity_mask_15_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_12"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:164 %connectivity_mask_16_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_12"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:165 %connectivity_mask_17_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_12"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:166 %connectivity_mask_0_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_11"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:167 %connectivity_mask_1_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_11"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:168 %connectivity_mask_2_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_11"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:169 %connectivity_mask_3_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_11"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:170 %connectivity_mask_4_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_11"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:171 %connectivity_mask_5_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_11"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:172 %connectivity_mask_6_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_11"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:173 %connectivity_mask_7_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_11"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:174 %connectivity_mask_8_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_11"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:175 %connectivity_mask_9_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_11"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:176 %connectivity_mask_10_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_11"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:177 %connectivity_mask_11_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_11"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:178 %connectivity_mask_12_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_11"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:179 %connectivity_mask_13_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_11"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:180 %connectivity_mask_14_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_11"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:181 %connectivity_mask_15_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_11"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:182 %connectivity_mask_16_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_11"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:183 %connectivity_mask_17_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="317" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:10 %connectivity_mask_18_load_7 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_7"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:11 %connectivity_mask_18_load_8 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_8"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:12 %connectivity_mask_18_load_9 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_9"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:13 %connectivity_mask_18_load_10 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_10"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:148 %connectivity_mask_0_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_12"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:149 %connectivity_mask_1_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_12"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:150 %connectivity_mask_2_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_12"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:151 %connectivity_mask_3_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_12"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:152 %connectivity_mask_4_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_12"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:153 %connectivity_mask_5_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_12"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:154 %connectivity_mask_6_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_12"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:155 %connectivity_mask_7_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_12"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:156 %connectivity_mask_8_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_12"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:157 %connectivity_mask_9_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_12"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:158 %connectivity_mask_10_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_12"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:159 %connectivity_mask_11_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_12"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:160 %connectivity_mask_12_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_12"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:161 %connectivity_mask_13_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_12"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:162 %connectivity_mask_14_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_12"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:163 %connectivity_mask_15_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_12"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:164 %connectivity_mask_16_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_12"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:165 %connectivity_mask_17_load_12 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_12"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:166 %connectivity_mask_0_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_11"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:167 %connectivity_mask_1_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_11"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:168 %connectivity_mask_2_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_11"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:169 %connectivity_mask_3_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_11"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:170 %connectivity_mask_4_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_11"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:171 %connectivity_mask_5_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_11"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:172 %connectivity_mask_6_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_11"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:173 %connectivity_mask_7_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_11"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:174 %connectivity_mask_8_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_11"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:175 %connectivity_mask_9_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_11"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:176 %connectivity_mask_10_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_11"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:177 %connectivity_mask_11_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_11"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:178 %connectivity_mask_12_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_11"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:179 %connectivity_mask_13_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_11"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:180 %connectivity_mask_14_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_11"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:181 %connectivity_mask_15_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_11"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:182 %connectivity_mask_16_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_11"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:183 %connectivity_mask_17_load_11 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_11"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:184 %connectivity_mask_0_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_10"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:185 %connectivity_mask_1_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_10"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:186 %connectivity_mask_2_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_10"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:187 %connectivity_mask_3_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_10"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:188 %connectivity_mask_4_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_10"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:189 %connectivity_mask_5_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_10"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:190 %connectivity_mask_6_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_10"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:191 %connectivity_mask_7_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_10"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:192 %connectivity_mask_8_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_10"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:193 %connectivity_mask_9_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_10"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:194 %connectivity_mask_10_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_10"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:195 %connectivity_mask_11_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_10"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:196 %connectivity_mask_12_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_10"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:197 %connectivity_mask_13_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_10"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:198 %connectivity_mask_14_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_10"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:199 %connectivity_mask_15_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_10"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:200 %connectivity_mask_16_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_10"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:201 %connectivity_mask_17_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_10"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:202 %connectivity_mask_0_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_9"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:203 %connectivity_mask_1_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_9"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:204 %connectivity_mask_2_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_9"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:205 %connectivity_mask_3_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_9"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:206 %connectivity_mask_4_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_9"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:207 %connectivity_mask_5_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_9"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:208 %connectivity_mask_6_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_9"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:209 %connectivity_mask_7_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_9"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:210 %connectivity_mask_8_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_9"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:211 %connectivity_mask_9_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_9"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:212 %connectivity_mask_10_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_9"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:213 %connectivity_mask_11_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_9"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:214 %connectivity_mask_12_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_9"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:215 %connectivity_mask_13_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_9"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:216 %connectivity_mask_14_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_9"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:217 %connectivity_mask_15_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_9"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:218 %connectivity_mask_16_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_9"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:219 %connectivity_mask_17_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="393" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:12 %connectivity_mask_18_load_9 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_9"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:13 %connectivity_mask_18_load_10 = load i32 10

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_10"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:14 %connectivity_mask_18_load_11 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_11"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:15 %connectivity_mask_18_load_12 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_12"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:184 %connectivity_mask_0_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_10"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:185 %connectivity_mask_1_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_10"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:186 %connectivity_mask_2_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_10"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:187 %connectivity_mask_3_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_10"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:188 %connectivity_mask_4_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_10"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:189 %connectivity_mask_5_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_10"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:190 %connectivity_mask_6_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_10"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:191 %connectivity_mask_7_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_10"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:192 %connectivity_mask_8_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_10"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:193 %connectivity_mask_9_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_10"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:194 %connectivity_mask_10_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_10"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:195 %connectivity_mask_11_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_10"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:196 %connectivity_mask_12_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_10"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:197 %connectivity_mask_13_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_10"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:198 %connectivity_mask_14_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_10"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:199 %connectivity_mask_15_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_10"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:200 %connectivity_mask_16_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_10"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:201 %connectivity_mask_17_load_10 = load i32 9

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_10"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:202 %connectivity_mask_0_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_9"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:203 %connectivity_mask_1_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_9"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:204 %connectivity_mask_2_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_9"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:205 %connectivity_mask_3_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_9"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:206 %connectivity_mask_4_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_9"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:207 %connectivity_mask_5_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_9"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:208 %connectivity_mask_6_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_9"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:209 %connectivity_mask_7_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_9"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:210 %connectivity_mask_8_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_9"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:211 %connectivity_mask_9_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_9"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:212 %connectivity_mask_10_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_9"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:213 %connectivity_mask_11_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_9"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:214 %connectivity_mask_12_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_9"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:215 %connectivity_mask_13_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_9"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:216 %connectivity_mask_14_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_9"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:217 %connectivity_mask_15_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_9"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:218 %connectivity_mask_16_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_9"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:219 %connectivity_mask_17_load_9 = load i32 8

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_9"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:220 %connectivity_mask_0_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_8"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:221 %connectivity_mask_1_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_8"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:222 %connectivity_mask_2_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_8"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:223 %connectivity_mask_3_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_8"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:224 %connectivity_mask_4_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_8"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:225 %connectivity_mask_5_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_8"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:226 %connectivity_mask_6_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_8"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:227 %connectivity_mask_7_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_8"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:228 %connectivity_mask_8_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_8"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:229 %connectivity_mask_9_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_8"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:230 %connectivity_mask_10_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_8"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:231 %connectivity_mask_11_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_8"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:232 %connectivity_mask_12_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_8"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:233 %connectivity_mask_13_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_8"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:234 %connectivity_mask_14_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_8"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:235 %connectivity_mask_15_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_8"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:236 %connectivity_mask_16_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_8"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:237 %connectivity_mask_17_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_8"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:238 %connectivity_mask_0_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_7"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:239 %connectivity_mask_1_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_7"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:240 %connectivity_mask_2_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_7"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:241 %connectivity_mask_3_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_7"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:242 %connectivity_mask_4_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_7"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:243 %connectivity_mask_5_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_7"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:244 %connectivity_mask_6_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_7"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:245 %connectivity_mask_7_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_7"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:246 %connectivity_mask_8_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_7"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:247 %connectivity_mask_9_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_7"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:248 %connectivity_mask_10_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_7"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:249 %connectivity_mask_11_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_7"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:250 %connectivity_mask_12_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_7"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:251 %connectivity_mask_13_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_7"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:252 %connectivity_mask_14_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_7"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:253 %connectivity_mask_15_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_7"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:254 %connectivity_mask_16_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_7"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:255 %connectivity_mask_17_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="469" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:14 %connectivity_mask_18_load_11 = load i32 11

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_11"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:15 %connectivity_mask_18_load_12 = load i32 12

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_12"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:16 %connectivity_mask_18_load_13 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_13"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:17 %connectivity_mask_18_load_14 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_14"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:220 %connectivity_mask_0_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_8"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:221 %connectivity_mask_1_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_8"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:222 %connectivity_mask_2_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_8"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:223 %connectivity_mask_3_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_8"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:224 %connectivity_mask_4_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_8"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:225 %connectivity_mask_5_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_8"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:226 %connectivity_mask_6_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_8"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:227 %connectivity_mask_7_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_8"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:228 %connectivity_mask_8_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_8"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:229 %connectivity_mask_9_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_8"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:230 %connectivity_mask_10_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_8"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:231 %connectivity_mask_11_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_8"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:232 %connectivity_mask_12_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_8"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:233 %connectivity_mask_13_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_8"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:234 %connectivity_mask_14_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_8"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:235 %connectivity_mask_15_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_8"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:236 %connectivity_mask_16_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_8"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:237 %connectivity_mask_17_load_8 = load i32 7

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_8"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:238 %connectivity_mask_0_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_7"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:239 %connectivity_mask_1_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_7"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:240 %connectivity_mask_2_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_7"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:241 %connectivity_mask_3_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_7"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:242 %connectivity_mask_4_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_7"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:243 %connectivity_mask_5_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_7"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:244 %connectivity_mask_6_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_7"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:245 %connectivity_mask_7_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_7"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:246 %connectivity_mask_8_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_7"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:247 %connectivity_mask_9_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_7"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:248 %connectivity_mask_10_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_7"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:249 %connectivity_mask_11_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_7"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:250 %connectivity_mask_12_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_7"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:251 %connectivity_mask_13_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_7"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:252 %connectivity_mask_14_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_7"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:253 %connectivity_mask_15_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_7"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:254 %connectivity_mask_16_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_7"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:255 %connectivity_mask_17_load_7 = load i32 6

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_7"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:256 %connectivity_mask_0_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_6"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:257 %connectivity_mask_1_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_6"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:258 %connectivity_mask_2_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_6"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:259 %connectivity_mask_3_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_6"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:260 %connectivity_mask_4_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_6"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:261 %connectivity_mask_5_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_6"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:262 %connectivity_mask_6_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_6"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:263 %connectivity_mask_7_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_6"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:264 %connectivity_mask_8_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_6"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:265 %connectivity_mask_9_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_6"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:266 %connectivity_mask_10_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_6"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:267 %connectivity_mask_11_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_6"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:268 %connectivity_mask_12_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_6"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:269 %connectivity_mask_13_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_6"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:270 %connectivity_mask_14_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_6"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:271 %connectivity_mask_15_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_6"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:272 %connectivity_mask_16_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_6"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:273 %connectivity_mask_17_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_6"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:274 %connectivity_mask_0_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_5"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:275 %connectivity_mask_1_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_5"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:276 %connectivity_mask_2_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_5"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:277 %connectivity_mask_3_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_5"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:278 %connectivity_mask_4_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_5"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:279 %connectivity_mask_5_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_5"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:280 %connectivity_mask_6_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_5"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:281 %connectivity_mask_7_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_5"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:282 %connectivity_mask_8_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_5"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:283 %connectivity_mask_9_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_5"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:284 %connectivity_mask_10_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_5"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:285 %connectivity_mask_11_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_5"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:286 %connectivity_mask_12_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_5"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:287 %connectivity_mask_13_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_5"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:288 %connectivity_mask_14_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_5"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:289 %connectivity_mask_15_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_5"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:290 %connectivity_mask_16_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_5"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:291 %connectivity_mask_17_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="545" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:16 %connectivity_mask_18_load_13 = load i32 13

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_13"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:17 %connectivity_mask_18_load_14 = load i32 14

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_14"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:18 %connectivity_mask_18_load_15 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_15"/></StgValue>
</operation>

<operation id="548" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:19 %connectivity_mask_18_load_16 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_16"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:256 %connectivity_mask_0_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_6"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:257 %connectivity_mask_1_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_6"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:258 %connectivity_mask_2_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_6"/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:259 %connectivity_mask_3_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_6"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:260 %connectivity_mask_4_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_6"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:261 %connectivity_mask_5_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_6"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:262 %connectivity_mask_6_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_6"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:263 %connectivity_mask_7_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_6"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:264 %connectivity_mask_8_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_6"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:265 %connectivity_mask_9_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_6"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:266 %connectivity_mask_10_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_6"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:267 %connectivity_mask_11_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_6"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:268 %connectivity_mask_12_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_6"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:269 %connectivity_mask_13_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_6"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:270 %connectivity_mask_14_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_6"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:271 %connectivity_mask_15_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_6"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:272 %connectivity_mask_16_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_6"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:273 %connectivity_mask_17_load_6 = load i32 5

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_6"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:274 %connectivity_mask_0_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_5"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:275 %connectivity_mask_1_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_5"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:276 %connectivity_mask_2_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_5"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:277 %connectivity_mask_3_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_5"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:278 %connectivity_mask_4_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_5"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:279 %connectivity_mask_5_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_5"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:280 %connectivity_mask_6_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_5"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:281 %connectivity_mask_7_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_5"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:282 %connectivity_mask_8_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_5"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:283 %connectivity_mask_9_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_5"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:284 %connectivity_mask_10_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_5"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:285 %connectivity_mask_11_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_5"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:286 %connectivity_mask_12_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_5"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:287 %connectivity_mask_13_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_5"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:288 %connectivity_mask_14_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_5"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:289 %connectivity_mask_15_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_5"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:290 %connectivity_mask_16_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_5"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:291 %connectivity_mask_17_load_5 = load i32 4

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_5"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:292 %connectivity_mask_0_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_4"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:293 %connectivity_mask_1_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_4"/></StgValue>
</operation>

<operation id="587" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:294 %connectivity_mask_2_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_4"/></StgValue>
</operation>

<operation id="588" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:295 %connectivity_mask_3_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_4"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:296 %connectivity_mask_4_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_4"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:297 %connectivity_mask_5_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_4"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:298 %connectivity_mask_6_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_4"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:299 %connectivity_mask_7_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_4"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:300 %connectivity_mask_8_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_4"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:301 %connectivity_mask_9_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_4"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:302 %connectivity_mask_10_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_4"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:303 %connectivity_mask_11_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_4"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:304 %connectivity_mask_12_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_4"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:305 %connectivity_mask_13_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_4"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:306 %connectivity_mask_14_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_4"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:307 %connectivity_mask_15_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_4"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:308 %connectivity_mask_16_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_4"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:309 %connectivity_mask_17_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_4"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:310 %connectivity_mask_0_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_3"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:311 %connectivity_mask_1_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_3"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:312 %connectivity_mask_2_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_3"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:313 %connectivity_mask_3_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_3"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:314 %connectivity_mask_4_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_3"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:315 %connectivity_mask_5_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_3"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:316 %connectivity_mask_6_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_3"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:317 %connectivity_mask_7_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_3"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:318 %connectivity_mask_8_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_3"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:319 %connectivity_mask_9_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_3"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:320 %connectivity_mask_10_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_3"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:321 %connectivity_mask_11_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_3"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:322 %connectivity_mask_12_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_3"/></StgValue>
</operation>

<operation id="616" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:323 %connectivity_mask_13_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_3"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:324 %connectivity_mask_14_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_3"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:325 %connectivity_mask_15_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_3"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:326 %connectivity_mask_16_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_3"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:327 %connectivity_mask_17_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="621" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:18 %connectivity_mask_18_load_15 = load i32 15

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_15"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:19 %connectivity_mask_18_load_16 = load i32 16

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_16"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:20 %connectivity_mask_18_load_17 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_17"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:21 %connectivity_mask_18_load_18 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_18"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:292 %connectivity_mask_0_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_4"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:293 %connectivity_mask_1_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_4"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:294 %connectivity_mask_2_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_4"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:295 %connectivity_mask_3_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_4"/></StgValue>
</operation>

<operation id="629" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:296 %connectivity_mask_4_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_4"/></StgValue>
</operation>

<operation id="630" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:297 %connectivity_mask_5_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_4"/></StgValue>
</operation>

<operation id="631" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:298 %connectivity_mask_6_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_4"/></StgValue>
</operation>

<operation id="632" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:299 %connectivity_mask_7_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_4"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:300 %connectivity_mask_8_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_4"/></StgValue>
</operation>

<operation id="634" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:301 %connectivity_mask_9_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_4"/></StgValue>
</operation>

<operation id="635" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:302 %connectivity_mask_10_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_4"/></StgValue>
</operation>

<operation id="636" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:303 %connectivity_mask_11_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_4"/></StgValue>
</operation>

<operation id="637" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:304 %connectivity_mask_12_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_4"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:305 %connectivity_mask_13_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_4"/></StgValue>
</operation>

<operation id="639" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:306 %connectivity_mask_14_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_4"/></StgValue>
</operation>

<operation id="640" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:307 %connectivity_mask_15_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_4"/></StgValue>
</operation>

<operation id="641" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:308 %connectivity_mask_16_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_4"/></StgValue>
</operation>

<operation id="642" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:309 %connectivity_mask_17_load_4 = load i32 3

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_4"/></StgValue>
</operation>

<operation id="643" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:310 %connectivity_mask_0_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_3"/></StgValue>
</operation>

<operation id="644" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:311 %connectivity_mask_1_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_3"/></StgValue>
</operation>

<operation id="645" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:312 %connectivity_mask_2_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_3"/></StgValue>
</operation>

<operation id="646" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:313 %connectivity_mask_3_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_3"/></StgValue>
</operation>

<operation id="647" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:314 %connectivity_mask_4_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_3"/></StgValue>
</operation>

<operation id="648" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:315 %connectivity_mask_5_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_3"/></StgValue>
</operation>

<operation id="649" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:316 %connectivity_mask_6_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_3"/></StgValue>
</operation>

<operation id="650" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:317 %connectivity_mask_7_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_3"/></StgValue>
</operation>

<operation id="651" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:318 %connectivity_mask_8_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_3"/></StgValue>
</operation>

<operation id="652" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:319 %connectivity_mask_9_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_3"/></StgValue>
</operation>

<operation id="653" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:320 %connectivity_mask_10_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_3"/></StgValue>
</operation>

<operation id="654" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:321 %connectivity_mask_11_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_3"/></StgValue>
</operation>

<operation id="655" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:322 %connectivity_mask_12_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_3"/></StgValue>
</operation>

<operation id="656" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:323 %connectivity_mask_13_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_3"/></StgValue>
</operation>

<operation id="657" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:324 %connectivity_mask_14_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_3"/></StgValue>
</operation>

<operation id="658" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:325 %connectivity_mask_15_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_3"/></StgValue>
</operation>

<operation id="659" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:326 %connectivity_mask_16_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_3"/></StgValue>
</operation>

<operation id="660" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:327 %connectivity_mask_17_load_3 = load i32 2

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_3"/></StgValue>
</operation>

<operation id="661" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:328 %connectivity_mask_0_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_2"/></StgValue>
</operation>

<operation id="662" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:329 %connectivity_mask_1_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_2"/></StgValue>
</operation>

<operation id="663" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:330 %connectivity_mask_2_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_2"/></StgValue>
</operation>

<operation id="664" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:331 %connectivity_mask_3_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_2"/></StgValue>
</operation>

<operation id="665" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:332 %connectivity_mask_4_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_2"/></StgValue>
</operation>

<operation id="666" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:333 %connectivity_mask_5_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_2"/></StgValue>
</operation>

<operation id="667" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:334 %connectivity_mask_6_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_2"/></StgValue>
</operation>

<operation id="668" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:335 %connectivity_mask_7_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_2"/></StgValue>
</operation>

<operation id="669" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:336 %connectivity_mask_8_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_2"/></StgValue>
</operation>

<operation id="670" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:337 %connectivity_mask_9_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_2"/></StgValue>
</operation>

<operation id="671" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:338 %connectivity_mask_10_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_2"/></StgValue>
</operation>

<operation id="672" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:339 %connectivity_mask_11_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_2"/></StgValue>
</operation>

<operation id="673" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:340 %connectivity_mask_12_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_2"/></StgValue>
</operation>

<operation id="674" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:341 %connectivity_mask_13_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_2"/></StgValue>
</operation>

<operation id="675" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:342 %connectivity_mask_14_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_2"/></StgValue>
</operation>

<operation id="676" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:343 %connectivity_mask_15_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_2"/></StgValue>
</operation>

<operation id="677" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:344 %connectivity_mask_16_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_2"/></StgValue>
</operation>

<operation id="678" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:345 %connectivity_mask_17_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_2"/></StgValue>
</operation>

<operation id="679" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:346 %connectivity_mask_0_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load"/></StgValue>
</operation>

<operation id="680" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:347 %connectivity_mask_1_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load"/></StgValue>
</operation>

<operation id="681" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:348 %connectivity_mask_2_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load"/></StgValue>
</operation>

<operation id="682" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:349 %connectivity_mask_3_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load"/></StgValue>
</operation>

<operation id="683" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:350 %connectivity_mask_4_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:351 %connectivity_mask_5_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load"/></StgValue>
</operation>

<operation id="685" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:352 %connectivity_mask_6_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load"/></StgValue>
</operation>

<operation id="686" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:353 %connectivity_mask_7_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load"/></StgValue>
</operation>

<operation id="687" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:354 %connectivity_mask_8_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load"/></StgValue>
</operation>

<operation id="688" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:355 %connectivity_mask_9_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load"/></StgValue>
</operation>

<operation id="689" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:356 %connectivity_mask_10_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load"/></StgValue>
</operation>

<operation id="690" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:357 %connectivity_mask_11_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load"/></StgValue>
</operation>

<operation id="691" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:358 %connectivity_mask_12_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load"/></StgValue>
</operation>

<operation id="692" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:359 %connectivity_mask_13_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load"/></StgValue>
</operation>

<operation id="693" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:360 %connectivity_mask_14_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load"/></StgValue>
</operation>

<operation id="694" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:361 %connectivity_mask_15_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load"/></StgValue>
</operation>

<operation id="695" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:362 %connectivity_mask_16_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load"/></StgValue>
</operation>

<operation id="696" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:363 %connectivity_mask_17_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="697" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:20 %connectivity_mask_18_load_17 = load i32 17

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_17"/></StgValue>
</operation>

<operation id="698" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:21 %connectivity_mask_18_load_18 = load i32 18

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load_18"/></StgValue>
</operation>

<operation id="699" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:328 %connectivity_mask_0_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load_2"/></StgValue>
</operation>

<operation id="700" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:329 %connectivity_mask_1_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load_2"/></StgValue>
</operation>

<operation id="701" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:330 %connectivity_mask_2_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load_2"/></StgValue>
</operation>

<operation id="702" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:331 %connectivity_mask_3_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load_2"/></StgValue>
</operation>

<operation id="703" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:332 %connectivity_mask_4_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load_2"/></StgValue>
</operation>

<operation id="704" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:333 %connectivity_mask_5_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load_2"/></StgValue>
</operation>

<operation id="705" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:334 %connectivity_mask_6_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load_2"/></StgValue>
</operation>

<operation id="706" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:335 %connectivity_mask_7_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load_2"/></StgValue>
</operation>

<operation id="707" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:336 %connectivity_mask_8_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load_2"/></StgValue>
</operation>

<operation id="708" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:337 %connectivity_mask_9_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load_2"/></StgValue>
</operation>

<operation id="709" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:338 %connectivity_mask_10_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load_2"/></StgValue>
</operation>

<operation id="710" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:339 %connectivity_mask_11_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load_2"/></StgValue>
</operation>

<operation id="711" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:340 %connectivity_mask_12_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load_2"/></StgValue>
</operation>

<operation id="712" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:341 %connectivity_mask_13_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load_2"/></StgValue>
</operation>

<operation id="713" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:342 %connectivity_mask_14_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load_2"/></StgValue>
</operation>

<operation id="714" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:343 %connectivity_mask_15_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load_2"/></StgValue>
</operation>

<operation id="715" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:344 %connectivity_mask_16_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load_2"/></StgValue>
</operation>

<operation id="716" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:345 %connectivity_mask_17_load_2 = load i32 1

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load_2"/></StgValue>
</operation>

<operation id="717" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:346 %connectivity_mask_0_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load"/></StgValue>
</operation>

<operation id="718" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:347 %connectivity_mask_1_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load"/></StgValue>
</operation>

<operation id="719" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:348 %connectivity_mask_2_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:349 %connectivity_mask_3_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:350 %connectivity_mask_4_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:351 %connectivity_mask_5_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:352 %connectivity_mask_6_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:353 %connectivity_mask_7_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:354 %connectivity_mask_8_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:355 %connectivity_mask_9_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:356 %connectivity_mask_10_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:357 %connectivity_mask_11_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:358 %connectivity_mask_12_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:359 %connectivity_mask_13_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:360 %connectivity_mask_14_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:361 %connectivity_mask_15_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:362 %connectivity_mask_16_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:363 %connectivity_mask_17_load = load i32 0

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="32" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="32" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="32" op_324_bw="32" op_325_bw="32" op_326_bw="32" op_327_bw="32" op_328_bw="32" op_329_bw="32" op_330_bw="32" op_331_bw="32" op_332_bw="32" op_333_bw="32" op_334_bw="32" op_335_bw="32" op_336_bw="32" op_337_bw="32" op_338_bw="32" op_339_bw="32" op_340_bw="32" op_341_bw="32" op_342_bw="32" op_343_bw="32" op_344_bw="32" op_345_bw="32" op_346_bw="32" op_347_bw="32" op_348_bw="32" op_349_bw="32" op_350_bw="32" op_351_bw="32" op_352_bw="32" op_353_bw="32" op_354_bw="32" op_355_bw="32" op_356_bw="32" op_357_bw="32" op_358_bw="32" op_359_bw="32" op_360_bw="32" op_361_bw="32" op_362_bw="28" op_363_bw="28" op_364_bw="28" op_365_bw="28" op_366_bw="28" op_367_bw="28" op_368_bw="28" op_369_bw="28" op_370_bw="28" op_371_bw="28" op_372_bw="28" op_373_bw="28" op_374_bw="28" op_375_bw="28" op_376_bw="28" op_377_bw="28" op_378_bw="28" op_379_bw="28" op_380_bw="28" op_381_bw="28" op_382_bw="6" op_383_bw="7" op_384_bw="32" op_385_bw="46" op_386_bw="50">
<![CDATA[
codeRepl:364 %call_ln109 = call void @compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2, i32 %connectivity_mask_0_load_1, i32 %connectivity_mask_1_load_1, i32 %connectivity_mask_2_load_1, i32 %connectivity_mask_3_load_1, i32 %connectivity_mask_4_load_1, i32 %connectivity_mask_5_load_1, i32 %connectivity_mask_6_load_1, i32 %connectivity_mask_7_load_1, i32 %connectivity_mask_8_load_1, i32 %connectivity_mask_9_load_1, i32 %connectivity_mask_10_load_1, i32 %connectivity_mask_11_load_1, i32 %connectivity_mask_12_load_1, i32 %connectivity_mask_13_load_1, i32 %connectivity_mask_14_load_1, i32 %connectivity_mask_15_load_1, i32 %connectivity_mask_16_load_1, i32 %connectivity_mask_17_load_1, i32 %connectivity_mask_18_load_18, i32 %connectivity_mask_0_load_18, i32 %connectivity_mask_1_load_18, i32 %connectivity_mask_2_load_18, i32 %connectivity_mask_3_load_18, i32 %connectivity_mask_4_load_18, i32 %connectivity_mask_5_load_18, i32 %connectivity_mask_6_load_18, i32 %connectivity_mask_7_load_18, i32 %connectivity_mask_8_load_18, i32 %connectivity_mask_9_load_18, i32 %connectivity_mask_10_load_18, i32 %connectivity_mask_11_load_18, i32 %connectivity_mask_12_load_18, i32 %connectivity_mask_13_load_18, i32 %connectivity_mask_14_load_18, i32 %connectivity_mask_15_load_18, i32 %connectivity_mask_16_load_18, i32 %connectivity_mask_17_load_18, i32 %connectivity_mask_18_load_17, i32 %connectivity_mask_0_load_17, i32 %connectivity_mask_1_load_17, i32 %connectivity_mask_2_load_17, i32 %connectivity_mask_3_load_17, i32 %connectivity_mask_4_load_17, i32 %connectivity_mask_5_load_17, i32 %connectivity_mask_6_load_17, i32 %connectivity_mask_7_load_17, i32 %connectivity_mask_8_load_17, i32 %connectivity_mask_9_load_17, i32 %connectivity_mask_10_load_17, i32 %connectivity_mask_11_load_17, i32 %connectivity_mask_12_load_17, i32 %connectivity_mask_13_load_17, i32 %connectivity_mask_14_load_17, i32 %connectivity_mask_15_load_17, i32 %connectivity_mask_16_load_17, i32 %connectivity_mask_17_load_17, i32 %connectivity_mask_18_load_16, i32 %connectivity_mask_0_load_16, i32 %connectivity_mask_1_load_16, i32 %connectivity_mask_2_load_16, i32 %connectivity_mask_3_load_16, i32 %connectivity_mask_4_load_16, i32 %connectivity_mask_5_load_16, i32 %connectivity_mask_6_load_16, i32 %connectivity_mask_7_load_16, i32 %connectivity_mask_8_load_16, i32 %connectivity_mask_9_load_16, i32 %connectivity_mask_10_load_16, i32 %connectivity_mask_11_load_16, i32 %connectivity_mask_12_load_16, i32 %connectivity_mask_13_load_16, i32 %connectivity_mask_14_load_16, i32 %connectivity_mask_15_load_16, i32 %connectivity_mask_16_load_16, i32 %connectivity_mask_17_load_16, i32 %connectivity_mask_18_load_15, i32 %connectivity_mask_0_load_15, i32 %connectivity_mask_1_load_15, i32 %connectivity_mask_2_load_15, i32 %connectivity_mask_3_load_15, i32 %connectivity_mask_4_load_15, i32 %connectivity_mask_5_load_15, i32 %connectivity_mask_6_load_15, i32 %connectivity_mask_7_load_15, i32 %connectivity_mask_8_load_15, i32 %connectivity_mask_9_load_15, i32 %connectivity_mask_10_load_15, i32 %connectivity_mask_11_load_15, i32 %connectivity_mask_12_load_15, i32 %connectivity_mask_13_load_15, i32 %connectivity_mask_14_load_15, i32 %connectivity_mask_15_load_15, i32 %connectivity_mask_16_load_15, i32 %connectivity_mask_17_load_15, i32 %connectivity_mask_18_load_14, i32 %connectivity_mask_0_load_14, i32 %connectivity_mask_1_load_14, i32 %connectivity_mask_2_load_14, i32 %connectivity_mask_3_load_14, i32 %connectivity_mask_4_load_14, i32 %connectivity_mask_5_load_14, i32 %connectivity_mask_6_load_14, i32 %connectivity_mask_7_load_14, i32 %connectivity_mask_8_load_14, i32 %connectivity_mask_9_load_14, i32 %connectivity_mask_10_load_14, i32 %connectivity_mask_11_load_14, i32 %connectivity_mask_12_load_14, i32 %connectivity_mask_13_load_14, i32 %connectivity_mask_14_load_14, i32 %connectivity_mask_15_load_14, i32 %connectivity_mask_16_load_14, i32 %connectivity_mask_17_load_14, i32 %connectivity_mask_18_load_13, i32 %connectivity_mask_0_load_13, i32 %connectivity_mask_1_load_13, i32 %connectivity_mask_2_load_13, i32 %connectivity_mask_3_load_13, i32 %connectivity_mask_4_load_13, i32 %connectivity_mask_5_load_13, i32 %connectivity_mask_6_load_13, i32 %connectivity_mask_7_load_13, i32 %connectivity_mask_8_load_13, i32 %connectivity_mask_9_load_13, i32 %connectivity_mask_10_load_13, i32 %connectivity_mask_11_load_13, i32 %connectivity_mask_12_load_13, i32 %connectivity_mask_13_load_13, i32 %connectivity_mask_14_load_13, i32 %connectivity_mask_15_load_13, i32 %connectivity_mask_16_load_13, i32 %connectivity_mask_17_load_13, i32 %connectivity_mask_18_load_12, i32 %connectivity_mask_0_load_12, i32 %connectivity_mask_1_load_12, i32 %connectivity_mask_2_load_12, i32 %connectivity_mask_3_load_12, i32 %connectivity_mask_4_load_12, i32 %connectivity_mask_5_load_12, i32 %connectivity_mask_6_load_12, i32 %connectivity_mask_7_load_12, i32 %connectivity_mask_8_load_12, i32 %connectivity_mask_9_load_12, i32 %connectivity_mask_10_load_12, i32 %connectivity_mask_11_load_12, i32 %connectivity_mask_12_load_12, i32 %connectivity_mask_13_load_12, i32 %connectivity_mask_14_load_12, i32 %connectivity_mask_15_load_12, i32 %connectivity_mask_16_load_12, i32 %connectivity_mask_17_load_12, i32 %connectivity_mask_18_load_11, i32 %connectivity_mask_0_load_11, i32 %connectivity_mask_1_load_11, i32 %connectivity_mask_2_load_11, i32 %connectivity_mask_3_load_11, i32 %connectivity_mask_4_load_11, i32 %connectivity_mask_5_load_11, i32 %connectivity_mask_6_load_11, i32 %connectivity_mask_7_load_11, i32 %connectivity_mask_8_load_11, i32 %connectivity_mask_9_load_11, i32 %connectivity_mask_10_load_11, i32 %connectivity_mask_11_load_11, i32 %connectivity_mask_12_load_11, i32 %connectivity_mask_13_load_11, i32 %connectivity_mask_14_load_11, i32 %connectivity_mask_15_load_11, i32 %connectivity_mask_16_load_11, i32 %connectivity_mask_17_load_11, i32 %connectivity_mask_18_load_10, i32 %connectivity_mask_0_load_10, i32 %connectivity_mask_1_load_10, i32 %connectivity_mask_2_load_10, i32 %connectivity_mask_3_load_10, i32 %connectivity_mask_4_load_10, i32 %connectivity_mask_5_load_10, i32 %connectivity_mask_6_load_10, i32 %connectivity_mask_7_load_10, i32 %connectivity_mask_8_load_10, i32 %connectivity_mask_9_load_10, i32 %connectivity_mask_10_load_10, i32 %connectivity_mask_11_load_10, i32 %connectivity_mask_12_load_10, i32 %connectivity_mask_13_load_10, i32 %connectivity_mask_14_load_10, i32 %connectivity_mask_15_load_10, i32 %connectivity_mask_16_load_10, i32 %connectivity_mask_17_load_10, i32 %connectivity_mask_18_load_9, i32 %connectivity_mask_0_load_9, i32 %connectivity_mask_1_load_9, i32 %connectivity_mask_2_load_9, i32 %connectivity_mask_3_load_9, i32 %connectivity_mask_4_load_9, i32 %connectivity_mask_5_load_9, i32 %connectivity_mask_6_load_9, i32 %connectivity_mask_7_load_9, i32 %connectivity_mask_8_load_9, i32 %connectivity_mask_9_load_9, i32 %connectivity_mask_10_load_9, i32 %connectivity_mask_11_load_9, i32 %connectivity_mask_12_load_9, i32 %connectivity_mask_13_load_9, i32 %connectivity_mask_14_load_9, i32 %connectivity_mask_15_load_9, i32 %connectivity_mask_16_load_9, i32 %connectivity_mask_17_load_9, i32 %connectivity_mask_18_load_8, i32 %connectivity_mask_0_load_8, i32 %connectivity_mask_1_load_8, i32 %connectivity_mask_2_load_8, i32 %connectivity_mask_3_load_8, i32 %connectivity_mask_4_load_8, i32 %connectivity_mask_5_load_8, i32 %connectivity_mask_6_load_8, i32 %connectivity_mask_7_load_8, i32 %connectivity_mask_8_load_8, i32 %connectivity_mask_9_load_8, i32 %connectivity_mask_10_load_8, i32 %connectivity_mask_11_load_8, i32 %connectivity_mask_12_load_8, i32 %connectivity_mask_13_load_8, i32 %connectivity_mask_14_load_8, i32 %connectivity_mask_15_load_8, i32 %connectivity_mask_16_load_8, i32 %connectivity_mask_17_load_8, i32 %connectivity_mask_18_load_7, i32 %connectivity_mask_0_load_7, i32 %connectivity_mask_1_load_7, i32 %connectivity_mask_2_load_7, i32 %connectivity_mask_3_load_7, i32 %connectivity_mask_4_load_7, i32 %connectivity_mask_5_load_7, i32 %connectivity_mask_6_load_7, i32 %connectivity_mask_7_load_7, i32 %connectivity_mask_8_load_7, i32 %connectivity_mask_9_load_7, i32 %connectivity_mask_10_load_7, i32 %connectivity_mask_11_load_7, i32 %connectivity_mask_12_load_7, i32 %connectivity_mask_13_load_7, i32 %connectivity_mask_14_load_7, i32 %connectivity_mask_15_load_7, i32 %connectivity_mask_16_load_7, i32 %connectivity_mask_17_load_7, i32 %connectivity_mask_18_load_6, i32 %connectivity_mask_0_load_6, i32 %connectivity_mask_1_load_6, i32 %connectivity_mask_2_load_6, i32 %connectivity_mask_3_load_6, i32 %connectivity_mask_4_load_6, i32 %connectivity_mask_5_load_6, i32 %connectivity_mask_6_load_6, i32 %connectivity_mask_7_load_6, i32 %connectivity_mask_8_load_6, i32 %connectivity_mask_9_load_6, i32 %connectivity_mask_10_load_6, i32 %connectivity_mask_11_load_6, i32 %connectivity_mask_12_load_6, i32 %connectivity_mask_13_load_6, i32 %connectivity_mask_14_load_6, i32 %connectivity_mask_15_load_6, i32 %connectivity_mask_16_load_6, i32 %connectivity_mask_17_load_6, i32 %connectivity_mask_18_load_5, i32 %connectivity_mask_0_load_5, i32 %connectivity_mask_1_load_5, i32 %connectivity_mask_2_load_5, i32 %connectivity_mask_3_load_5, i32 %connectivity_mask_4_load_5, i32 %connectivity_mask_5_load_5, i32 %connectivity_mask_6_load_5, i32 %connectivity_mask_7_load_5, i32 %connectivity_mask_8_load_5, i32 %connectivity_mask_9_load_5, i32 %connectivity_mask_10_load_5, i32 %connectivity_mask_11_load_5, i32 %connectivity_mask_12_load_5, i32 %connectivity_mask_13_load_5, i32 %connectivity_mask_14_load_5, i32 %connectivity_mask_15_load_5, i32 %connectivity_mask_16_load_5, i32 %connectivity_mask_17_load_5, i32 %connectivity_mask_18_load_4, i32 %connectivity_mask_0_load_4, i32 %connectivity_mask_1_load_4, i32 %connectivity_mask_2_load_4, i32 %connectivity_mask_3_load_4, i32 %connectivity_mask_4_load_4, i32 %connectivity_mask_5_load_4, i32 %connectivity_mask_6_load_4, i32 %connectivity_mask_7_load_4, i32 %connectivity_mask_8_load_4, i32 %connectivity_mask_9_load_4, i32 %connectivity_mask_10_load_4, i32 %connectivity_mask_11_load_4, i32 %connectivity_mask_12_load_4, i32 %connectivity_mask_13_load_4, i32 %connectivity_mask_14_load_4, i32 %connectivity_mask_15_load_4, i32 %connectivity_mask_16_load_4, i32 %connectivity_mask_17_load_4, i32 %connectivity_mask_18_load_3, i32 %connectivity_mask_0_load_3, i32 %connectivity_mask_1_load_3, i32 %connectivity_mask_2_load_3, i32 %connectivity_mask_3_load_3, i32 %connectivity_mask_4_load_3, i32 %connectivity_mask_5_load_3, i32 %connectivity_mask_6_load_3, i32 %connectivity_mask_7_load_3, i32 %connectivity_mask_8_load_3, i32 %connectivity_mask_9_load_3, i32 %connectivity_mask_10_load_3, i32 %connectivity_mask_11_load_3, i32 %connectivity_mask_12_load_3, i32 %connectivity_mask_13_load_3, i32 %connectivity_mask_14_load_3, i32 %connectivity_mask_15_load_3, i32 %connectivity_mask_16_load_3, i32 %connectivity_mask_17_load_3, i32 %connectivity_mask_18_load_2, i32 %connectivity_mask_0_load_2, i32 %connectivity_mask_1_load_2, i32 %connectivity_mask_2_load_2, i32 %connectivity_mask_3_load_2, i32 %connectivity_mask_4_load_2, i32 %connectivity_mask_5_load_2, i32 %connectivity_mask_6_load_2, i32 %connectivity_mask_7_load_2, i32 %connectivity_mask_8_load_2, i32 %connectivity_mask_9_load_2, i32 %connectivity_mask_10_load_2, i32 %connectivity_mask_11_load_2, i32 %connectivity_mask_12_load_2, i32 %connectivity_mask_13_load_2, i32 %connectivity_mask_14_load_2, i32 %connectivity_mask_15_load_2, i32 %connectivity_mask_16_load_2, i32 %connectivity_mask_17_load_2, i32 %connectivity_mask_18_load_1, i32 %connectivity_mask_1_load, i32 %connectivity_mask_2_load, i32 %connectivity_mask_3_load, i32 %connectivity_mask_4_load, i32 %connectivity_mask_5_load, i32 %connectivity_mask_6_load, i32 %connectivity_mask_7_load, i32 %connectivity_mask_8_load, i32 %connectivity_mask_9_load, i32 %connectivity_mask_10_load, i32 %connectivity_mask_11_load, i32 %connectivity_mask_12_load, i32 %connectivity_mask_13_load, i32 %connectivity_mask_14_load, i32 %connectivity_mask_15_load, i32 %connectivity_mask_16_load, i32 %connectivity_mask_17_load, i32 %connectivity_mask_18_load, i32 %connectivity_mask_0_load, i28 %attention_coefficients_sum_V, i28 %all_scores_V_18, i28 %all_scores_V_17, i28 %all_scores_V_16, i28 %all_scores_V_15, i28 %all_scores_V_14, i28 %all_scores_V_13, i28 %all_scores_V_12, i28 %all_scores_V_11, i28 %all_scores_V_10, i28 %all_scores_V_9, i28 %all_scores_V_8, i28 %all_scores_V_7, i28 %all_scores_V_6, i28 %all_scores_V_5, i28 %all_scores_V_4, i28 %all_scores_V_3, i28 %all_scores_V_2, i28 %all_scores_V_1, i28 %all_scores_V_0, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ln109"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="736" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %attention_coefficients_sum_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="737" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="64" op_102_bw="64" op_103_bw="64">
<![CDATA[
codeRepl:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V_0, i28 %all_scores_V_1, i28 %all_scores_V_2, i28 %all_scores_V_3, i28 %all_scores_V_4, i28 %all_scores_V_5, i28 %all_scores_V_6, i28 %all_scores_V_7, i28 %all_scores_V_8, i28 %all_scores_V_9, i28 %all_scores_V_10, i28 %all_scores_V_11, i28 %all_scores_V_12, i28 %all_scores_V_13, i28 %all_scores_V_14, i28 %all_scores_V_15, i28 %all_scores_V_16, i28 %all_scores_V_17, i28 %all_scores_V_18, void @all_scores_V_19, void @all_scores_V_20, void @all_scores_V_21, void @all_scores_V_22, void @all_scores_V_23, void @all_scores_V_24, void @all_scores_V_25, void @all_scores_V_26, void @all_scores_V_27, void @all_scores_V_28, void @all_scores_V_29, void @all_scores_V_30, void @all_scores_V_31, void @all_scores_V_32, void @all_scores_V_33, void @all_scores_V_34, void @all_scores_V_35, void @all_scores_V_36, void @all_scores_V_37, void @all_scores_V_38, void @all_scores_V_39, void @all_scores_V_40, void @all_scores_V_41, void @all_scores_V_42, void @all_scores_V_43, void @all_scores_V_44, void @all_scores_V_45, void @all_scores_V_46, void @all_scores_V_47, void @all_scores_V_48, void @all_scores_V_49, void @all_scores_V_50, void @all_scores_V_51, void @all_scores_V_52, void @all_scores_V_53, void @all_scores_V_54, void @all_scores_V_55, void @all_scores_V_56, void @all_scores_V_57, void @all_scores_V_58, void @all_scores_V_59, void @all_scores_V_60, void @all_scores_V_61, void @all_scores_V_62, void @all_scores_V_63, void @all_scores_V_64, void @all_scores_V_65, void @all_scores_V_66, void @all_scores_V_67, void @all_scores_V_68, void @all_scores_V_69, void @all_scores_V_70, void @all_scores_V_71, void @all_scores_V_72, void @all_scores_V_73, void @all_scores_V_74, void @all_scores_V_75, void @all_scores_V_76, void @all_scores_V_77, void @all_scores_V_78, void @all_scores_V_79, void @all_scores_V_80, void @all_scores_V_81, void @all_scores_V_82, void @all_scores_V_83, void @all_scores_V_84, void @all_scores_V_85, void @all_scores_V_86, void @all_scores_V_87, void @all_scores_V_88, void @all_scores_V_89, void @all_scores_V_90, void @all_scores_V_91, void @all_scores_V_92, void @all_scores_V_93, void @all_scores_V_94, void @all_scores_V_95, void @all_scores_V_96, void @all_scores_V_97, void @all_scores_V_98, void @all_scores_V_99, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="738" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="64" op_102_bw="64" op_103_bw="64">
<![CDATA[
codeRepl:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_0, i32 %connectivity_mask_1, i32 %connectivity_mask_2, i32 %connectivity_mask_3, i32 %connectivity_mask_4, i32 %connectivity_mask_5, i32 %connectivity_mask_6, i32 %connectivity_mask_7, i32 %connectivity_mask_8, i32 %connectivity_mask_9, i32 %connectivity_mask_10, i32 %connectivity_mask_11, i32 %connectivity_mask_12, i32 %connectivity_mask_13, i32 %connectivity_mask_14, i32 %connectivity_mask_15, i32 %connectivity_mask_16, i32 %connectivity_mask_17, i32 %connectivity_mask_18, void @connectivity_mask_19, void @connectivity_mask_20, void @connectivity_mask_21, void @connectivity_mask_22, void @connectivity_mask_23, void @connectivity_mask_24, void @connectivity_mask_25, void @connectivity_mask_26, void @connectivity_mask_27, void @connectivity_mask_28, void @connectivity_mask_29, void @connectivity_mask_30, void @connectivity_mask_31, void @connectivity_mask_32, void @connectivity_mask_33, void @connectivity_mask_34, void @connectivity_mask_35, void @connectivity_mask_36, void @connectivity_mask_37, void @connectivity_mask_38, void @connectivity_mask_39, void @connectivity_mask_40, void @connectivity_mask_41, void @connectivity_mask_42, void @connectivity_mask_43, void @connectivity_mask_44, void @connectivity_mask_45, void @connectivity_mask_46, void @connectivity_mask_47, void @connectivity_mask_48, void @connectivity_mask_49, void @connectivity_mask_50, void @connectivity_mask_51, void @connectivity_mask_52, void @connectivity_mask_53, void @connectivity_mask_54, void @connectivity_mask_55, void @connectivity_mask_56, void @connectivity_mask_57, void @connectivity_mask_58, void @connectivity_mask_59, void @connectivity_mask_60, void @connectivity_mask_61, void @connectivity_mask_62, void @connectivity_mask_63, void @connectivity_mask_64, void @connectivity_mask_65, void @connectivity_mask_66, void @connectivity_mask_67, void @connectivity_mask_68, void @connectivity_mask_69, void @connectivity_mask_70, void @connectivity_mask_71, void @connectivity_mask_72, void @connectivity_mask_73, void @connectivity_mask_74, void @connectivity_mask_75, void @connectivity_mask_76, void @connectivity_mask_77, void @connectivity_mask_78, void @connectivity_mask_79, void @connectivity_mask_80, void @connectivity_mask_81, void @connectivity_mask_82, void @connectivity_mask_83, void @connectivity_mask_84, void @connectivity_mask_85, void @connectivity_mask_86, void @connectivity_mask_87, void @connectivity_mask_88, void @connectivity_mask_89, void @connectivity_mask_90, void @connectivity_mask_91, void @connectivity_mask_92, void @connectivity_mask_93, void @connectivity_mask_94, void @connectivity_mask_95, void @connectivity_mask_96, void @connectivity_mask_97, void @connectivity_mask_98, void @connectivity_mask_99, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="739" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="32" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="32" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="32" op_324_bw="32" op_325_bw="32" op_326_bw="32" op_327_bw="32" op_328_bw="32" op_329_bw="32" op_330_bw="32" op_331_bw="32" op_332_bw="32" op_333_bw="32" op_334_bw="32" op_335_bw="32" op_336_bw="32" op_337_bw="32" op_338_bw="32" op_339_bw="32" op_340_bw="32" op_341_bw="32" op_342_bw="32" op_343_bw="32" op_344_bw="32" op_345_bw="32" op_346_bw="32" op_347_bw="32" op_348_bw="32" op_349_bw="32" op_350_bw="32" op_351_bw="32" op_352_bw="32" op_353_bw="32" op_354_bw="32" op_355_bw="32" op_356_bw="32" op_357_bw="32" op_358_bw="32" op_359_bw="32" op_360_bw="32" op_361_bw="32" op_362_bw="28" op_363_bw="28" op_364_bw="28" op_365_bw="28" op_366_bw="28" op_367_bw="28" op_368_bw="28" op_369_bw="28" op_370_bw="28" op_371_bw="28" op_372_bw="28" op_373_bw="28" op_374_bw="28" op_375_bw="28" op_376_bw="28" op_377_bw="28" op_378_bw="28" op_379_bw="28" op_380_bw="28" op_381_bw="28" op_382_bw="6" op_383_bw="7" op_384_bw="32" op_385_bw="46" op_386_bw="50">
<![CDATA[
codeRepl:364 %call_ln109 = call void @compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2, i32 %connectivity_mask_0_load_1, i32 %connectivity_mask_1_load_1, i32 %connectivity_mask_2_load_1, i32 %connectivity_mask_3_load_1, i32 %connectivity_mask_4_load_1, i32 %connectivity_mask_5_load_1, i32 %connectivity_mask_6_load_1, i32 %connectivity_mask_7_load_1, i32 %connectivity_mask_8_load_1, i32 %connectivity_mask_9_load_1, i32 %connectivity_mask_10_load_1, i32 %connectivity_mask_11_load_1, i32 %connectivity_mask_12_load_1, i32 %connectivity_mask_13_load_1, i32 %connectivity_mask_14_load_1, i32 %connectivity_mask_15_load_1, i32 %connectivity_mask_16_load_1, i32 %connectivity_mask_17_load_1, i32 %connectivity_mask_18_load_18, i32 %connectivity_mask_0_load_18, i32 %connectivity_mask_1_load_18, i32 %connectivity_mask_2_load_18, i32 %connectivity_mask_3_load_18, i32 %connectivity_mask_4_load_18, i32 %connectivity_mask_5_load_18, i32 %connectivity_mask_6_load_18, i32 %connectivity_mask_7_load_18, i32 %connectivity_mask_8_load_18, i32 %connectivity_mask_9_load_18, i32 %connectivity_mask_10_load_18, i32 %connectivity_mask_11_load_18, i32 %connectivity_mask_12_load_18, i32 %connectivity_mask_13_load_18, i32 %connectivity_mask_14_load_18, i32 %connectivity_mask_15_load_18, i32 %connectivity_mask_16_load_18, i32 %connectivity_mask_17_load_18, i32 %connectivity_mask_18_load_17, i32 %connectivity_mask_0_load_17, i32 %connectivity_mask_1_load_17, i32 %connectivity_mask_2_load_17, i32 %connectivity_mask_3_load_17, i32 %connectivity_mask_4_load_17, i32 %connectivity_mask_5_load_17, i32 %connectivity_mask_6_load_17, i32 %connectivity_mask_7_load_17, i32 %connectivity_mask_8_load_17, i32 %connectivity_mask_9_load_17, i32 %connectivity_mask_10_load_17, i32 %connectivity_mask_11_load_17, i32 %connectivity_mask_12_load_17, i32 %connectivity_mask_13_load_17, i32 %connectivity_mask_14_load_17, i32 %connectivity_mask_15_load_17, i32 %connectivity_mask_16_load_17, i32 %connectivity_mask_17_load_17, i32 %connectivity_mask_18_load_16, i32 %connectivity_mask_0_load_16, i32 %connectivity_mask_1_load_16, i32 %connectivity_mask_2_load_16, i32 %connectivity_mask_3_load_16, i32 %connectivity_mask_4_load_16, i32 %connectivity_mask_5_load_16, i32 %connectivity_mask_6_load_16, i32 %connectivity_mask_7_load_16, i32 %connectivity_mask_8_load_16, i32 %connectivity_mask_9_load_16, i32 %connectivity_mask_10_load_16, i32 %connectivity_mask_11_load_16, i32 %connectivity_mask_12_load_16, i32 %connectivity_mask_13_load_16, i32 %connectivity_mask_14_load_16, i32 %connectivity_mask_15_load_16, i32 %connectivity_mask_16_load_16, i32 %connectivity_mask_17_load_16, i32 %connectivity_mask_18_load_15, i32 %connectivity_mask_0_load_15, i32 %connectivity_mask_1_load_15, i32 %connectivity_mask_2_load_15, i32 %connectivity_mask_3_load_15, i32 %connectivity_mask_4_load_15, i32 %connectivity_mask_5_load_15, i32 %connectivity_mask_6_load_15, i32 %connectivity_mask_7_load_15, i32 %connectivity_mask_8_load_15, i32 %connectivity_mask_9_load_15, i32 %connectivity_mask_10_load_15, i32 %connectivity_mask_11_load_15, i32 %connectivity_mask_12_load_15, i32 %connectivity_mask_13_load_15, i32 %connectivity_mask_14_load_15, i32 %connectivity_mask_15_load_15, i32 %connectivity_mask_16_load_15, i32 %connectivity_mask_17_load_15, i32 %connectivity_mask_18_load_14, i32 %connectivity_mask_0_load_14, i32 %connectivity_mask_1_load_14, i32 %connectivity_mask_2_load_14, i32 %connectivity_mask_3_load_14, i32 %connectivity_mask_4_load_14, i32 %connectivity_mask_5_load_14, i32 %connectivity_mask_6_load_14, i32 %connectivity_mask_7_load_14, i32 %connectivity_mask_8_load_14, i32 %connectivity_mask_9_load_14, i32 %connectivity_mask_10_load_14, i32 %connectivity_mask_11_load_14, i32 %connectivity_mask_12_load_14, i32 %connectivity_mask_13_load_14, i32 %connectivity_mask_14_load_14, i32 %connectivity_mask_15_load_14, i32 %connectivity_mask_16_load_14, i32 %connectivity_mask_17_load_14, i32 %connectivity_mask_18_load_13, i32 %connectivity_mask_0_load_13, i32 %connectivity_mask_1_load_13, i32 %connectivity_mask_2_load_13, i32 %connectivity_mask_3_load_13, i32 %connectivity_mask_4_load_13, i32 %connectivity_mask_5_load_13, i32 %connectivity_mask_6_load_13, i32 %connectivity_mask_7_load_13, i32 %connectivity_mask_8_load_13, i32 %connectivity_mask_9_load_13, i32 %connectivity_mask_10_load_13, i32 %connectivity_mask_11_load_13, i32 %connectivity_mask_12_load_13, i32 %connectivity_mask_13_load_13, i32 %connectivity_mask_14_load_13, i32 %connectivity_mask_15_load_13, i32 %connectivity_mask_16_load_13, i32 %connectivity_mask_17_load_13, i32 %connectivity_mask_18_load_12, i32 %connectivity_mask_0_load_12, i32 %connectivity_mask_1_load_12, i32 %connectivity_mask_2_load_12, i32 %connectivity_mask_3_load_12, i32 %connectivity_mask_4_load_12, i32 %connectivity_mask_5_load_12, i32 %connectivity_mask_6_load_12, i32 %connectivity_mask_7_load_12, i32 %connectivity_mask_8_load_12, i32 %connectivity_mask_9_load_12, i32 %connectivity_mask_10_load_12, i32 %connectivity_mask_11_load_12, i32 %connectivity_mask_12_load_12, i32 %connectivity_mask_13_load_12, i32 %connectivity_mask_14_load_12, i32 %connectivity_mask_15_load_12, i32 %connectivity_mask_16_load_12, i32 %connectivity_mask_17_load_12, i32 %connectivity_mask_18_load_11, i32 %connectivity_mask_0_load_11, i32 %connectivity_mask_1_load_11, i32 %connectivity_mask_2_load_11, i32 %connectivity_mask_3_load_11, i32 %connectivity_mask_4_load_11, i32 %connectivity_mask_5_load_11, i32 %connectivity_mask_6_load_11, i32 %connectivity_mask_7_load_11, i32 %connectivity_mask_8_load_11, i32 %connectivity_mask_9_load_11, i32 %connectivity_mask_10_load_11, i32 %connectivity_mask_11_load_11, i32 %connectivity_mask_12_load_11, i32 %connectivity_mask_13_load_11, i32 %connectivity_mask_14_load_11, i32 %connectivity_mask_15_load_11, i32 %connectivity_mask_16_load_11, i32 %connectivity_mask_17_load_11, i32 %connectivity_mask_18_load_10, i32 %connectivity_mask_0_load_10, i32 %connectivity_mask_1_load_10, i32 %connectivity_mask_2_load_10, i32 %connectivity_mask_3_load_10, i32 %connectivity_mask_4_load_10, i32 %connectivity_mask_5_load_10, i32 %connectivity_mask_6_load_10, i32 %connectivity_mask_7_load_10, i32 %connectivity_mask_8_load_10, i32 %connectivity_mask_9_load_10, i32 %connectivity_mask_10_load_10, i32 %connectivity_mask_11_load_10, i32 %connectivity_mask_12_load_10, i32 %connectivity_mask_13_load_10, i32 %connectivity_mask_14_load_10, i32 %connectivity_mask_15_load_10, i32 %connectivity_mask_16_load_10, i32 %connectivity_mask_17_load_10, i32 %connectivity_mask_18_load_9, i32 %connectivity_mask_0_load_9, i32 %connectivity_mask_1_load_9, i32 %connectivity_mask_2_load_9, i32 %connectivity_mask_3_load_9, i32 %connectivity_mask_4_load_9, i32 %connectivity_mask_5_load_9, i32 %connectivity_mask_6_load_9, i32 %connectivity_mask_7_load_9, i32 %connectivity_mask_8_load_9, i32 %connectivity_mask_9_load_9, i32 %connectivity_mask_10_load_9, i32 %connectivity_mask_11_load_9, i32 %connectivity_mask_12_load_9, i32 %connectivity_mask_13_load_9, i32 %connectivity_mask_14_load_9, i32 %connectivity_mask_15_load_9, i32 %connectivity_mask_16_load_9, i32 %connectivity_mask_17_load_9, i32 %connectivity_mask_18_load_8, i32 %connectivity_mask_0_load_8, i32 %connectivity_mask_1_load_8, i32 %connectivity_mask_2_load_8, i32 %connectivity_mask_3_load_8, i32 %connectivity_mask_4_load_8, i32 %connectivity_mask_5_load_8, i32 %connectivity_mask_6_load_8, i32 %connectivity_mask_7_load_8, i32 %connectivity_mask_8_load_8, i32 %connectivity_mask_9_load_8, i32 %connectivity_mask_10_load_8, i32 %connectivity_mask_11_load_8, i32 %connectivity_mask_12_load_8, i32 %connectivity_mask_13_load_8, i32 %connectivity_mask_14_load_8, i32 %connectivity_mask_15_load_8, i32 %connectivity_mask_16_load_8, i32 %connectivity_mask_17_load_8, i32 %connectivity_mask_18_load_7, i32 %connectivity_mask_0_load_7, i32 %connectivity_mask_1_load_7, i32 %connectivity_mask_2_load_7, i32 %connectivity_mask_3_load_7, i32 %connectivity_mask_4_load_7, i32 %connectivity_mask_5_load_7, i32 %connectivity_mask_6_load_7, i32 %connectivity_mask_7_load_7, i32 %connectivity_mask_8_load_7, i32 %connectivity_mask_9_load_7, i32 %connectivity_mask_10_load_7, i32 %connectivity_mask_11_load_7, i32 %connectivity_mask_12_load_7, i32 %connectivity_mask_13_load_7, i32 %connectivity_mask_14_load_7, i32 %connectivity_mask_15_load_7, i32 %connectivity_mask_16_load_7, i32 %connectivity_mask_17_load_7, i32 %connectivity_mask_18_load_6, i32 %connectivity_mask_0_load_6, i32 %connectivity_mask_1_load_6, i32 %connectivity_mask_2_load_6, i32 %connectivity_mask_3_load_6, i32 %connectivity_mask_4_load_6, i32 %connectivity_mask_5_load_6, i32 %connectivity_mask_6_load_6, i32 %connectivity_mask_7_load_6, i32 %connectivity_mask_8_load_6, i32 %connectivity_mask_9_load_6, i32 %connectivity_mask_10_load_6, i32 %connectivity_mask_11_load_6, i32 %connectivity_mask_12_load_6, i32 %connectivity_mask_13_load_6, i32 %connectivity_mask_14_load_6, i32 %connectivity_mask_15_load_6, i32 %connectivity_mask_16_load_6, i32 %connectivity_mask_17_load_6, i32 %connectivity_mask_18_load_5, i32 %connectivity_mask_0_load_5, i32 %connectivity_mask_1_load_5, i32 %connectivity_mask_2_load_5, i32 %connectivity_mask_3_load_5, i32 %connectivity_mask_4_load_5, i32 %connectivity_mask_5_load_5, i32 %connectivity_mask_6_load_5, i32 %connectivity_mask_7_load_5, i32 %connectivity_mask_8_load_5, i32 %connectivity_mask_9_load_5, i32 %connectivity_mask_10_load_5, i32 %connectivity_mask_11_load_5, i32 %connectivity_mask_12_load_5, i32 %connectivity_mask_13_load_5, i32 %connectivity_mask_14_load_5, i32 %connectivity_mask_15_load_5, i32 %connectivity_mask_16_load_5, i32 %connectivity_mask_17_load_5, i32 %connectivity_mask_18_load_4, i32 %connectivity_mask_0_load_4, i32 %connectivity_mask_1_load_4, i32 %connectivity_mask_2_load_4, i32 %connectivity_mask_3_load_4, i32 %connectivity_mask_4_load_4, i32 %connectivity_mask_5_load_4, i32 %connectivity_mask_6_load_4, i32 %connectivity_mask_7_load_4, i32 %connectivity_mask_8_load_4, i32 %connectivity_mask_9_load_4, i32 %connectivity_mask_10_load_4, i32 %connectivity_mask_11_load_4, i32 %connectivity_mask_12_load_4, i32 %connectivity_mask_13_load_4, i32 %connectivity_mask_14_load_4, i32 %connectivity_mask_15_load_4, i32 %connectivity_mask_16_load_4, i32 %connectivity_mask_17_load_4, i32 %connectivity_mask_18_load_3, i32 %connectivity_mask_0_load_3, i32 %connectivity_mask_1_load_3, i32 %connectivity_mask_2_load_3, i32 %connectivity_mask_3_load_3, i32 %connectivity_mask_4_load_3, i32 %connectivity_mask_5_load_3, i32 %connectivity_mask_6_load_3, i32 %connectivity_mask_7_load_3, i32 %connectivity_mask_8_load_3, i32 %connectivity_mask_9_load_3, i32 %connectivity_mask_10_load_3, i32 %connectivity_mask_11_load_3, i32 %connectivity_mask_12_load_3, i32 %connectivity_mask_13_load_3, i32 %connectivity_mask_14_load_3, i32 %connectivity_mask_15_load_3, i32 %connectivity_mask_16_load_3, i32 %connectivity_mask_17_load_3, i32 %connectivity_mask_18_load_2, i32 %connectivity_mask_0_load_2, i32 %connectivity_mask_1_load_2, i32 %connectivity_mask_2_load_2, i32 %connectivity_mask_3_load_2, i32 %connectivity_mask_4_load_2, i32 %connectivity_mask_5_load_2, i32 %connectivity_mask_6_load_2, i32 %connectivity_mask_7_load_2, i32 %connectivity_mask_8_load_2, i32 %connectivity_mask_9_load_2, i32 %connectivity_mask_10_load_2, i32 %connectivity_mask_11_load_2, i32 %connectivity_mask_12_load_2, i32 %connectivity_mask_13_load_2, i32 %connectivity_mask_14_load_2, i32 %connectivity_mask_15_load_2, i32 %connectivity_mask_16_load_2, i32 %connectivity_mask_17_load_2, i32 %connectivity_mask_18_load_1, i32 %connectivity_mask_1_load, i32 %connectivity_mask_2_load, i32 %connectivity_mask_3_load, i32 %connectivity_mask_4_load, i32 %connectivity_mask_5_load, i32 %connectivity_mask_6_load, i32 %connectivity_mask_7_load, i32 %connectivity_mask_8_load, i32 %connectivity_mask_9_load, i32 %connectivity_mask_10_load, i32 %connectivity_mask_11_load, i32 %connectivity_mask_12_load, i32 %connectivity_mask_13_load, i32 %connectivity_mask_14_load, i32 %connectivity_mask_15_load, i32 %connectivity_mask_16_load, i32 %connectivity_mask_17_load, i32 %connectivity_mask_18_load, i32 %connectivity_mask_0_load, i28 %attention_coefficients_sum_V, i28 %all_scores_V_18, i28 %all_scores_V_17, i28 %all_scores_V_16, i28 %all_scores_V_15, i28 %all_scores_V_14, i28 %all_scores_V_13, i28 %all_scores_V_12, i28 %all_scores_V_11, i28 %all_scores_V_10, i28 %all_scores_V_9, i28 %all_scores_V_8, i28 %all_scores_V_7, i28 %all_scores_V_6, i28 %all_scores_V_5, i28 %all_scores_V_4, i28 %all_scores_V_3, i28 %all_scores_V_2, i28 %all_scores_V_1, i28 %all_scores_V_0, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ln109"/></StgValue>
</operation>

<operation id="740" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0">
<![CDATA[
codeRepl:365 %ret_ln118 = ret

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
