**INCOMPLETE DRAFT OF RECOVERED WIKI PAGE**

# File:6502-fpga-vic20-img 0039.jpg - VisualChips


	

	
	


## File:6502-fpga-vic20-img 0039.jpg


	

		


#### From VisualChips


		

		

		

- [File](#file)
- [File history](#filehistory)
- [File links](#filelinks)
- [Metadata](#metadata)

![File:6502-fpga-vic20-img 0039.jpg](images/thumb/7/70/6502-fpga-vic20-img_0039.jpg/450px-6502-fpga-vic20-img_0039.jpg)


6502 netlist simulated in FPGA module in VIC20 (credit: Ingo Korb)



![Thumbnail for version as of 19:48, 12 May 2011](images/thumb/7/70/6502-fpga-vic20-img_0039.jpg/90px-6502-fpga-vic20-img_0039.jpg)



![Attribution-NonCommercial-ShareAlike 3.0 Unported](http://i.creativecommons.org/l/by-nc-sa/3.0/88x31.png)

