Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  4 20:31:18 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Integrate_timing_summary_routed.rpt -pb Integrate_timing_summary_routed.pb -rpx Integrate_timing_summary_routed.rpx -warn_on_violation
| Design       : Integrate
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 175 register/latch pins with no clock driven by root clock pin: TaskA/clk6p25m/clk_output_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 403 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.392        0.000                      0                  393        0.261        0.000                      0                  393        4.500        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.392        0.000                      0                  393        0.261        0.000                      0                  393        4.500        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 TaskA/btnU/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnU/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.024ns (24.889%)  route 3.090ns (75.111%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.549     5.070    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  TaskA/btnU/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  TaskA/btnU/counter_reg[30]/Q
                         net (fo=2, routed)           1.026     6.552    TaskA/btnU/counter_reg_n_0_[30]
    SLICE_X12Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.676 f  TaskA/btnU/counter[31]_i_6__0/O
                         net (fo=1, routed)           0.483     7.159    TaskA/btnU/counter[31]_i_6__0_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.116     7.275 f  TaskA/btnU/counter[31]_i_2__0/O
                         net (fo=2, routed)           0.822     8.098    TaskA/btnU/counter[31]_i_2__0_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.426 r  TaskA/btnU/counter[31]_i_1__0/O
                         net (fo=32, routed)          0.759     9.184    TaskA/btnU/counter[31]_i_1__0_n_0
    SLICE_X13Y18         FDRE                                         r  TaskA/btnU/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.440    14.781    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  TaskA/btnU/counter_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X13Y18         FDRE (Setup_fdre_C_R)       -0.429    14.577    TaskA/btnU/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 TaskA/btnU/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnU/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.024ns (24.889%)  route 3.090ns (75.111%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.549     5.070    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  TaskA/btnU/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  TaskA/btnU/counter_reg[30]/Q
                         net (fo=2, routed)           1.026     6.552    TaskA/btnU/counter_reg_n_0_[30]
    SLICE_X12Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.676 f  TaskA/btnU/counter[31]_i_6__0/O
                         net (fo=1, routed)           0.483     7.159    TaskA/btnU/counter[31]_i_6__0_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.116     7.275 f  TaskA/btnU/counter[31]_i_2__0/O
                         net (fo=2, routed)           0.822     8.098    TaskA/btnU/counter[31]_i_2__0_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.426 r  TaskA/btnU/counter[31]_i_1__0/O
                         net (fo=32, routed)          0.759     9.184    TaskA/btnU/counter[31]_i_1__0_n_0
    SLICE_X13Y18         FDRE                                         r  TaskA/btnU/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.440    14.781    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  TaskA/btnU/counter_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X13Y18         FDRE (Setup_fdre_C_R)       -0.429    14.577    TaskA/btnU/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 TaskA/btnU/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnU/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.024ns (24.889%)  route 3.090ns (75.111%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.549     5.070    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  TaskA/btnU/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  TaskA/btnU/counter_reg[30]/Q
                         net (fo=2, routed)           1.026     6.552    TaskA/btnU/counter_reg_n_0_[30]
    SLICE_X12Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.676 f  TaskA/btnU/counter[31]_i_6__0/O
                         net (fo=1, routed)           0.483     7.159    TaskA/btnU/counter[31]_i_6__0_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.116     7.275 f  TaskA/btnU/counter[31]_i_2__0/O
                         net (fo=2, routed)           0.822     8.098    TaskA/btnU/counter[31]_i_2__0_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.426 r  TaskA/btnU/counter[31]_i_1__0/O
                         net (fo=32, routed)          0.759     9.184    TaskA/btnU/counter[31]_i_1__0_n_0
    SLICE_X13Y18         FDRE                                         r  TaskA/btnU/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.440    14.781    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  TaskA/btnU/counter_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X13Y18         FDRE (Setup_fdre_C_R)       -0.429    14.577    TaskA/btnU/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 TaskA/btnU/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnU/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.024ns (24.889%)  route 3.090ns (75.111%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.549     5.070    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  TaskA/btnU/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  TaskA/btnU/counter_reg[30]/Q
                         net (fo=2, routed)           1.026     6.552    TaskA/btnU/counter_reg_n_0_[30]
    SLICE_X12Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.676 f  TaskA/btnU/counter[31]_i_6__0/O
                         net (fo=1, routed)           0.483     7.159    TaskA/btnU/counter[31]_i_6__0_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.116     7.275 f  TaskA/btnU/counter[31]_i_2__0/O
                         net (fo=2, routed)           0.822     8.098    TaskA/btnU/counter[31]_i_2__0_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.426 r  TaskA/btnU/counter[31]_i_1__0/O
                         net (fo=32, routed)          0.759     9.184    TaskA/btnU/counter[31]_i_1__0_n_0
    SLICE_X13Y18         FDRE                                         r  TaskA/btnU/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.440    14.781    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  TaskA/btnU/counter_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X13Y18         FDRE (Setup_fdre_C_R)       -0.429    14.577    TaskA/btnU/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 TaskA/btnC/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnC/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.890ns (22.184%)  route 3.122ns (77.816%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.556     5.077    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  TaskA/btnC/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  TaskA/btnC/counter_reg[31]/Q
                         net (fo=2, routed)           0.960     6.555    TaskA/btnC/counter[31]
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.679 f  TaskA/btnC/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.112    TaskA/btnC/counter[31]_i_7_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.236 r  TaskA/btnC/counter[31]_i_3/O
                         net (fo=2, routed)           0.820     8.057    TaskA/btnC/counter[31]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.181 r  TaskA/btnC/counter[31]_i_1/O
                         net (fo=32, routed)          0.908     9.089    TaskA/btnC/counter[31]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  TaskA/btnC/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.446    14.787    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  TaskA/btnC/counter_reg[1]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X10Y13         FDRE (Setup_fdre_C_R)       -0.524    14.501    TaskA/btnC/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 TaskA/btnC/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnC/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.890ns (22.184%)  route 3.122ns (77.816%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.556     5.077    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  TaskA/btnC/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  TaskA/btnC/counter_reg[31]/Q
                         net (fo=2, routed)           0.960     6.555    TaskA/btnC/counter[31]
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.679 f  TaskA/btnC/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.112    TaskA/btnC/counter[31]_i_7_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.236 r  TaskA/btnC/counter[31]_i_3/O
                         net (fo=2, routed)           0.820     8.057    TaskA/btnC/counter[31]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.181 r  TaskA/btnC/counter[31]_i_1/O
                         net (fo=32, routed)          0.908     9.089    TaskA/btnC/counter[31]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  TaskA/btnC/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.446    14.787    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  TaskA/btnC/counter_reg[2]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X10Y13         FDRE (Setup_fdre_C_R)       -0.524    14.501    TaskA/btnC/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 TaskA/btnC/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnC/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.890ns (22.184%)  route 3.122ns (77.816%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.556     5.077    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  TaskA/btnC/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  TaskA/btnC/counter_reg[31]/Q
                         net (fo=2, routed)           0.960     6.555    TaskA/btnC/counter[31]
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.679 f  TaskA/btnC/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.112    TaskA/btnC/counter[31]_i_7_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.236 r  TaskA/btnC/counter[31]_i_3/O
                         net (fo=2, routed)           0.820     8.057    TaskA/btnC/counter[31]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.181 r  TaskA/btnC/counter[31]_i_1/O
                         net (fo=32, routed)          0.908     9.089    TaskA/btnC/counter[31]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  TaskA/btnC/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.446    14.787    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  TaskA/btnC/counter_reg[3]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X10Y13         FDRE (Setup_fdre_C_R)       -0.524    14.501    TaskA/btnC/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 TaskA/btnC/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnC/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.890ns (22.184%)  route 3.122ns (77.816%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.556     5.077    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  TaskA/btnC/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  TaskA/btnC/counter_reg[31]/Q
                         net (fo=2, routed)           0.960     6.555    TaskA/btnC/counter[31]
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.679 f  TaskA/btnC/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.112    TaskA/btnC/counter[31]_i_7_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.236 r  TaskA/btnC/counter[31]_i_3/O
                         net (fo=2, routed)           0.820     8.057    TaskA/btnC/counter[31]_i_3_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.181 r  TaskA/btnC/counter[31]_i_1/O
                         net (fo=32, routed)          0.908     9.089    TaskA/btnC/counter[31]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  TaskA/btnC/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.446    14.787    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  TaskA/btnC/counter_reg[4]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X10Y13         FDRE (Setup_fdre_C_R)       -0.524    14.501    TaskA/btnC/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 TaskA/btnU/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnU/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.024ns (25.160%)  route 3.046ns (74.840%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.549     5.070    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  TaskA/btnU/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  TaskA/btnU/counter_reg[30]/Q
                         net (fo=2, routed)           1.026     6.552    TaskA/btnU/counter_reg_n_0_[30]
    SLICE_X12Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.676 f  TaskA/btnU/counter[31]_i_6__0/O
                         net (fo=1, routed)           0.483     7.159    TaskA/btnU/counter[31]_i_6__0_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.116     7.275 f  TaskA/btnU/counter[31]_i_2__0/O
                         net (fo=2, routed)           0.822     8.098    TaskA/btnU/counter[31]_i_2__0_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.426 r  TaskA/btnU/counter[31]_i_1__0/O
                         net (fo=32, routed)          0.714     9.140    TaskA/btnU/counter[31]_i_1__0_n_0
    SLICE_X13Y19         FDRE                                         r  TaskA/btnU/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.439    14.780    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  TaskA/btnU/counter_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y19         FDRE (Setup_fdre_C_R)       -0.429    14.576    TaskA/btnU/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 TaskA/btnU/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnU/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.024ns (25.160%)  route 3.046ns (74.840%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.549     5.070    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  TaskA/btnU/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  TaskA/btnU/counter_reg[30]/Q
                         net (fo=2, routed)           1.026     6.552    TaskA/btnU/counter_reg_n_0_[30]
    SLICE_X12Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.676 f  TaskA/btnU/counter[31]_i_6__0/O
                         net (fo=1, routed)           0.483     7.159    TaskA/btnU/counter[31]_i_6__0_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.116     7.275 f  TaskA/btnU/counter[31]_i_2__0/O
                         net (fo=2, routed)           0.822     8.098    TaskA/btnU/counter[31]_i_2__0_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.426 r  TaskA/btnU/counter[31]_i_1__0/O
                         net (fo=32, routed)          0.714     9.140    TaskA/btnU/counter[31]_i_1__0_n_0
    SLICE_X13Y19         FDRE                                         r  TaskA/btnU/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.439    14.780    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  TaskA/btnU/counter_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y19         FDRE (Setup_fdre_C_R)       -0.429    14.576    TaskA/btnU/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TaskA/btnC/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnC/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.443    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  TaskA/btnC/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  TaskA/btnC/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.701    TaskA/btnC/count_reg[23]
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  TaskA/btnC/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    TaskA/btnC/count_reg[20]_i_1__0_n_4
    SLICE_X9Y17          FDRE                                         r  TaskA/btnC/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.828     1.955    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  TaskA/btnC/count_reg[23]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X9Y17          FDRE (Hold_fdre_C_D)         0.105     1.548    TaskA/btnC/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TaskA/btnU/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnU/debounced_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.254ns (69.531%)  route 0.111ns (30.469%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.443    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  TaskA/btnU/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  TaskA/btnU/count_reg[13]/Q
                         net (fo=2, routed)           0.060     1.667    TaskA/btnU/count_reg[13]
    SLICE_X15Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.712 r  TaskA/btnU/debounced_btn_i_5__0/O
                         net (fo=1, routed)           0.051     1.763    TaskA/btnU/debounced_btn_i_5__0_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.808 r  TaskA/btnU/debounced_btn_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    TaskA/btnU/debounced_btn_i_1__0_n_0
    SLICE_X15Y17         FDRE                                         r  TaskA/btnU/debounced_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.828     1.955    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  TaskA/btnU/debounced_btn_reg/C
                         clock pessimism             -0.499     1.456    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.091     1.547    TaskA/btnU/debounced_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TaskA/btnC/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnC/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.561     1.444    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  TaskA/btnC/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  TaskA/btnC/count_reg[19]/Q
                         net (fo=2, routed)           0.118     1.703    TaskA/btnC/count_reg[19]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  TaskA/btnC/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    TaskA/btnC/count_reg[16]_i_1__0_n_4
    SLICE_X9Y16          FDRE                                         r  TaskA/btnC/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.829     1.956    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  TaskA/btnC/count_reg[19]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.105     1.549    TaskA/btnC/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TaskA/btnU/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnU/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.554     1.437    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  TaskA/btnU/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  TaskA/btnU/counter_reg[24]/Q
                         net (fo=2, routed)           0.118     1.696    TaskA/btnU/counter_reg_n_0_[24]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  TaskA/btnU/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.804    TaskA/btnU/counter0_carry__4_n_4
    SLICE_X13Y23         FDRE                                         r  TaskA/btnU/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.821     1.948    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  TaskA/btnU/counter_reg[24]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    TaskA/btnU/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TaskA/clk6p25m/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/clk6p25m/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.563     1.446    TaskA/clk6p25m/CLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  TaskA/clk6p25m/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  TaskA/clk6p25m/count_reg[23]/Q
                         net (fo=3, routed)           0.118     1.705    TaskA/clk6p25m/count_reg[23]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  TaskA/clk6p25m/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    TaskA/clk6p25m/count_reg[20]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  TaskA/clk6p25m/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.832     1.959    TaskA/clk6p25m/CLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  TaskA/clk6p25m/count_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    TaskA/clk6p25m/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TaskA/btnC/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnC/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.562     1.445    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  TaskA/btnC/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  TaskA/btnC/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    TaskA/btnC/count_reg[15]
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  TaskA/btnC/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    TaskA/btnC/count_reg[12]_i_1__0_n_4
    SLICE_X9Y15          FDRE                                         r  TaskA/btnC/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.830     1.957    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  TaskA/btnC/count_reg[15]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.105     1.550    TaskA/btnC/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TaskA/clk6p25m/clk_output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/clk6p25m/clk_output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.563     1.446    TaskA/clk6p25m/CLK_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  TaskA/clk6p25m/clk_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  TaskA/clk6p25m/clk_output_reg/Q
                         net (fo=2, routed)           0.175     1.785    TaskA/clk6p25m/clk_output_reg_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  TaskA/clk6p25m/clk_output_i_1/O
                         net (fo=1, routed)           0.000     1.830    TaskA/clk6p25m/clk_output_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  TaskA/clk6p25m/clk_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.832     1.959    TaskA/clk6p25m/CLK_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  TaskA/clk6p25m/clk_output_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120     1.566    TaskA/clk6p25m/clk_output_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TaskA/btnU/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnU/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.559     1.442    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  TaskA/btnU/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  TaskA/btnU/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.703    TaskA/btnU/counter_reg_n_0_[4]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  TaskA/btnU/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.811    TaskA/btnU/counter0_carry_n_4
    SLICE_X13Y18         FDRE                                         r  TaskA/btnU/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.827     1.954    TaskA/btnU/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  TaskA/btnU/counter_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X13Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    TaskA/btnU/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TaskA/btnC/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnC/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.562     1.445    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  TaskA/btnC/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  TaskA/btnC/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.706    TaskA/btnC/count_reg[11]
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  TaskA/btnC/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    TaskA/btnC/count_reg[8]_i_1__0_n_4
    SLICE_X9Y14          FDRE                                         r  TaskA/btnC/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.831     1.958    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  TaskA/btnC/count_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.105     1.550    TaskA/btnC/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TaskA/btnC/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TaskA/btnC/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.563     1.446    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  TaskA/btnC/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  TaskA/btnC/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.707    TaskA/btnC/count_reg[3]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  TaskA/btnC/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.815    TaskA/btnC/count_reg[0]_i_2_n_4
    SLICE_X9Y12          FDRE                                         r  TaskA/btnC/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.832     1.959    TaskA/btnC/CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  TaskA/btnC/count_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.105     1.551    TaskA/btnC/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y12    TaskA/btnC/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y14    TaskA/btnC/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y14    TaskA/btnC/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y15    TaskA/btnC/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y15    TaskA/btnC/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y15    TaskA/btnC/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y15    TaskA/btnC/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y16    TaskA/btnC/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20   TaskA/btnU/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    TaskA/btnC/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    TaskA/btnC/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    TaskA/btnC/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    TaskA/btnC/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    TaskA/btnC/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    TaskA/btnC/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    TaskA/btnC/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    TaskA/btnC/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    TaskA/btnC/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    TaskA/btnC/count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    TaskA/btnC/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   TaskA/btnU/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   TaskA/btnU/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   TaskA/btnU/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   TaskA/btnU/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   TaskA/btnU/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    TaskA/btnC/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    TaskA/btnC/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    TaskA/btnC/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    TaskA/btnC/count_reg[24]/C



