$date
	Thu Jun 30 11:34:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_2x4_tb $end
$var wire 1 ! y3 $end
$var wire 1 " y2 $end
$var wire 1 # y1 $end
$var wire 1 $ y0 $end
$var reg 1 % a $end
$var reg 1 & b $end
$scope module d1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 $ y0 $end
$var wire 1 # y1 $end
$var wire 1 " y2 $end
$var wire 1 ! y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
1$
0#
0"
0!
$end
#5
0$
1#
1%
#10
1"
0#
1&
0%
#15
0"
1!
1%
#20
