// Seed: 2076531559
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input supply1 id_4,
    output wor id_5,
    input tri id_6
);
  logic [7:0] id_8;
  id_9(
      id_5, id_5
  );
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_8#(
      .id_12(1),
      .id_12(1 == id_11),
      .id_3 (1)
  ) [1] = id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply1 id_7
    , id_9
);
  wand id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_7,
      id_7,
      id_2,
      id_7
  );
  assign modCall_1.type_0 = 0;
  assign id_9 = id_9;
  wire id_12;
  wire id_13, id_14, id_15;
  nor primCall (id_0, id_11, id_1, id_4, id_9);
endmodule
