# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/5lab/fsm_data.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/5lab/fsm_pll.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/5lab/fsm_psfd.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/new/one_bit_ff.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/clkenb.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/new/sync_input.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/new/clkenb_baud.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/lab1/counter_parm.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/lab1/reg_param.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/lab1/mux8_parm.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/new/f_error.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/new/FSMs.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/new/data_buffer.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/new/counter.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/new/transmitter_for_mx.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/Downloads/correlator.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/lab1/decoder_3_8_en.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/lab1/seven_seg.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/new/mx_rcvr.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/new/manchester_tx.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/Downloads/mxtest_2.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/new/fifo_fsm.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/lab1/dispctl.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/Downloads/p_fifo.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/new/transmitter.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/Downloads/check_p.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/Downloads/jitteryclock.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/imports/lab1/nexys4DDR.sv"
sv xil_defaultlib  "../../../5lab.srcs/sources_1/new/single_pulser.sv"
sv xil_defaultlib  "../../../5lab.srcs/YH_JY/imports/Downloads/testbench_2.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
