// Seed: 4094604420
`timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    input  id_3,
    input  id_4
);
  reg id_5;
  type_9 id_6 (
      .id_0(id_3),
      .id_1(1)
  );
  logic id_7;
  type_11(
      1'b0, id_5, id_1
  );
  always @(*) begin
    if (id_7 + 1) id_5 <= 1;
  end
endmodule
