{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 16:08:15 2011 " "Info: Processing started: Mon Jan 24 16:08:15 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c rev3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c rev3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clck " "Info: Assuming node \"clck\" is an undefined clock" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } } { "c:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clck register InPort:inst1\|port\[0\] register InPort:inst1\|DataFiFo\[4\] 145.6 MHz 6.868 ns Internal " "Info: Clock \"clck\" has Internal fmax of 145.6 MHz between source register \"InPort:inst1\|port\[0\]\" and destination register \"InPort:inst1\|DataFiFo\[4\]\" (period= 6.868 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.655 ns + Longest register register " "Info: + Longest register to register delay is 6.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InPort:inst1\|port\[0\] 1 REG LCFF_X47_Y25_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y25_N1; Fanout = 5; REG Node = 'InPort:inst1\|port\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { InPort:inst1|port[0] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.419 ns) 1.714 ns InPort:inst1\|Mux0~34 2 COMB LCCOMB_X47_Y25_N2 1 " "Info: 2: + IC(1.295 ns) + CELL(0.419 ns) = 1.714 ns; Loc. = LCCOMB_X47_Y25_N2; Fanout = 1; COMB Node = 'InPort:inst1\|Mux0~34'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { InPort:inst1|port[0] InPort:inst1|Mux0~34 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 2.120 ns InPort:inst1\|Mux0~35 3 COMB LCCOMB_X47_Y25_N30 2 " "Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 2.120 ns; Loc. = LCCOMB_X47_Y25_N30; Fanout = 2; COMB Node = 'InPort:inst1\|Mux0~35'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 2.528 ns InPort:inst1\|always0~1 4 COMB LCCOMB_X47_Y25_N10 4 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 2.528 ns; Loc. = LCCOMB_X47_Y25_N10; Fanout = 4; COMB Node = 'InPort:inst1\|always0~1'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { InPort:inst1|Mux0~35 InPort:inst1|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.941 ns InPort:inst1\|port~1113 5 COMB LCCOMB_X47_Y25_N4 56 " "Info: 5: + IC(0.263 ns) + CELL(0.150 ns) = 2.941 ns; Loc. = LCCOMB_X47_Y25_N4; Fanout = 56; COMB Node = 'InPort:inst1\|port~1113'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { InPort:inst1|always0~1 InPort:inst1|port~1113 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.420 ns) 4.945 ns InPort:inst1\|Mux29~42 6 COMB LCCOMB_X48_Y25_N8 1 " "Info: 6: + IC(1.584 ns) + CELL(0.420 ns) = 4.945 ns; Loc. = LCCOMB_X48_Y25_N8; Fanout = 1; COMB Node = 'InPort:inst1\|Mux29~42'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { InPort:inst1|port~1113 InPort:inst1|Mux29~42 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 5.467 ns InPort:inst1\|Mux29~43 7 COMB LCCOMB_X48_Y25_N12 1 " "Info: 7: + IC(0.247 ns) + CELL(0.275 ns) = 5.467 ns; Loc. = LCCOMB_X48_Y25_N12; Fanout = 1; COMB Node = 'InPort:inst1\|Mux29~43'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { InPort:inst1|Mux29~42 InPort:inst1|Mux29~43 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 5.864 ns InPort:inst1\|DataFiFo\[4\]~885 8 COMB LCCOMB_X48_Y25_N6 1 " "Info: 8: + IC(0.247 ns) + CELL(0.150 ns) = 5.864 ns; Loc. = LCCOMB_X48_Y25_N6; Fanout = 1; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~885'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { InPort:inst1|Mux29~43 InPort:inst1|DataFiFo[4]~885 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 6.571 ns InPort:inst1\|DataFiFo\[4\]~886 9 COMB LCCOMB_X48_Y25_N28 1 " "Info: 9: + IC(0.269 ns) + CELL(0.438 ns) = 6.571 ns; Loc. = LCCOMB_X48_Y25_N28; Fanout = 1; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~886'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { InPort:inst1|DataFiFo[4]~885 InPort:inst1|DataFiFo[4]~886 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.655 ns InPort:inst1\|DataFiFo\[4\] 10 REG LCFF_X48_Y25_N29 4 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 6.655 ns; Loc. = LCFF_X48_Y25_N29; Fanout = 4; REG Node = 'InPort:inst1\|DataFiFo\[4\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { InPort:inst1|DataFiFo[4]~886 InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 33.60 % ) " "Info: Total cell delay = 2.236 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.419 ns ( 66.40 % ) " "Info: Total interconnect delay = 4.419 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.655 ns" { InPort:inst1|port[0] InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 InPort:inst1|always0~1 InPort:inst1|port~1113 InPort:inst1|Mux29~42 InPort:inst1|Mux29~43 InPort:inst1|DataFiFo[4]~885 InPort:inst1|DataFiFo[4]~886 InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "6.655 ns" { InPort:inst1|port[0] {} InPort:inst1|Mux0~34 {} InPort:inst1|Mux0~35 {} InPort:inst1|always0~1 {} InPort:inst1|port~1113 {} InPort:inst1|Mux29~42 {} InPort:inst1|Mux29~43 {} InPort:inst1|DataFiFo[4]~885 {} InPort:inst1|DataFiFo[4]~886 {} InPort:inst1|DataFiFo[4] {} } { 0.000ns 1.295ns 0.256ns 0.258ns 0.263ns 1.584ns 0.247ns 0.247ns 0.269ns 0.000ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.150ns 0.420ns 0.275ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.662 ns + Shortest register " "Info: + Shortest clock path from clock \"clck\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 347 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 347; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns InPort:inst1\|DataFiFo\[4\] 3 REG LCFF_X48_Y25_N29 4 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X48_Y25_N29; Fanout = 4; REG Node = 'InPort:inst1\|DataFiFo\[4\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clck~clkctrl InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"clck\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 347 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 347; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.661 ns InPort:inst1\|port\[0\] 3 REG LCFF_X47_Y25_N1 5 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X47_Y25_N1; Fanout = 5; REG Node = 'InPort:inst1\|port\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clck clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|port[0] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clck clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|port[0] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.655 ns" { InPort:inst1|port[0] InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 InPort:inst1|always0~1 InPort:inst1|port~1113 InPort:inst1|Mux29~42 InPort:inst1|Mux29~43 InPort:inst1|DataFiFo[4]~885 InPort:inst1|DataFiFo[4]~886 InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "6.655 ns" { InPort:inst1|port[0] {} InPort:inst1|Mux0~34 {} InPort:inst1|Mux0~35 {} InPort:inst1|always0~1 {} InPort:inst1|port~1113 {} InPort:inst1|Mux29~42 {} InPort:inst1|Mux29~43 {} InPort:inst1|DataFiFo[4]~885 {} InPort:inst1|DataFiFo[4]~886 {} InPort:inst1|DataFiFo[4] {} } { 0.000ns 1.295ns 0.256ns 0.258ns 0.263ns 1.584ns 0.247ns 0.247ns 0.269ns 0.000ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.150ns 0.420ns 0.275ns 0.150ns 0.438ns 0.084ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clck clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|port[0] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "InPort:inst1\|DataFiFo\[4\] Inr_W clck 9.090 ns register " "Info: tsu for register \"InPort:inst1\|DataFiFo\[4\]\" (data pin = \"Inr_W\", clock pin = \"clck\") is 9.090 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.788 ns + Longest pin register " "Info: + Longest pin to register delay is 11.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Inr_W 1 PIN PIN_H21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_H21; Fanout = 3; PIN Node = 'Inr_W'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Inr_W } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -192 -488 -320 -176 "Inr_W" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.577 ns) + CELL(0.438 ns) 6.847 ns InPort:inst1\|Mux0~34 2 COMB LCCOMB_X47_Y25_N2 1 " "Info: 2: + IC(5.577 ns) + CELL(0.438 ns) = 6.847 ns; Loc. = LCCOMB_X47_Y25_N2; Fanout = 1; COMB Node = 'InPort:inst1\|Mux0~34'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.015 ns" { Inr_W InPort:inst1|Mux0~34 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 7.253 ns InPort:inst1\|Mux0~35 3 COMB LCCOMB_X47_Y25_N30 2 " "Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 7.253 ns; Loc. = LCCOMB_X47_Y25_N30; Fanout = 2; COMB Node = 'InPort:inst1\|Mux0~35'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 7.661 ns InPort:inst1\|always0~1 4 COMB LCCOMB_X47_Y25_N10 4 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 7.661 ns; Loc. = LCCOMB_X47_Y25_N10; Fanout = 4; COMB Node = 'InPort:inst1\|always0~1'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { InPort:inst1|Mux0~35 InPort:inst1|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 8.074 ns InPort:inst1\|port~1113 5 COMB LCCOMB_X47_Y25_N4 56 " "Info: 5: + IC(0.263 ns) + CELL(0.150 ns) = 8.074 ns; Loc. = LCCOMB_X47_Y25_N4; Fanout = 56; COMB Node = 'InPort:inst1\|port~1113'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { InPort:inst1|always0~1 InPort:inst1|port~1113 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.420 ns) 10.078 ns InPort:inst1\|Mux29~42 6 COMB LCCOMB_X48_Y25_N8 1 " "Info: 6: + IC(1.584 ns) + CELL(0.420 ns) = 10.078 ns; Loc. = LCCOMB_X48_Y25_N8; Fanout = 1; COMB Node = 'InPort:inst1\|Mux29~42'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { InPort:inst1|port~1113 InPort:inst1|Mux29~42 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 10.600 ns InPort:inst1\|Mux29~43 7 COMB LCCOMB_X48_Y25_N12 1 " "Info: 7: + IC(0.247 ns) + CELL(0.275 ns) = 10.600 ns; Loc. = LCCOMB_X48_Y25_N12; Fanout = 1; COMB Node = 'InPort:inst1\|Mux29~43'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { InPort:inst1|Mux29~42 InPort:inst1|Mux29~43 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 10.997 ns InPort:inst1\|DataFiFo\[4\]~885 8 COMB LCCOMB_X48_Y25_N6 1 " "Info: 8: + IC(0.247 ns) + CELL(0.150 ns) = 10.997 ns; Loc. = LCCOMB_X48_Y25_N6; Fanout = 1; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~885'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { InPort:inst1|Mux29~43 InPort:inst1|DataFiFo[4]~885 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 11.704 ns InPort:inst1\|DataFiFo\[4\]~886 9 COMB LCCOMB_X48_Y25_N28 1 " "Info: 9: + IC(0.269 ns) + CELL(0.438 ns) = 11.704 ns; Loc. = LCCOMB_X48_Y25_N28; Fanout = 1; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~886'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { InPort:inst1|DataFiFo[4]~885 InPort:inst1|DataFiFo[4]~886 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.788 ns InPort:inst1\|DataFiFo\[4\] 10 REG LCFF_X48_Y25_N29 4 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 11.788 ns; Loc. = LCFF_X48_Y25_N29; Fanout = 4; REG Node = 'InPort:inst1\|DataFiFo\[4\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { InPort:inst1|DataFiFo[4]~886 InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.087 ns ( 26.19 % ) " "Info: Total cell delay = 3.087 ns ( 26.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.701 ns ( 73.81 % ) " "Info: Total interconnect delay = 8.701 ns ( 73.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.788 ns" { Inr_W InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 InPort:inst1|always0~1 InPort:inst1|port~1113 InPort:inst1|Mux29~42 InPort:inst1|Mux29~43 InPort:inst1|DataFiFo[4]~885 InPort:inst1|DataFiFo[4]~886 InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.788 ns" { Inr_W {} Inr_W~combout {} InPort:inst1|Mux0~34 {} InPort:inst1|Mux0~35 {} InPort:inst1|always0~1 {} InPort:inst1|port~1113 {} InPort:inst1|Mux29~42 {} InPort:inst1|Mux29~43 {} InPort:inst1|DataFiFo[4]~885 {} InPort:inst1|DataFiFo[4]~886 {} InPort:inst1|DataFiFo[4] {} } { 0.000ns 0.000ns 5.577ns 0.256ns 0.258ns 0.263ns 1.584ns 0.247ns 0.247ns 0.269ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.150ns 0.150ns 0.150ns 0.420ns 0.275ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"clck\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 347 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 347; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns InPort:inst1\|DataFiFo\[4\] 3 REG LCFF_X48_Y25_N29 4 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X48_Y25_N29; Fanout = 4; REG Node = 'InPort:inst1\|DataFiFo\[4\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clck~clkctrl InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.788 ns" { Inr_W InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 InPort:inst1|always0~1 InPort:inst1|port~1113 InPort:inst1|Mux29~42 InPort:inst1|Mux29~43 InPort:inst1|DataFiFo[4]~885 InPort:inst1|DataFiFo[4]~886 InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.788 ns" { Inr_W {} Inr_W~combout {} InPort:inst1|Mux0~34 {} InPort:inst1|Mux0~35 {} InPort:inst1|always0~1 {} InPort:inst1|port~1113 {} InPort:inst1|Mux29~42 {} InPort:inst1|Mux29~43 {} InPort:inst1|DataFiFo[4]~885 {} InPort:inst1|DataFiFo[4]~886 {} InPort:inst1|DataFiFo[4] {} } { 0.000ns 0.000ns 5.577ns 0.256ns 0.258ns 0.263ns 1.584ns 0.247ns 0.247ns 0.269ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.150ns 0.150ns 0.150ns 0.420ns 0.275ns 0.150ns 0.438ns 0.084ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[4] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clck q\[8\] fifo:inst\|scfifo:scfifo_component\|scfifo_ta81:auto_generated\|a_dpfifo_8h81:dpfifo\|altsyncram_7pf1:FIFOram\|q_b\[8\] 10.722 ns memory " "Info: tco from clock \"clck\" to destination pin \"q\[8\]\" through memory \"fifo:inst\|scfifo:scfifo_component\|scfifo_ta81:auto_generated\|a_dpfifo_8h81:dpfifo\|altsyncram_7pf1:FIFOram\|q_b\[8\]\" is 10.722 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck source 2.690 ns + Longest memory " "Info: + Longest clock path from clock \"clck\" to source memory is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 347 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 347; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.636 ns) 2.690 ns fifo:inst\|scfifo:scfifo_component\|scfifo_ta81:auto_generated\|a_dpfifo_8h81:dpfifo\|altsyncram_7pf1:FIFOram\|q_b\[8\] 3 MEM M4K_X52_Y25 6 " "Info: 3: + IC(0.937 ns) + CELL(0.636 ns) = 2.690 ns; Loc. = M4K_X52_Y25; Fanout = 6; MEM Node = 'fifo:inst\|scfifo:scfifo_component\|scfifo_ta81:auto_generated\|a_dpfifo_8h81:dpfifo\|altsyncram_7pf1:FIFOram\|q_b\[8\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clck~clkctrl fifo:inst|scfifo:scfifo_component|scfifo_ta81:auto_generated|a_dpfifo_8h81:dpfifo|altsyncram_7pf1:FIFOram|q_b[8] } "NODE_NAME" } } { "db/altsyncram_7pf1.tdf" "" { Text "c:/data/training/NoCSimp_restored/db/altsyncram_7pf1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.635 ns ( 60.78 % ) " "Info: Total cell delay = 1.635 ns ( 60.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 39.22 % ) " "Info: Total interconnect delay = 1.055 ns ( 39.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clck clck~clkctrl fifo:inst|scfifo:scfifo_component|scfifo_ta81:auto_generated|a_dpfifo_8h81:dpfifo|altsyncram_7pf1:FIFOram|q_b[8] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clck {} clck~combout {} clck~clkctrl {} fifo:inst|scfifo:scfifo_component|scfifo_ta81:auto_generated|a_dpfifo_8h81:dpfifo|altsyncram_7pf1:FIFOram|q_b[8] {} } { 0.000ns 0.000ns 0.118ns 0.937ns } { 0.000ns 0.999ns 0.000ns 0.636ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_7pf1.tdf" "" { Text "c:/data/training/NoCSimp_restored/db/altsyncram_7pf1.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.823 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns fifo:inst\|scfifo:scfifo_component\|scfifo_ta81:auto_generated\|a_dpfifo_8h81:dpfifo\|altsyncram_7pf1:FIFOram\|q_b\[8\] 1 MEM M4K_X52_Y25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y25; Fanout = 6; MEM Node = 'fifo:inst\|scfifo:scfifo_component\|scfifo_ta81:auto_generated\|a_dpfifo_8h81:dpfifo\|altsyncram_7pf1:FIFOram\|q_b\[8\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:inst|scfifo:scfifo_component|scfifo_ta81:auto_generated|a_dpfifo_8h81:dpfifo|altsyncram_7pf1:FIFOram|q_b[8] } "NODE_NAME" } } { "db/altsyncram_7pf1.tdf" "" { Text "c:/data/training/NoCSimp_restored/db/altsyncram_7pf1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.907 ns) + CELL(2.828 ns) 7.823 ns q\[8\] 2 PIN PIN_J10 0 " "Info: 2: + IC(4.907 ns) + CELL(2.828 ns) = 7.823 ns; Loc. = PIN_J10; Fanout = 0; PIN Node = 'q\[8\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.735 ns" { fifo:inst|scfifo:scfifo_component|scfifo_ta81:auto_generated|a_dpfifo_8h81:dpfifo|altsyncram_7pf1:FIFOram|q_b[8] q[8] } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -536 512 688 -520 "q\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.916 ns ( 37.27 % ) " "Info: Total cell delay = 2.916 ns ( 37.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.907 ns ( 62.73 % ) " "Info: Total interconnect delay = 4.907 ns ( 62.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.823 ns" { fifo:inst|scfifo:scfifo_component|scfifo_ta81:auto_generated|a_dpfifo_8h81:dpfifo|altsyncram_7pf1:FIFOram|q_b[8] q[8] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.823 ns" { fifo:inst|scfifo:scfifo_component|scfifo_ta81:auto_generated|a_dpfifo_8h81:dpfifo|altsyncram_7pf1:FIFOram|q_b[8] {} q[8] {} } { 0.000ns 4.907ns } { 0.088ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clck clck~clkctrl fifo:inst|scfifo:scfifo_component|scfifo_ta81:auto_generated|a_dpfifo_8h81:dpfifo|altsyncram_7pf1:FIFOram|q_b[8] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clck {} clck~combout {} clck~clkctrl {} fifo:inst|scfifo:scfifo_component|scfifo_ta81:auto_generated|a_dpfifo_8h81:dpfifo|altsyncram_7pf1:FIFOram|q_b[8] {} } { 0.000ns 0.000ns 0.118ns 0.937ns } { 0.000ns 0.999ns 0.000ns 0.636ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.823 ns" { fifo:inst|scfifo:scfifo_component|scfifo_ta81:auto_generated|a_dpfifo_8h81:dpfifo|altsyncram_7pf1:FIFOram|q_b[8] q[8] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.823 ns" { fifo:inst|scfifo:scfifo_component|scfifo_ta81:auto_generated|a_dpfifo_8h81:dpfifo|altsyncram_7pf1:FIFOram|q_b[8] {} q[8] {} } { 0.000ns 4.907ns } { 0.088ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "InPort:inst1\|DataFiFo\[16\] dataInN\[16\] clck -1.202 ns register " "Info: th for register \"InPort:inst1\|DataFiFo\[16\]\" (data pin = \"dataInN\[16\]\", clock pin = \"clck\") is -1.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.661 ns + Longest register " "Info: + Longest clock path from clock \"clck\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 347 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 347; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.661 ns InPort:inst1\|DataFiFo\[16\] 3 REG LCFF_X43_Y25_N29 2 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X43_Y25_N29; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[16\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { clck~clkctrl InPort:inst1|DataFiFo[16] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[16] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[16] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.129 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns dataInN\[16\] 1 PIN PIN_AF14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; PIN Node = 'dataInN\[16\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataInN[16] } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -312 -512 -344 -296 "dataInN\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(0.438 ns) 3.653 ns InPort:inst1\|Mux17~181 2 COMB LCCOMB_X43_Y25_N30 1 " "Info: 2: + IC(2.216 ns) + CELL(0.438 ns) = 3.653 ns; Loc. = LCCOMB_X43_Y25_N30; Fanout = 1; COMB Node = 'InPort:inst1\|Mux17~181'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { dataInN[16] InPort:inst1|Mux17~181 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 4.045 ns InPort:inst1\|Mux17~182 3 COMB LCCOMB_X43_Y25_N28 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 4.045 ns; Loc. = LCCOMB_X43_Y25_N28; Fanout = 1; COMB Node = 'InPort:inst1\|Mux17~182'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { InPort:inst1|Mux17~181 InPort:inst1|Mux17~182 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.129 ns InPort:inst1\|DataFiFo\[16\] 4 REG LCFF_X43_Y25_N29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.129 ns; Loc. = LCFF_X43_Y25_N29; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[16\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { InPort:inst1|Mux17~182 InPort:inst1|DataFiFo[16] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 40.47 % ) " "Info: Total cell delay = 1.671 ns ( 40.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.458 ns ( 59.53 % ) " "Info: Total interconnect delay = 2.458 ns ( 59.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { dataInN[16] InPort:inst1|Mux17~181 InPort:inst1|Mux17~182 InPort:inst1|DataFiFo[16] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { dataInN[16] {} dataInN[16]~combout {} InPort:inst1|Mux17~181 {} InPort:inst1|Mux17~182 {} InPort:inst1|DataFiFo[16] {} } { 0.000ns 0.000ns 2.216ns 0.242ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[16] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[16] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { dataInN[16] InPort:inst1|Mux17~181 InPort:inst1|Mux17~182 InPort:inst1|DataFiFo[16] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { dataInN[16] {} dataInN[16]~combout {} InPort:inst1|Mux17~181 {} InPort:inst1|Mux17~182 {} InPort:inst1|DataFiFo[16] {} } { 0.000ns 0.000ns 2.216ns 0.242ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Allocated 129 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 16:08:16 2011 " "Info: Processing ended: Mon Jan 24 16:08:16 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
