Port
iic_sda;3
iic_tx_sda;3
SFP_TX_DISABLE0;2
SFP_TX_DISABLE1;2
ad_clk;2
b_out[0];2
b_out[1];2
b_out[2];2
b_out[3];2
b_out[4];2
b_out[5];2
b_out[6];2
b_out[7];2
de_out;2
eth_rst_n;2
eth_tx_ctl;2
eth_txc;2
eth_txd[0];2
eth_txd[1];2
eth_txd[2];2
eth_txd[3];2
g_out[0];2
g_out[1];2
g_out[2];2
g_out[3];2
g_out[4];2
g_out[5];2
g_out[6];2
g_out[7];2
hs_out;2
iic_scl;2
iic_tx_scl;2
o_p_l2txn;2
o_p_l2txp;2
o_p_l3txn;2
o_p_l3txp;2
pix_clk;2
r_out[0];2
r_out[1];2
r_out[2];2
r_out[3];2
r_out[4];2
r_out[5];2
r_out[6];2
r_out[7];2
vs_out;2
ad_data[0];1
ad_data[1];1
ad_data[2];1
ad_data[3];1
ad_data[4];1
ad_data[5];1
ad_data[6];1
ad_data[7];1
b_in[0];1
b_in[1];1
b_in[2];1
b_in[3];1
b_in[4];1
b_in[5];1
b_in[6];1
b_in[7];1
de_in;1
eth_rx_ctl;1
eth_rxc;1
eth_rxd[0];1
eth_rxd[1];1
eth_rxd[2];1
eth_rxd[3];1
free_clk;1
g_in[0];1
g_in[1];1
g_in[2];1
g_in[3];1
g_in[4];1
g_in[5];1
g_in[6];1
g_in[7];1
hs_in;1
i_p_l2rxn;1
i_p_l2rxp;1
i_p_l3rxn;1
i_p_l3rxp;1
i_p_refckn_0;1
i_p_refckp_0;1
key_in;1
key_in_2;1
key_udp_send;1
pixclk_in;1
r_in[0];1
r_in[1];1
r_in[2];1
r_in[3];1
r_in[4];1
r_in[5];1
r_in[6];1
r_in[7];1
rst_n;1
vs_in;1

Inst
BKCL_auto_0;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_1;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_2;gopBKCL
Pin
CAL_ACT_N;1

Inst
GRS_INST/grs;gopGRS
Pin
GRS_N;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/i_axi4s_data_tdata[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
N11_mux11_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N151_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N151_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/scl_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/char_23_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key1_pulse/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N72/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N151_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N151_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N153/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
N11_mux15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
SFP_TX_DISABLE0_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
SFP_TX_DISABLE0_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
SFP_TX_DISABLE1_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
SFP_TX_DISABLE1_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ad_clk_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ad_clk_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ad_data_ibuf[0]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
ad_data_ibuf[0]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
ad_data_ibuf[1]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
ad_data_ibuf[1]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
ad_data_ibuf[2]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
ad_data_ibuf[2]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
ad_data_ibuf[3]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
ad_data_ibuf[3]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
ad_data_ibuf[4]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
ad_data_ibuf[4]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
ad_data_ibuf[5]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
ad_data_ibuf[5]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
ad_data_ibuf[6]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
ad_data_ibuf[6]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
ad_data_ibuf[7]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
ad_data_ibuf[7]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N60[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_eth_ctrl/arp_tx_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N60[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N11_mux3_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key1_cnt_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N151_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N91_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N24_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N60[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N60[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N60[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_fsm[2:0]_71/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N102_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N91_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N91_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N91_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N11_mux7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N91_5/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N128.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N128.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N131.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
adc_fft_top_inst/data_modulus_inst/N7_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/N7_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/N7_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/N7_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/N12_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/N12_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/N12_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/N12_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/N12_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/N12_1_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/N12_1_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/N12_1_15/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst/data_modulus_inst/N16/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/N19/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/N62_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/N64_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/data_valid/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/cnt_19[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/cnt_19[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/cnt_19[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/cnt_19[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][26]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][19]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][15]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][10]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][26]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[10][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_m1_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_15/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[13][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N152.lt_15/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[14][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N151_m2_m2_m2_m1_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N34_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/input_eof/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[13][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[15][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/fft_working/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N38.lt_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N38.lt_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N38.lt_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N38.lt_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N38.lt_15/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N76.lt_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N76.lt_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N76.lt_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N76.lt_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N76.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N113_m2_m2_a1_2_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N113_m2_m2_a1_2_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N114.lt_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N114.lt_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N114.lt_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N114.lt_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N114.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N151_m2_m2_a1_2_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N151_m2_m2_a1_2_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N151_m2_m2_a1_2_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N151_m2_m2_a1_2_6/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N151_m2_m2_m1_a1_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N151_m2_m2_m1_a1_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N151_m2_m2_m2_a1_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N151_m2_m2_m2_a1_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N151_m2_m2_m2_a1_1_5/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N152.lt_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N152.lt_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N152.lt_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N152.lt_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N152.lt_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_8/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_a1_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_a1_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_a1_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_m1_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_6/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N245_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/i_axi4s_data_tdata[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N34_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[10][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[10][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[10][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[10][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[10][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N525_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4[6]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[13][14]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N70_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[14][14]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[1][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[2][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[3][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[4][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[5][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[6][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[7][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[8][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[9][8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[10][9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[11][10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[12][11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[13][12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[14][13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[15][14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[16][15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N97/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/i_axi4s_data_tdata[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N44_mux7_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N75_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/N62_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N75_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_2_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N101/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_13[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_13[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_13[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_13[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_13[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_13[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_13[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_13[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_16[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_16[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_16[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_16[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_16[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_16[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_16[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N104_16[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd[7]/opit_0_A2Q0;gopA2Q0
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_0_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0;gopA2Q0
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_0_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_1_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_0_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_0_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_0_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_0_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_0_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_0_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_0_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_1_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_4_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_1_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_1_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_1_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_1_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_1_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_1_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_1_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_2_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_3_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_2_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_2_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_2_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_2_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_2_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_2_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_2_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_3_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N75_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_3_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_3_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_3_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_3_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_3_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_3_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_3_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_4_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_6_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_4_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_4_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_4_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_4_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_4_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_4_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_4_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_5_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_7_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_5_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_5_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_5_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_5_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_5_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_5_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_5_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_6_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/data_modulus_inst/N64_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_6_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_6_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_6_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_6_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_6_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_6_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_6_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_7_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_7_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_7_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_7_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_7_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_7_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_7_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_7_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N75_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/data_in_5_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/i_axi4s_data_tdata[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N368/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/fft_data_gen_inst/i_axi4s_data_tdata[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/rd_valid/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/i_axi4s_data_tdata[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/i_axi4s_data_tvalid/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_valid/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/o_datain_rdy/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N71_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N71_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N95/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/in_eof_c1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/o_index[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/input_valid_ext_d1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/input_valid_int_without_sof/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N404/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/o_index[1]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/o_index[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/o_index[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/o_index[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_61/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_wr_sel[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_3/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_4/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_7/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_9/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_11/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_12/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_14/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_15/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_16/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_17/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_18/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_20/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_21/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_22/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_23/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_24/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/N80_4[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/N80_4[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N141_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[2]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[3]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[4]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/N80_4[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/genblk5[1].mult_i/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/mult_0/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/genblk5[1].mult_i/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/mult_0/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/genblk5[1].mult_i/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/mult_0/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/genblk5[1].mult_i/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/mult_0/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[15]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[17]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[19]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[21]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[23]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[25]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[27]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[29]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[31]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[33]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[35]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[37]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N525_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_82/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[25]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_wr_sel[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_wr_sel[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]_inv_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4[6]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N265_10[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[14]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[16]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[18]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[20]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[6]/opit_0_A2Q20;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[15]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[17]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[18]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[15]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[17]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[19]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[21]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[23]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[25]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[27]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[29]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[31]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[33]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[35]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[37]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[16]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum2/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[11][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[14]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[16]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[18]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[20]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[15]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[17]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[18]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28_1[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29_1[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29_1[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N444/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N352/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29_1[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29_1[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29_1[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_wen/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[10][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N141_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N139_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216_1.fsub_5/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28_1[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N527_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N403_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N140_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_2/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_3/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[8]/opit_0_A2Q20;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[10][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N346_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_3/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_4/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_7/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_9/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_11/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_12/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_14/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_15/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_16/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_17/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_18/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_20/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_21/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_22/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_23/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_24/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99_1.fsub_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99_1.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99_1.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N100.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1[5]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N444/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_8[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/last_stage_end_c1_dly[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_8[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_8[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_9[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N352/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N242_7_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N518/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N468/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_inc_c2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3[6]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2[5]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N140_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_en_c1_dly_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N346_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[38]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum2_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2[0]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N527_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_en_c1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/in_eof_c2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/last_stage_end_c1_dly[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/last_stage_end_c1_dly[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_8[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[2]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/N80_4[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_73/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_wen/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_ind/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N366_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_rd_sel/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N70_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_wen/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N366_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt[7]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_8[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_data_sel/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_data_sel_dly[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_data_sel_dly[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum2_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_8[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N70_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_fft_end/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage_end_c2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_c1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_3/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_4/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_7/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_3/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_4/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_7/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_9/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N422/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]_inv_1/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_3/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_4/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[8]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[9]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[10]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[11]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[12]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[13]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[14]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[15]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[16]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[17]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[18]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[19]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[20]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[21]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[22]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[23]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[24]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[25]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[26]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[27]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[28]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[29]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[30]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[31]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[32]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[33]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[34]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[35]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[36]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[37]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[38]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[39]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[40]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[41]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[42]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[43]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[44]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[45]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[46]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[47]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[48]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[49]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N139_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[8]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[9]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[10]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[11]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[12]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[13]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[14]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[15]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[16]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[17]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[18]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[19]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[20]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[21]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[22]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[23]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[24]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[25]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[26]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[27]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[28]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[29]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[30]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[31]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[32]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[33]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[34]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[35]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[36]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[37]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[38]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[39]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[40]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[41]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[42]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[43]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[44]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[45]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[46]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[47]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[48]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[49]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_wr_odd_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k/U_ipml_sdpram_drm/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k/U_ipml_sdpram_drm/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram1/use_drm.u_drm_sdpram/t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k/U_ipml_sdpram_drm/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram1/use_drm.u_drm_sdpram/t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k/U_ipml_sdpram_drm/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N7_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N7_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N7_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N7_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N12_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N12_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N12_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N12_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N12_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N12_1_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N12_1_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N12_1_15/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N16/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/data_modulus_inst/N19/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N64_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/cnt_19[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/data_valid/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/cnt_19[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/cnt_19[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/cnt_19[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/cnt_19[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N3_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N12_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][4]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N38.lt_15/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N375_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N139/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][0]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][19]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N845_14[1]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[10][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.lt_15/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[12][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[12][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[13][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N152.lt_15/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N845_38[1]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29_1[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[13][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][1]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[14][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[14][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[13][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[15][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/N4_mux6_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/o_data_0_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N38.lt_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N38.lt_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N38.lt_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N38.lt_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N76.lt_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N76.lt_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N76.lt_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N76.lt_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N76.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N113_m2_m2_a1_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N113_m2_m2_a1_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N114.lt_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N114.lt_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N114.lt_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N114.lt_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N114.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N151_m2_m2_a1_1_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N151_m2_m2_a1_1_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N151_m2_m2_a1_1_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N151_m2_m2_a1_1_6/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N151_m2_m2_m1_a1_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N151_m2_m2_m1_a1_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N151_m2_m2_m2_a1_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N151_m2_m2_m2_a1_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N151_m2_m2_m2_a1_1_5/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28_1[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N152.lt_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N152.lt_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N152.lt_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N152.lt_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N152.lt_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_8/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_1_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_1_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_1_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_1_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_a1_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_a1_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_a1_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_m1_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_m1_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_6/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_wen/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.lt_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.lt_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.lt_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.lt_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.lt_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[12][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.lt_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N36_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N357_mux7_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum2_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_79/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/char_14_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N845_24[1]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N845_87[1]_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N1708_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[10][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[10][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[10][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum2_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_m1_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[11][13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[11][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[11][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28_1[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[12][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N151_m2_m2_m2_m1_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28_1[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[1][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[2][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[3][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[4][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[5][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[6][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[7][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[8][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[9][8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[10][9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[11][10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[12][11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[13][12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[14][13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[15][14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[16][15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[38]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N44_mux7_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N34_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N44_mux7_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/rd_valid/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N97/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N90/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N101/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_13[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_13[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_13[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_13[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_13[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_13[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_13[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_13[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_16[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_16[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_16[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_16[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_16[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_16[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_16[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N104_16[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N34_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd[7]/opit_0_A2Q0;gopA2Q0
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N34_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N75_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0;gopA2Q0
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_0_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_4_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_0_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_0_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_0_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_0_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_0_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_0_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_0_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_3_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_2_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/N75_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_2_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_2_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_2_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_2_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_2_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_2_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_2_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_3_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/i_axi4s_data_tdata[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_3_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_3_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_3_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_3_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_3_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_3_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_3_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_4_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_6_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_4_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_4_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_4_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_4_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_4_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_4_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_4_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_2_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_6_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_6_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_6_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_6_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_6_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_6_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_6_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_6_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_0/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_1/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_2/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_3/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_4/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_5/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_6/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_7/ram32x1dp;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/data_in_0_0_we/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/i_axi4s_data_tdata[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/i_axi4s_data_tdata[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/data_o[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/i_axi4s_data_tdata[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/i_axi4s_data_tvalid/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N62_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_valid/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/input_valid_ext_d1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N95/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N71_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/o_index[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/o_datain_rdy/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_inc_c2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N404/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/in_eof_c1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N15_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28_1[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/o_index[1]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/o_index[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/o_index[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/o_index[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_82/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_61/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N366_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_c1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_wr_sel[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N408_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[14]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/trig_tx_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N375_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_10[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N386_mux7_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N263/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29_1[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/N80_4[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N386_mux7_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216_1.fsub_5/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_wr_sel[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[23]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_3/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_4/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_7/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_9/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_11/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_12/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_14/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_15/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_16/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_17/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_18/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_20/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_21/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_22/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_23/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_24/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/N80_4[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28_1[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[2]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[3]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta[4]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/N80_4[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/genblk5[1].mult_i/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/mult_0/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/genblk5[1].mult_i/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/mult_0/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/genblk5[1].mult_i/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/mult_0/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/genblk5[1].mult_i/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/mult_0/gopapm;gopAPM
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
P[24];2
P[25];2
P[26];2
P[27];2
P[28];2
P[29];2
P[30];2
P[31];2
P[32];2
P[33];2
P[34];2
P[35];2
P[36];2
P[37];2
P[38];2
P[39];2
P[40];2
P[41];2
P[42];2
P[43];2
P[44];2
P[45];2
P[46];2
P[47];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
PO[24];2
PO[25];2
PO[26];2
PO[27];2
PO[28];2
PO[29];2
PO[30];2
PO[31];2
PO[32];2
PO[33];2
PO[34];2
PO[35];2
PO[36];2
PO[37];2
PO[38];2
PO[39];2
PO[40];2
PO[41];2
PO[42];2
PO[43];2
PO[44];2
PO[45];2
PO[46];2
PO[47];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XBO[9];2
XBO[10];2
XBO[11];2
XBO[12];2
XBO[13];2
XBO[14];2
XBO[15];2
XBO[16];2
XBO[17];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
XO[9];2
XO[10];2
XO[11];2
XO[12];2
XO[13];2
XO[14];2
XO[15];2
XO[16];2
XO[17];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
PI[24];1
PI[25];1
PI[26];1
PI[27];1
PI[28];1
PI[29];1
PI[30];1
PI[31];1
PI[32];1
PI[33];1
PI[34];1
PI[35];1
PI[36];1
PI[37];1
PI[38];1
PI[39];1
PI[40];1
PI[41];1
PI[42];1
PI[43];1
PI[44];1
PI[45];1
PI[46];1
PI[47];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
X[9];1
X[10];1
X[11];1
X[12];1
X[13];1
X[14];1
X[15];1
X[16];1
X[17];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XBI[9];1
XBI[10];1
XBI[11];1
XBI[12];1
XBI[13];1
XBI[14];1
XBI[15];1
XBI[16];1
XBI[17];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
XI[9];1
XI[10];1
XI[11];1
XI[12];1
XI[13];1
XI[14];1
XI[15];1
XI[16];1
XI[17];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Y[9];1
Y[10];1
Y[11];1
Y[12];1
Y[13];1
Y[14];1
Y[15];1
Y[16];1
Y[17];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1
Z[24];1
Z[25];1
Z[26];1
Z[27];1
Z[28];1
Z[29];1
Z[30];1
Z[31];1
Z[32];1
Z[33];1
Z[34];1
Z[35];1
Z[36];1
Z[37];1
Z[38];1
Z[39];1
Z[40];1
Z[41];1
Z[42];1
Z[43];1
Z[44];1
Z[45];1
Z[46];1
Z[47];1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[15]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[17]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[19]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[21]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[23]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[25]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[27]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[29]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[31]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[33]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[35]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[37]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N408_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[14]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[16]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[18]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[20]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[15]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[17]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[18]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[15]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[17]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[19]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[21]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[23]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[25]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[27]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[29]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[31]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[33]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[35]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[37]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N403_49/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N504_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N644/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N357_mux7_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N335_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/tx_bit_sel[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/N12_3_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[14]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[16]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[18]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1[20]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[15]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[17]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[18]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28_1[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28_1[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N139_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29_1[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29_1[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29_1[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.fsub_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N139_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/N80_4[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/i_axi4s_data_tdata[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[1]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[38]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_2/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_3/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_high[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum_low[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[4]/opit_0_A2Q20;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_high[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum_low[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_3/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_4/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_7/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_9/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_11/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_12/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_14/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_15/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_16/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_17/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_18/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_20/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_21/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_22/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_23/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_24/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/input_valid_int_without_sof/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99_1.fsub_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99_1.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99_1.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N100.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
key_filter_inst2/N32_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N468/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_8[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_9[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_8[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4[6]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N242_7_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N265_10[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N422/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_fft_end/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N366_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[8]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_rd_sel/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_wr_sel[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_8[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_8[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3[6]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2[5]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_8[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_en_c1_dly_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/o_re[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/last_stage_end_c1_dly[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1[5]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2[0]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst2/cnt_20ms[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/in_eof_c2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N245_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/last_stage_end_c1_dly[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/last_stage_end_c1_dly[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N183_8[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_raddr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_73/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[11][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_ind/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N70_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt[7]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_data_sel/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_data_sel_dly[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_data_sel_dly[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_en_c1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_raddr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/input_eof/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4[6]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28_1[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage_end_c2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_3/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_4/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_7/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_3/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_4/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_7/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_9/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N518/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]_inv_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_8/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_waddr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_3/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_4/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram16x1d;gopRAM16X1D
Pin
RD;2
RAD0;1
RAD1;1
RAD2;1
RAD3;1
RAD4;1
WADM0;1
WADM1;1
WADM2;1
WADM3;1
WADM4;1
WCLK;1
WD;1
WE;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[2]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/cnt_add/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N106_59[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[8]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[9]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[10]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[11]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[12]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[13]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[14]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[15]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[16]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[17]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[18]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[19]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[20]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[21]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[22]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[23]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[24]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[25]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[26]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[27]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[28]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[29]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[30]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[31]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[32]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[33]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[34]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[35]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[36]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[37]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[38]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[39]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[40]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[41]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[42]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[43]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[44]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[45]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[46]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[47]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[48]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata[49]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[8]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[9]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[10]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[11]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[12]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[13]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[14]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[15]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[16]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[17]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[18]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[19]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[20]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[21]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[22]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[23]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[24]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[25]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[26]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[27]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[28]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[29]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[30]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[31]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[32]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[33]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[34]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[35]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[36]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[37]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[38]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[39]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[40]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[41]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[42]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[43]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[44]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[45]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[46]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[47]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[48]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata[49]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_wr_odd_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k/U_ipml_sdpram_drm/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k/U_ipml_sdpram_drm/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram1/use_drm.u_drm_sdpram/t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k/U_ipml_sdpram_drm/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram1/use_drm.u_drm_sdpram/t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k/U_ipml_sdpram_drm/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
b_in_ibuf[3]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
b_in_ibuf[3]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
b_in_ibuf[4]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
b_in_ibuf[4]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
b_in_ibuf[5]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
b_in_ibuf[5]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
b_in_ibuf[6]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
b_in_ibuf[6]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
b_in_ibuf[7]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
b_in_ibuf[7]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
b_out_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
b_out_obuf[0]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
b_out_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
b_out_obuf[1]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
b_out_obuf[2]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
b_out_obuf[2]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
b_out_obuf[3]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
b_out_obuf[3]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
b_out_obuf[4]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
b_out_obuf[4]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
b_out_obuf[5]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
b_out_obuf[5]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
b_out_obuf[6]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
b_out_obuf[6]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
b_out_obuf[7]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
b_out_obuf[7]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
clkbufg_3/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_4/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_5/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_6/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_7/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_8/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_9/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_10/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_11/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
de_in_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
de_in_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
de_out_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
de_out_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
dram_ctrl_inst/N1070_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N532_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N66_mux16_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N122_39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N122_33/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N96_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dram_ctrl_inst/N96_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dram_ctrl_inst/N96_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dram_ctrl_inst/N96_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dram_ctrl_inst/N96_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dram_ctrl_inst/N816_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N122_45/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N122_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N66_mux11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N122_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N122_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N645_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N532_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/N70_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N262_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N337_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N294_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N274_mux10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N691/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N294_mux10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N427_mux7_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N317_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1070_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1053/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N295/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N330/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/v_count[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N367_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/state_fsm[3:0]_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N537_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/state_4/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N66_mux8_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/cnt_flag/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N537_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_49[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1973_mux10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N561_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N561_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1016_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N642_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/cnt_add_neg_pix/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N822_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/state_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N851_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N827_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dram_ctrl_inst/N827_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dram_ctrl_inst/N868_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N827_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/dram_wr_addr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_42/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_47_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/state_10/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N868_49[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N868_49[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_51[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_49[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_49[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_49[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_49[15]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N868_49[12]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_49[13]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_49[14]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_49[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_49[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/dram_wr_data[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/fifo_rden_real/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N5779_30/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1071_or[9]_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N979/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1070_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N988/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1070_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1021_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1071_or[9]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1070_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/N88_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/cnt_key_d1[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N1045/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1070_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1133_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1073/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1070_6/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_rd_addr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N1070_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1071_or[8]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1071_or[8]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1080/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1146_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N985/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1081/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1144_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1071_or[9]_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dram_ctrl_inst/N122_41/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1099/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N642_1_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1144_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1084/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1096/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1120_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N1146_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N301/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/dram_rd_addr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N1016_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N66_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/cnt[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/cnt[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/cnt[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/cnt[16]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/cnt[18]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/cnt[20]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/cnt[22]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/cnt[24]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/cnt_add_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/vs_in_d1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/cnt_add_2_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dram_ctrl_inst/cnt_add_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dram_ctrl_inst/cnt_add_neg_pix_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/cnt_key_0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/cnt_add_neg_pix_2_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dram_ctrl_inst/cnt_add_neg_pix_2_d2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dram_ctrl_inst/cnt_add_neg_pix_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dram_ctrl_inst/cnt_add_neg_pix_d2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dram_ctrl_inst/state_0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/cnt_key_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/cnt_key_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/cnt_key_3/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N1011_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/dram_rd_addr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/dram_rd_addr[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/dram_rd_addr[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/dram_rd_addr[7]/opit_0_A2Q0;gopA2Q0
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/dram_rd_addr[10]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dram_ctrl_inst/dram_wr_addr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/dram_wr_addr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/dram_wr_addr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/dram_wr_addr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/dram_wr_addr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/dram_wr_addr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N237_mux4_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/dram_wr_addr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/dram_wr_addr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/dram_wr_addr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N825_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/dram_wr_data[1]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[2]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[3]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[4]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[5]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[6]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[7]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[8]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[9]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[10]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[11]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[12]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[13]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[14]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/dram_wr_data[15]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dram_ctrl_inst/state_3/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/fifo_rden_freq/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/fifo_rden_real_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/state_9/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/state_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/state_fsm[3:0]_4_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/state_fsm[3:0]_34_or[0]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/state_8/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/state_5/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/state_6/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N532_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/state_7/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N536_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[7]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/state_11/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N511_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/state_fsm[3:0]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/dram_wr_addr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/N75_9[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/vs_in_d2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_rst_n_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
eth_rst_n_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
eth_rx_ctl_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
eth_rxc_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
eth_rxc_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
eth_rxd_ibuf[0]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
eth_rxd_ibuf[1]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
eth_rxd_ibuf[2]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
eth_rxd_ibuf[3]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
eth_udp_loop/N71_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/N71_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/N71_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/N71_1_7/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
eth_udp_loop/N115_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/N117_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_16_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/hsst_tx_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N75[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N24_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N96_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N3[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N167_37/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N75[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N24_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N662_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N147.eq_4/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N3[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N167_45/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N357_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N75[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N24_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N24_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N75[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N75[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N75[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N305_18_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N96_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N150.eq_4/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N96_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N50_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N305_52/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N147.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N147.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N72_mux3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N150.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N150.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
eth_udp_loop/hsst_tx_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N119_42/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/hsst_tx_cnt[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_tx_cnt[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txk3[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_tx_cnt[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N403_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/hsst_txd3[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N333_1[4]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/hsst_txd3[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/tx_state_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_tx_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N447_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_tx_cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/rec_pkt_done_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/rec_pkt_done_d2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/tx_state_0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N626/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/tx_state_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/rx_buf_rden/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N837_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N58_sum4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/cur_state_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N305_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N114_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N114_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_91/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N636_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N60_mux3_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N289_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N419_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N447_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_cnt[15]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N310_7_2/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N455/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N310_12/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N310_13/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N305_57/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N312_1_or[0]_4_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N403_63/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N447_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N312_1_or[0]_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N357_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N167_33/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N359_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N767_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N366_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N564_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_71/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N403_41/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N403_45/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_75/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_85/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[35]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_90/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N403_61/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/cur_state_0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[36]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N403_57/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N447_51/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N422_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N564_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
word_align_inst/shift_cnt_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N447_47/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N463_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N447_59/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N558/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N707/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N867_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N463_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N447_39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N567_or[0]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N640/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N848/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N567_or[0]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N305_54/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N114_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/cur_state_3/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N704_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N70_sum4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/cur_state_4/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N1058_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N364/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/cur_state_fsm[4:0]_26/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N305_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/cnt[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N58_sum3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/cur_state_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/error_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/cnt_19[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N447_63/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_52/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N186/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N163_mux2_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N463_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N312_1_or[0]_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_ip_t[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N770/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_53/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_67/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[45]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[32]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[44]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N403_68/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[41]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[33]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[39]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[40]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[34]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_57/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[38]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[37]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N406/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_83/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[42]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N312_1_or[0]_5_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[43]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N98/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_63/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[47]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[46]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N832_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N422_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/eth_type[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/eth_type[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/eth_type[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/eth_type[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/eth_type[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/eth_type[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/eth_type[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/eth_type[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/op_data[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/skip_en/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip[31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/arp_rx_type/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N835/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N447_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/arp_rx_done/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[32]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[33]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[34]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[35]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[36]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[37]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[38]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[39]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[40]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[41]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[42]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[43]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[44]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[45]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[46]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac[47]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[42]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[33]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[44]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[36]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[40]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[37]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[34]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[32]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[38]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[39]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[41]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[35]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[45]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[47]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[46]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[43]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N184_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N184_1_5/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N780_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N419_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[0]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[1]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[2]_1/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[2]_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[2]_7_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[7]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[3]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[4]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[5]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[6]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[7]_1/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_36[0]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[7]_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_36[1]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[7]_10/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N290_12/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N290_14/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N961_or[3]_2_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N417/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N290_18/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_34[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N326_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/data_cnt[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N375_39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N375_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N375_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N831/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N375_36/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N408_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N375_48/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N408_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[2]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N408_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N408_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N408_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N375_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N375_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_10[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_10[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N961_or[1]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N410_9/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N414_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/cnt[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N415_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N418_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N420_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N426_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/cur_state_4/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N767_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/data_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/crc_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_34[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/gmii_txd[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_34[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N326_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_42[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_42[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_42[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_42[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_42[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_42[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_42[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_42[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_43[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_43[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_43[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_43[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_43[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_43[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_43[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_43[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_51[0]_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_51[1]_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_51[2]_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_51[3]_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_51[4]_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_51[5]_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_51[6]_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_51[7]_1/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/gmii_tx_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_53[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_53[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_53[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_53[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_53[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_53[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_53[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_54[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N290_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N375_44/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[7][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[7][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[18][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[18][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[18][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[18][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[18][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[18][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[18][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[18][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[19][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[19][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[19][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[19][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[19][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[19][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[19][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[19][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[20][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[20][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[20][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[20][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[20][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[20][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[20][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[20][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[21][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[21][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[21][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[21][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[21][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[21][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[21][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[21][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[22][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[22][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[22][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[22][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[22][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[22][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[22][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[22][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[23][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[23][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[23][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[23][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[23][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[23][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[23][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[23][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[24][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[24][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[24][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[24][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[24][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[24][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[24][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[24][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[25][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[25][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[25][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[25][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[25][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[25][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[25][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[25][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[26][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[26][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[26][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[26][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[26][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[26][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[26][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[26][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[27][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[27][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[27][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[27][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[27][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[27][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[27][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/arp_data[27][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N418_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/cnt[2]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/cnt[3]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/cnt[4]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/crc_clr/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_51[7]_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/cur_state_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/cur_state_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/cur_state_3/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N290_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/data_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/data_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/data_cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N414_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10][18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N229_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/gmii_txd[0]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/gmii_txd[1]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/gmii_txd[2]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/gmii_txd[3]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/gmii_txd[4]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/gmii_txd[5]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/gmii_txd[6]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_arp_tx/cur_state_0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/skip_en/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9][3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/tx_en_d0/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/tx_en_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N111_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N220_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N229_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N263/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N102_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N248_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N229_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N84_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N206_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N236_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/tx_done_t/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N243_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N816_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N100.eq_2/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N192_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N75_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8][12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N186_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[27]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_51[7]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N189_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N183_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_m1_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N102_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_eth_ctrl/udp_tx_busy/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N461_8_and[2][1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/start_en_d0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll;gopPLL
Pin
CLKOUT0;2
CLKOUT0_EXT;2
CLKOUT0_WL;2
CLKOUT1;2
CLKOUT2;2
CLKOUT3;2
CLKOUT4;2
CLKOUT5;2
CLKSWITCH_FLAG;2
CLK_INT_FB;2
LOCK;2
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKIN_SEL_EN;1
CLKOUT0_EXT_SYN;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CRIPPLE_SEL;1
DUTY0[0];1
DUTY0[1];1
DUTY0[2];1
DUTY0[3];1
DUTY0[4];1
DUTY0[5];1
DUTY0[6];1
DUTY0[7];1
DUTY0[8];1
DUTY0[9];1
DUTY1[0];1
DUTY1[1];1
DUTY1[2];1
DUTY1[3];1
DUTY1[4];1
DUTY1[5];1
DUTY1[6];1
DUTY1[7];1
DUTY1[8];1
DUTY1[9];1
DUTY2[0];1
DUTY2[1];1
DUTY2[2];1
DUTY2[3];1
DUTY2[4];1
DUTY2[5];1
DUTY2[6];1
DUTY2[7];1
DUTY2[8];1
DUTY2[9];1
DUTY3[0];1
DUTY3[1];1
DUTY3[2];1
DUTY3[3];1
DUTY3[4];1
DUTY3[5];1
DUTY3[6];1
DUTY3[7];1
DUTY3[8];1
DUTY3[9];1
DUTY4[0];1
DUTY4[1];1
DUTY4[2];1
DUTY4[3];1
DUTY4[4];1
DUTY4[5];1
DUTY4[6];1
DUTY4[7];1
DUTY4[8];1
DUTY4[9];1
ICP_BASE;1
ICP_SEL[0];1
ICP_SEL[1];1
ICP_SEL[2];1
ICP_SEL[3];1
LOAD_PHASE;1
LPFRES_SEL[0];1
LPFRES_SEL[1];1
LPFRES_SEL[2];1
PFDEN;1
PHASE_DIR;1
PHASE_SEL[0];1
PHASE_SEL[1];1
PHASE_SEL[2];1
PHASE_STEP_N;1
PLL_PWD;1
RATIO0[0];1
RATIO0[1];1
RATIO0[2];1
RATIO0[3];1
RATIO0[4];1
RATIO0[5];1
RATIO0[6];1
RATIO0[7];1
RATIO0[8];1
RATIO0[9];1
RATIO1[0];1
RATIO1[1];1
RATIO1[2];1
RATIO1[3];1
RATIO1[4];1
RATIO1[5];1
RATIO1[6];1
RATIO1[7];1
RATIO1[8];1
RATIO1[9];1
RATIO2[0];1
RATIO2[1];1
RATIO2[2];1
RATIO2[3];1
RATIO2[4];1
RATIO2[5];1
RATIO2[6];1
RATIO2[7];1
RATIO2[8];1
RATIO2[9];1
RATIO3[0];1
RATIO3[1];1
RATIO3[2];1
RATIO3[3];1
RATIO3[4];1
RATIO3[5];1
RATIO3[6];1
RATIO3[7];1
RATIO3[8];1
RATIO3[9];1
RATIO4[0];1
RATIO4[1];1
RATIO4[2];1
RATIO4[3];1
RATIO4[4];1
RATIO4[5];1
RATIO4[6];1
RATIO4[7];1
RATIO4[8];1
RATIO4[9];1
RATIOF[0];1
RATIOF[1];1
RATIOF[2];1
RATIOF[3];1
RATIOF[4];1
RATIOF[5];1
RATIOF[6];1
RATIOF[7];1
RATIOF[8];1
RATIOF[9];1
RATIOI[0];1
RATIOI[1];1
RATIOI[2];1
RATIOI[3];1
RATIOI[4];1
RATIOI[5];1
RATIOI[6];1
RATIOI[7];1
RATIOI[8];1
RATIOI[9];1
RATIOM[0];1
RATIOM[1];1
RATIOM[2];1
RATIOM[3];1
RATIOM[4];1
RATIOM[5];1
RATIOM[6];1
RST;1
RSTODIV;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL;gopIGDDR
Pin
INCK;2
MO;2
OUT;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
DESCLK;1
MI;1
PADI;1
RESET;1
SYSCLK;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL;gopIGDDR
Pin
INCK;2
MO;2
OUT;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
DESCLK;1
MI;1
PADI;1
RESET;1
SYSCLK;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr3/gateigddr_IOL;gopIGDDR
Pin
INCK;2
MO;2
OUT;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
DESCLK;1
MI;1
PADI;1
RESET;1
SYSCLK;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr4/gateigddr_IOL;gopIGDDR
Pin
INCK;2
MO;2
OUT;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
DESCLK;1
MI;1
PADI;1
RESET;1
SYSCLK;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL;gopIGDDR
Pin
INCK;2
MO;2
OUT;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
DESCLK;1
MI;1
PADI;1
RESET;1
SYSCLK;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_low[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_low[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_low[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_low[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N148_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r_d1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r_d1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r_d1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r_d1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft2/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft2/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft3/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft3/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N32_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N192_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N75_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/crc_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N192_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N183_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N102_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N148_2/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N248_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N192_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N206_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N186_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N243_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N403_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N189_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/cnt[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[25]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N3_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N119_38/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N579/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_17_33/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N119_49/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_16_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N119_30/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_17_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_17_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_16_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_16_30/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_17_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_17_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N171_maj3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_17_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_16_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_17_26/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N119_44/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N371/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/status[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_16_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N786_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N167_57/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/status[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N119_50/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_16_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N167_59/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N167_41/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_16_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N167_49/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N114_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N593/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N635_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_16_26/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N188.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cur_state_6/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N249_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N249_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N249_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N249_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N249_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N249_1.fsub_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N249_1.fsub_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N249_1.fsub_15/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N250.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N250.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N250.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N250.eq_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N305_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N369/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N171_sum5_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N305_25_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N305_26/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N582_3_or[1]_2_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N463_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cur_state_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N305_58/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N427_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N689/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N307_1_or[0]_9/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N582_3_or[0]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N571_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N371_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N424_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cur_state_0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N752_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N648/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N867/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N456_4/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N579_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N119_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N582_1/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_en_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N582_3_or[3]_2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N582_3_or[3]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N607_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N188.eq_2/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N648_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/N117_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N113_17_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cur_state_4/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/i_axi4s_data_tdata[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N818_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N867_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_170/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N427_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cur_state_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N90/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N310_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cnt[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N317_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/error_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cur_state_5/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/cur_state_3/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N60_mux3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N870/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N310_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N305_11_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N451_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_byte_num[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_byte_num[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_byte_num[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N307_1_or[0]_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_byte_num[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_byte_num[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_byte_num[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_byte_num[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_byte_num[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_byte_num[15]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N307_1_or[0]_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_cnt[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_cnt[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_cnt[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N307_1_or[0]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_ip[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[32]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[33]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[34]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[35]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[36]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[37]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[38]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[39]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[40]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[41]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[42]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[43]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[44]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[45]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[46]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/des_mac[47]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/i_axi4s_data_tdata[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/eth_type[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/eth_type[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/eth_type[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/eth_type[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/eth_type[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/eth_type[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/eth_type[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/eth_type[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/ip_head_byte_num[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/ip_head_byte_num[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/ip_head_byte_num[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/ip_head_byte_num[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_data[31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_pkt_done/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/rec_en_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_mux_b_1[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N310_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_rx/skip_en/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N961_or[3]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N375_40/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_10[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_10[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N375_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N218_63[7]_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_56[0]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_34[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_34[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_16[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_16[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_16[2]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_16[3]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_16[4]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_16[5]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_16[6]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_16[7]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N263_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_10[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N263_54/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N492_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N310.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N310.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N310.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N321.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N321.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N321.eq_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N328_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N328_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N328_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N328_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N328_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N328_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N328_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N328_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N331.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N331.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N331.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N331.lt_7/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N137_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/data_cnt[15]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N386_mux15_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N263_17_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N501_1_and[0][2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N186_sum2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N492_9/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N492_26_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N492_39_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N492_40/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/cur_state_0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1056/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/tx_req1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N633_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N642/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N633_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[0][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N643_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/tx_req/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N645_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N645_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/cur_state_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N647_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N647_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_41[0]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1157/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N656_5/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N661_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N958/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_43_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N961_or[0]_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/crc_data[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N979/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N982/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_10[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[1][16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N408_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[11]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[13]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[12]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N819_34[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[14]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[16]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N199_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_3[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/cur_state_3/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1788/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1142_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_26[0]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_26[1]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_26[2]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_26[3]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_26[4]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_26[5]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_26[6]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_26[7]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_37[0]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_37[1]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_37[2]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_37[3]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_37[4]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_37[5]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_37[6]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_38[7]_muxf8;gopMUX32TO1
Pin
F;2
L6OUTA;2
L6OUTB;2
L7;2
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
eth_udp_loop/u_udp/u_udp_tx/cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N410_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N653/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/tx_bit_sel[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/cur_state_4/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1174/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1174_1/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N2679_5/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N2681_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3656_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3656_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3656_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3656_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3656_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3656_1_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3656_1_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3656_1_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3662_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3662_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3662_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3662_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3662_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3662_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3662_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3662_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3662_17/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3665_2_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3665_2_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3665_2_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3665_2_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3665_2_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3665_2_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3665_2_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3665_2_15/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3668_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3668_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3668_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3668_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3668_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3668_1_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3668_1_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3668_1_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3671_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3671_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3671_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3671_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3671_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3671_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3671_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3671_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3671_17/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N3671_19/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/check_buffer[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/check_buffer[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/check_buffer[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/check_buffer[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/check_buffer[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/check_buffer[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/check_buffer[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/check_buffer[15]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/check_buffer[19]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_eth_ctrl/arp_rx_flag/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_tx/N290_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_crc32_d8/N39_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N1109_41[1]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/crc_clr/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/tx_done_t/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/cur_state_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N549_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/cur_state_5/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_2[15]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N492_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/gmii_tx_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/total_num[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N646_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/data_cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/data_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/data_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/data_cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/data_cnt[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/data_cnt[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/data_cnt[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N263_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[0][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[0][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[0][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[0][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[0][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[0][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[0][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[0][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[1][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[1][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[1][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[1][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[1][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[1][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[1][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[1][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[2][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[2][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[2][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[2][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[2][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[2][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[2][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[2][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[3][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[3][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[3][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[3][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[3][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[3][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[3][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[3][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[4][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[4][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[4][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[4][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[4][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[4][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[4][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[4][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[5][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[5][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[5][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[5][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[5][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[5][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[5][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/eth_head[5][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N985_3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/gmii_txd[0]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/gmii_txd[1]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/gmii_txd[2]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/gmii_txd[3]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/gmii_txd[4]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/gmii_txd[5]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/gmii_txd[6]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/gmii_txd[7]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N961_or[2]_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N248_10[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[1][18]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[1][20]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[1][22]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[1][24]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[1][26]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[1][28]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[1][30]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[1][31]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][3]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][4]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][5]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][6]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][7]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][8]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][9]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][10]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][11]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][12]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][13]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][14]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[2][15]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/ip_head[4][31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N386_mux15_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/skip_en/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
eth_udp_loop/u_eth_ctrl/protocol_sw/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/start_en_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N501_1_and[0][1]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N263_51[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/tx_bit_sel[1:0]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/cur_state_6/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N956/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/N39_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_udp_tx/N656_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
free_clk_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
free_clk_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
free_clk_ibufg/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/fifo_rden_freq_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_49[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[7]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[4]/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N527_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N827_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_53/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N827_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N531_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N122_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/dram_wr_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N137.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N137.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/N20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N137.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N137.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
g_in_ibuf[2]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
g_in_ibuf[2]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
g_in_ibuf[3]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
g_in_ibuf[3]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
g_in_ibuf[4]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
g_in_ibuf[4]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
g_in_ibuf[5]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
g_in_ibuf[5]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
g_in_ibuf[6]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
g_in_ibuf[6]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
g_in_ibuf[7]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
g_in_ibuf[7]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
g_out_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
g_out_obuf[0]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
g_out_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
g_out_obuf[1]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
g_out_obuf[2]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
g_out_obuf[2]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
g_out_obuf[3]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
g_out_obuf[3]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
g_out_obuf[4]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
g_out_obuf[4]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
g_out_obuf[5]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
g_out_obuf[5]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
g_out_obuf[6]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
g_out_obuf[6]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
g_out_obuf[7]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
g_out_obuf[7]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
hdmi_tx_inst/gt_tx_ctrl[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/data_cnt[15]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/N118_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/N118_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/N118_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/buffer_rd_en/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
hdmi_tx_inst/N118_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/data_cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/data_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/data_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/data_cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/data_cnt[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/data_cnt[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/data_cnt[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N111_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N85[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N85[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N85[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N85[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/gt_tx_data[25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/N107/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[7]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[11]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N85[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N85[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N85[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/N33_mux11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N85[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N111_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N111_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N111_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N85[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N111_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N111_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N111_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N85[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N111_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N111_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N111/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N111_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N175.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N175.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N333_5.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N333_5.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N333_5.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
hdmi_tx_inst/state_0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/state_6/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[22]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[28]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N36_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/gt_tx_data[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N287_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/gt_tx_data[26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[29]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[27]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/state_5/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/state_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/state_3/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/state_4/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N260_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/state_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/vs_pclk_d0/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/vs_pclk_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/vs_pclk_d2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/vs_tx_clk_d0/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/vs_tx_clk_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hdmi_tx_inst/vs_tx_clk_d2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hs_out_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
hs_out_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
word_align_inst/N85_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/N27_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/fifo_rd_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/rd_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/fifo_rd_en_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N91_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N96_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N24_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/data_byte_num[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/N27_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N3[7]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N70[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N91_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N91_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N24_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N70[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N374_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N70[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N70[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N70[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N91_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N70[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N91_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N91_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N91_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N137.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N137.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N140.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N140.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N75[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/rd_cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_ad_inst/rd_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_ad_inst/rd_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_ad_inst/rd_cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N60[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N91_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N24_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N91_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N91_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N60[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N24_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N60[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N60[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_udp/u_crc32_d8/crc_data[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N60[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N60[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N60[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N91_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N91_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N128.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N128.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N131.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
hsst_test_dut_top_inst/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst;gopHSST
Pin
CA_ALIGN_RX[0];2
CA_ALIGN_RX[1];2
CA_ALIGN_RX[2];2
CA_ALIGN_RX[3];2
CA_ALIGN_TX[0];2
CA_ALIGN_TX[1];2
CA_ALIGN_TX[2];2
CA_ALIGN_TX[3];2
CFG_INT;2
CFG_RDATA[0];2
CFG_RDATA[1];2
CFG_RDATA[2];2
CFG_RDATA[3];2
CFG_RDATA[4];2
CFG_RDATA[5];2
CFG_RDATA[6];2
CFG_RDATA[7];2
CFG_READY;2
FOR_PMA_TEST_SO_CH0[0];2
FOR_PMA_TEST_SO_CH0[1];2
FOR_PMA_TEST_SO_CH1[0];2
FOR_PMA_TEST_SO_CH1[1];2
FOR_PMA_TEST_SO_CH2[0];2
FOR_PMA_TEST_SO_CH2[1];2
FOR_PMA_TEST_SO_CH3[0];2
FOR_PMA_TEST_SO_CH3[1];2
FOR_PMA_TEST_SO_PLL0;2
FOR_PMA_TEST_SO_PLL1;2
PAD_PLL_TEST_0;2
PAD_PLL_TEST_1;2
PAD_TX_SDN0;2
PAD_TX_SDN1;2
PAD_TX_SDN2;2
PAD_TX_SDN3;2
PAD_TX_SDP0;2
PAD_TX_SDP1;2
PAD_TX_SDP2;2
PAD_TX_SDP3;2
PCS_LSM_SYNCED[0];2
PCS_LSM_SYNCED[1];2
PCS_LSM_SYNCED[2];2
PCS_LSM_SYNCED[3];2
PCS_RX_MCB_STATUS[0];2
PCS_RX_MCB_STATUS[1];2
PCS_RX_MCB_STATUS[2];2
PCS_RX_MCB_STATUS[3];2
PLL_READY_0;2
PLL_READY_1;2
RCLK2FABRIC[0];2
RCLK2FABRIC[1];2
RCLK2FABRIC[2];2
RCLK2FABRIC[3];2
RDATA_0[0];2
RDATA_0[1];2
RDATA_0[2];2
RDATA_0[3];2
RDATA_0[4];2
RDATA_0[5];2
RDATA_0[6];2
RDATA_0[7];2
RDATA_0[8];2
RDATA_0[9];2
RDATA_0[10];2
RDATA_0[11];2
RDATA_0[12];2
RDATA_0[13];2
RDATA_0[14];2
RDATA_0[15];2
RDATA_0[16];2
RDATA_0[17];2
RDATA_0[18];2
RDATA_0[19];2
RDATA_0[20];2
RDATA_0[21];2
RDATA_0[22];2
RDATA_0[23];2
RDATA_0[24];2
RDATA_0[25];2
RDATA_0[26];2
RDATA_0[27];2
RDATA_0[28];2
RDATA_0[29];2
RDATA_0[30];2
RDATA_0[31];2
RDATA_0[32];2
RDATA_0[33];2
RDATA_0[34];2
RDATA_0[35];2
RDATA_0[36];2
RDATA_0[37];2
RDATA_0[38];2
RDATA_0[39];2
RDATA_0[40];2
RDATA_0[41];2
RDATA_0[42];2
RDATA_0[43];2
RDATA_0[44];2
RDATA_0[45];2
RDATA_0[46];2
RDATA_1[0];2
RDATA_1[1];2
RDATA_1[2];2
RDATA_1[3];2
RDATA_1[4];2
RDATA_1[5];2
RDATA_1[6];2
RDATA_1[7];2
RDATA_1[8];2
RDATA_1[9];2
RDATA_1[10];2
RDATA_1[11];2
RDATA_1[12];2
RDATA_1[13];2
RDATA_1[14];2
RDATA_1[15];2
RDATA_1[16];2
RDATA_1[17];2
RDATA_1[18];2
RDATA_1[19];2
RDATA_1[20];2
RDATA_1[21];2
RDATA_1[22];2
RDATA_1[23];2
RDATA_1[24];2
RDATA_1[25];2
RDATA_1[26];2
RDATA_1[27];2
RDATA_1[28];2
RDATA_1[29];2
RDATA_1[30];2
RDATA_1[31];2
RDATA_1[32];2
RDATA_1[33];2
RDATA_1[34];2
RDATA_1[35];2
RDATA_1[36];2
RDATA_1[37];2
RDATA_1[38];2
RDATA_1[39];2
RDATA_1[40];2
RDATA_1[41];2
RDATA_1[42];2
RDATA_1[43];2
RDATA_1[44];2
RDATA_1[45];2
RDATA_1[46];2
RDATA_2[0];2
RDATA_2[1];2
RDATA_2[2];2
RDATA_2[3];2
RDATA_2[4];2
RDATA_2[5];2
RDATA_2[6];2
RDATA_2[7];2
RDATA_2[8];2
RDATA_2[9];2
RDATA_2[10];2
RDATA_2[11];2
RDATA_2[12];2
RDATA_2[13];2
RDATA_2[14];2
RDATA_2[15];2
RDATA_2[16];2
RDATA_2[17];2
RDATA_2[18];2
RDATA_2[19];2
RDATA_2[20];2
RDATA_2[21];2
RDATA_2[22];2
RDATA_2[23];2
RDATA_2[24];2
RDATA_2[25];2
RDATA_2[26];2
RDATA_2[27];2
RDATA_2[28];2
RDATA_2[29];2
RDATA_2[30];2
RDATA_2[31];2
RDATA_2[32];2
RDATA_2[33];2
RDATA_2[34];2
RDATA_2[35];2
RDATA_2[36];2
RDATA_2[37];2
RDATA_2[38];2
RDATA_2[39];2
RDATA_2[40];2
RDATA_2[41];2
RDATA_2[42];2
RDATA_2[43];2
RDATA_2[44];2
RDATA_2[45];2
RDATA_2[46];2
RDATA_3[0];2
RDATA_3[1];2
RDATA_3[2];2
RDATA_3[3];2
RDATA_3[4];2
RDATA_3[5];2
RDATA_3[6];2
RDATA_3[7];2
RDATA_3[8];2
RDATA_3[9];2
RDATA_3[10];2
RDATA_3[11];2
RDATA_3[12];2
RDATA_3[13];2
RDATA_3[14];2
RDATA_3[15];2
RDATA_3[16];2
RDATA_3[17];2
RDATA_3[18];2
RDATA_3[19];2
RDATA_3[20];2
RDATA_3[21];2
RDATA_3[22];2
RDATA_3[23];2
RDATA_3[24];2
RDATA_3[25];2
RDATA_3[26];2
RDATA_3[27];2
RDATA_3[28];2
RDATA_3[29];2
RDATA_3[30];2
RDATA_3[31];2
RDATA_3[32];2
RDATA_3[33];2
RDATA_3[34];2
RDATA_3[35];2
RDATA_3[36];2
RDATA_3[37];2
RDATA_3[38];2
RDATA_3[39];2
RDATA_3[40];2
RDATA_3[41];2
RDATA_3[42];2
RDATA_3[43];2
RDATA_3[44];2
RDATA_3[45];2
RDATA_3[46];2
REFCK2CORE_0;2
REFCK2CORE_1;2
RESCAL_I_CODE_O[0];2
RESCAL_I_CODE_O[1];2
RESCAL_I_CODE_O[2];2
RESCAL_I_CODE_O[3];2
RESCAL_I_CODE_O[4];2
RESCAL_I_CODE_O[5];2
RX_LS_DATA_0;2
RX_LS_DATA_1;2
RX_LS_DATA_2;2
RX_LS_DATA_3;2
RX_READY_0;2
RX_READY_1;2
RX_READY_2;2
RX_READY_3;2
RX_SATA_COMINIT_0;2
RX_SATA_COMINIT_1;2
RX_SATA_COMINIT_2;2
RX_SATA_COMINIT_3;2
RX_SATA_COMWAKE_0;2
RX_SATA_COMWAKE_1;2
RX_SATA_COMWAKE_2;2
RX_SATA_COMWAKE_3;2
RX_SIGDET_STATUS_0;2
RX_SIGDET_STATUS_1;2
RX_SIGDET_STATUS_2;2
RX_SIGDET_STATUS_3;2
TCLK2FABRIC[0];2
TCLK2FABRIC[1];2
TCLK2FABRIC[2];2
TCLK2FABRIC[3];2
TEST_SO0;2
TEST_SO1;2
TEST_SO2;2
TEST_SO3;2
TEST_SO4;2
TEST_SO5;2
TEST_SO6;2
TEST_SO7;2
TEST_SO8;2
TEST_SO9;2
TEST_SO10;2
TEST_SO11;2
TEST_SO12;2
TEST_SO13;2
TEST_SO14;2
TEST_SO15;2
TEST_SO16;2
TEST_STATUS_0[0];2
TEST_STATUS_0[1];2
TEST_STATUS_0[2];2
TEST_STATUS_0[3];2
TEST_STATUS_0[4];2
TEST_STATUS_0[5];2
TEST_STATUS_0[6];2
TEST_STATUS_0[7];2
TEST_STATUS_0[8];2
TEST_STATUS_0[9];2
TEST_STATUS_0[10];2
TEST_STATUS_0[11];2
TEST_STATUS_0[12];2
TEST_STATUS_0[13];2
TEST_STATUS_0[14];2
TEST_STATUS_0[15];2
TEST_STATUS_0[16];2
TEST_STATUS_0[17];2
TEST_STATUS_0[18];2
TEST_STATUS_0[19];2
TEST_STATUS_1[0];2
TEST_STATUS_1[1];2
TEST_STATUS_1[2];2
TEST_STATUS_1[3];2
TEST_STATUS_1[4];2
TEST_STATUS_1[5];2
TEST_STATUS_1[6];2
TEST_STATUS_1[7];2
TEST_STATUS_1[8];2
TEST_STATUS_1[9];2
TEST_STATUS_1[10];2
TEST_STATUS_1[11];2
TEST_STATUS_1[12];2
TEST_STATUS_1[13];2
TEST_STATUS_1[14];2
TEST_STATUS_1[15];2
TEST_STATUS_1[16];2
TEST_STATUS_1[17];2
TEST_STATUS_1[18];2
TEST_STATUS_1[19];2
TEST_STATUS_2[0];2
TEST_STATUS_2[1];2
TEST_STATUS_2[2];2
TEST_STATUS_2[3];2
TEST_STATUS_2[4];2
TEST_STATUS_2[5];2
TEST_STATUS_2[6];2
TEST_STATUS_2[7];2
TEST_STATUS_2[8];2
TEST_STATUS_2[9];2
TEST_STATUS_2[10];2
TEST_STATUS_2[11];2
TEST_STATUS_2[12];2
TEST_STATUS_2[13];2
TEST_STATUS_2[14];2
TEST_STATUS_2[15];2
TEST_STATUS_2[16];2
TEST_STATUS_2[17];2
TEST_STATUS_2[18];2
TEST_STATUS_2[19];2
TEST_STATUS_3[0];2
TEST_STATUS_3[1];2
TEST_STATUS_3[2];2
TEST_STATUS_3[3];2
TEST_STATUS_3[4];2
TEST_STATUS_3[5];2
TEST_STATUS_3[6];2
TEST_STATUS_3[7];2
TEST_STATUS_3[8];2
TEST_STATUS_3[9];2
TEST_STATUS_3[10];2
TEST_STATUS_3[11];2
TEST_STATUS_3[12];2
TEST_STATUS_3[13];2
TEST_STATUS_3[14];2
TEST_STATUS_3[15];2
TEST_STATUS_3[16];2
TEST_STATUS_3[17];2
TEST_STATUS_3[18];2
TEST_STATUS_3[19];2
TX_RXDET_STATUS_0;2
TX_RXDET_STATUS_1;2
TX_RXDET_STATUS_2;2
TX_RXDET_STATUS_3;2
CEB_ADETECT_EN[0];1
CEB_ADETECT_EN[1];1
CEB_ADETECT_EN[2];1
CEB_ADETECT_EN[3];1
CFG_ADDR[0];1
CFG_ADDR[1];1
CFG_ADDR[2];1
CFG_ADDR[3];1
CFG_ADDR[4];1
CFG_ADDR[5];1
CFG_ADDR[6];1
CFG_ADDR[7];1
CFG_ADDR[8];1
CFG_ADDR[9];1
CFG_ADDR[10];1
CFG_ADDR[11];1
CFG_ADDR[12];1
CFG_ADDR[13];1
CFG_ADDR[14];1
CFG_ADDR[15];1
CFG_CLK;1
CFG_ENABLE;1
CFG_PSEL;1
CFG_RST;1
CFG_WDATA[0];1
CFG_WDATA[1];1
CFG_WDATA[2];1
CFG_WDATA[3];1
CFG_WDATA[4];1
CFG_WDATA[5];1
CFG_WDATA[6];1
CFG_WDATA[7];1
CFG_WRITE;1
CIM_CLK_ALIGNER_RX0[0];1
CIM_CLK_ALIGNER_RX0[1];1
CIM_CLK_ALIGNER_RX0[2];1
CIM_CLK_ALIGNER_RX0[3];1
CIM_CLK_ALIGNER_RX0[4];1
CIM_CLK_ALIGNER_RX0[5];1
CIM_CLK_ALIGNER_RX0[6];1
CIM_CLK_ALIGNER_RX0[7];1
CIM_CLK_ALIGNER_RX1[0];1
CIM_CLK_ALIGNER_RX1[1];1
CIM_CLK_ALIGNER_RX1[2];1
CIM_CLK_ALIGNER_RX1[3];1
CIM_CLK_ALIGNER_RX1[4];1
CIM_CLK_ALIGNER_RX1[5];1
CIM_CLK_ALIGNER_RX1[6];1
CIM_CLK_ALIGNER_RX1[7];1
CIM_CLK_ALIGNER_RX2[0];1
CIM_CLK_ALIGNER_RX2[1];1
CIM_CLK_ALIGNER_RX2[2];1
CIM_CLK_ALIGNER_RX2[3];1
CIM_CLK_ALIGNER_RX2[4];1
CIM_CLK_ALIGNER_RX2[5];1
CIM_CLK_ALIGNER_RX2[6];1
CIM_CLK_ALIGNER_RX2[7];1
CIM_CLK_ALIGNER_RX3[0];1
CIM_CLK_ALIGNER_RX3[1];1
CIM_CLK_ALIGNER_RX3[2];1
CIM_CLK_ALIGNER_RX3[3];1
CIM_CLK_ALIGNER_RX3[4];1
CIM_CLK_ALIGNER_RX3[5];1
CIM_CLK_ALIGNER_RX3[6];1
CIM_CLK_ALIGNER_RX3[7];1
CIM_CLK_ALIGNER_TX0[0];1
CIM_CLK_ALIGNER_TX0[1];1
CIM_CLK_ALIGNER_TX0[2];1
CIM_CLK_ALIGNER_TX0[3];1
CIM_CLK_ALIGNER_TX0[4];1
CIM_CLK_ALIGNER_TX0[5];1
CIM_CLK_ALIGNER_TX0[6];1
CIM_CLK_ALIGNER_TX0[7];1
CIM_CLK_ALIGNER_TX1[0];1
CIM_CLK_ALIGNER_TX1[1];1
CIM_CLK_ALIGNER_TX1[2];1
CIM_CLK_ALIGNER_TX1[3];1
CIM_CLK_ALIGNER_TX1[4];1
CIM_CLK_ALIGNER_TX1[5];1
CIM_CLK_ALIGNER_TX1[6];1
CIM_CLK_ALIGNER_TX1[7];1
CIM_CLK_ALIGNER_TX2[0];1
CIM_CLK_ALIGNER_TX2[1];1
CIM_CLK_ALIGNER_TX2[2];1
CIM_CLK_ALIGNER_TX2[3];1
CIM_CLK_ALIGNER_TX2[4];1
CIM_CLK_ALIGNER_TX2[5];1
CIM_CLK_ALIGNER_TX2[6];1
CIM_CLK_ALIGNER_TX2[7];1
CIM_CLK_ALIGNER_TX3[0];1
CIM_CLK_ALIGNER_TX3[1];1
CIM_CLK_ALIGNER_TX3[2];1
CIM_CLK_ALIGNER_TX3[3];1
CIM_CLK_ALIGNER_TX3[4];1
CIM_CLK_ALIGNER_TX3[5];1
CIM_CLK_ALIGNER_TX3[6];1
CIM_CLK_ALIGNER_TX3[7];1
CIM_DYN_DLY_SEL_RX0;1
CIM_DYN_DLY_SEL_RX1;1
CIM_DYN_DLY_SEL_RX2;1
CIM_DYN_DLY_SEL_RX3;1
CIM_DYN_DLY_SEL_TX0;1
CIM_DYN_DLY_SEL_TX1;1
CIM_DYN_DLY_SEL_TX2;1
CIM_DYN_DLY_SEL_TX3;1
CIM_START_ALIGN_RX0;1
CIM_START_ALIGN_RX1;1
CIM_START_ALIGN_RX2;1
CIM_START_ALIGN_RX3;1
CIM_START_ALIGN_TX0;1
CIM_START_ALIGN_TX1;1
CIM_START_ALIGN_TX2;1
CIM_START_ALIGN_TX3;1
CTLE_ADP_RST_0;1
CTLE_ADP_RST_1;1
CTLE_ADP_RST_2;1
CTLE_ADP_RST_3;1
FOR_PMA_TEST_CLK[0];1
FOR_PMA_TEST_CLK[1];1
FOR_PMA_TEST_CLK[2];1
FOR_PMA_TEST_MODE_N;1
FOR_PMA_TEST_RSTN[0];1
FOR_PMA_TEST_RSTN[1];1
FOR_PMA_TEST_RSTN[2];1
FOR_PMA_TEST_SE_N[0];1
FOR_PMA_TEST_SE_N[1];1
FOR_PMA_TEST_SE_N[2];1
FOR_PMA_TEST_SI_CH0[0];1
FOR_PMA_TEST_SI_CH0[1];1
FOR_PMA_TEST_SI_CH1[0];1
FOR_PMA_TEST_SI_CH1[1];1
FOR_PMA_TEST_SI_CH2[0];1
FOR_PMA_TEST_SI_CH2[1];1
FOR_PMA_TEST_SI_CH3[0];1
FOR_PMA_TEST_SI_CH3[1];1
FOR_PMA_TEST_SI_PLL0;1
FOR_PMA_TEST_SI_PLL1;1
HSST_RST;1
LANE_PD_0;1
LANE_PD_1;1
LANE_PD_2;1
LANE_PD_3;1
LANE_RST_0;1
LANE_RST_1;1
LANE_RST_2;1
LANE_RST_3;1
LANE_SYNC_0;1
LANE_SYNC_1;1
LANE_SYNC_EN_0;1
LANE_SYNC_EN_1;1
PAD_REFCLKN_0;1
PAD_REFCLKN_1;1
PAD_REFCLKP_0;1
PAD_REFCLKP_1;1
PAD_RX_SDN0;1
PAD_RX_SDN1;1
PAD_RX_SDN2;1
PAD_RX_SDN3;1
PAD_RX_SDP0;1
PAD_RX_SDP1;1
PAD_RX_SDP2;1
PAD_RX_SDP3;1
PCS_CB_RST_0;1
PCS_CB_RST_1;1
PCS_CB_RST_2;1
PCS_CB_RST_3;1
PCS_FAREND_LOOP[0];1
PCS_FAREND_LOOP[1];1
PCS_FAREND_LOOP[2];1
PCS_FAREND_LOOP[3];1
PCS_MCB_EXT_EN[0];1
PCS_MCB_EXT_EN[1];1
PCS_MCB_EXT_EN[2];1
PCS_MCB_EXT_EN[3];1
PCS_NEAREND_LOOP[0];1
PCS_NEAREND_LOOP[1];1
PCS_NEAREND_LOOP[2];1
PCS_NEAREND_LOOP[3];1
PCS_RX_RST_0;1
PCS_RX_RST_1;1
PCS_RX_RST_2;1
PCS_RX_RST_3;1
PCS_TX_RST_0;1
PCS_TX_RST_1;1
PCS_TX_RST_2;1
PCS_TX_RST_3;1
PCS_WORD_ALIGN_EN[0];1
PCS_WORD_ALIGN_EN[1];1
PCS_WORD_ALIGN_EN[2];1
PCS_WORD_ALIGN_EN[3];1
PLLPOWERDOWN_0;1
PLLPOWERDOWN_1;1
PLL_REF_CLK_0;1
PLL_REF_CLK_1;1
PLL_RST_0;1
PLL_RST_1;1
PMA_FAREND_PLOOP[0];1
PMA_FAREND_PLOOP[1];1
PMA_FAREND_PLOOP[2];1
PMA_FAREND_PLOOP[3];1
PMA_NEAREND_PLOOP[0];1
PMA_NEAREND_PLOOP[1];1
PMA_NEAREND_PLOOP[2];1
PMA_NEAREND_PLOOP[3];1
PMA_NEAREND_SLOOP[0];1
PMA_NEAREND_SLOOP[1];1
PMA_NEAREND_SLOOP[2];1
PMA_NEAREND_SLOOP[3];1
RATE_CHANGE_TCLK_ON_0;1
RATE_CHANGE_TCLK_ON_1;1
RESCAL_I_CODE_I[0];1
RESCAL_I_CODE_I[1];1
RESCAL_I_CODE_I[2];1
RESCAL_I_CODE_I[3];1
RESCAL_I_CODE_I[4];1
RESCAL_I_CODE_I[5];1
RESCAL_RST_I;1
RX0_CLK2_FR_CORE;1
RX0_CLK_FR_CORE;1
RX1_CLK2_FR_CORE;1
RX1_CLK_FR_CORE;1
RX2_CLK2_FR_CORE;1
RX2_CLK_FR_CORE;1
RX3_CLK2_FR_CORE;1
RX3_CLK_FR_CORE;1
RXGEAR_SLIP_0;1
RXGEAR_SLIP_1;1
RXGEAR_SLIP_2;1
RXGEAR_SLIP_3;1
RX_BUSWIDTH_0[0];1
RX_BUSWIDTH_0[1];1
RX_BUSWIDTH_0[2];1
RX_BUSWIDTH_1[0];1
RX_BUSWIDTH_1[1];1
RX_BUSWIDTH_1[2];1
RX_BUSWIDTH_2[0];1
RX_BUSWIDTH_2[1];1
RX_BUSWIDTH_2[2];1
RX_BUSWIDTH_3[0];1
RX_BUSWIDTH_3[1];1
RX_BUSWIDTH_3[2];1
RX_HIGHZ_0;1
RX_HIGHZ_1;1
RX_HIGHZ_2;1
RX_HIGHZ_3;1
RX_LANE_PD_0;1
RX_LANE_PD_1;1
RX_LANE_PD_2;1
RX_LANE_PD_3;1
RX_PMA_RST_0;1
RX_PMA_RST_1;1
RX_PMA_RST_2;1
RX_PMA_RST_3;1
RX_POLARITY_INVERT[0];1
RX_POLARITY_INVERT[1];1
RX_POLARITY_INVERT[2];1
RX_POLARITY_INVERT[3];1
RX_RATE_0[0];1
RX_RATE_0[1];1
RX_RATE_0[2];1
RX_RATE_1[0];1
RX_RATE_1[1];1
RX_RATE_1[2];1
RX_RATE_2[0];1
RX_RATE_2[1];1
RX_RATE_2[2];1
RX_RATE_3[0];1
RX_RATE_3[1];1
RX_RATE_3[2];1
TDATA_0[0];1
TDATA_0[1];1
TDATA_0[2];1
TDATA_0[3];1
TDATA_0[4];1
TDATA_0[5];1
TDATA_0[6];1
TDATA_0[7];1
TDATA_0[8];1
TDATA_0[9];1
TDATA_0[10];1
TDATA_0[11];1
TDATA_0[12];1
TDATA_0[13];1
TDATA_0[14];1
TDATA_0[15];1
TDATA_0[16];1
TDATA_0[17];1
TDATA_0[18];1
TDATA_0[19];1
TDATA_0[20];1
TDATA_0[21];1
TDATA_0[22];1
TDATA_0[23];1
TDATA_0[24];1
TDATA_0[25];1
TDATA_0[26];1
TDATA_0[27];1
TDATA_0[28];1
TDATA_0[29];1
TDATA_0[30];1
TDATA_0[31];1
TDATA_0[32];1
TDATA_0[33];1
TDATA_0[34];1
TDATA_0[35];1
TDATA_0[36];1
TDATA_0[37];1
TDATA_0[38];1
TDATA_0[39];1
TDATA_0[40];1
TDATA_0[41];1
TDATA_0[42];1
TDATA_0[43];1
TDATA_0[44];1
TDATA_0[45];1
TDATA_1[0];1
TDATA_1[1];1
TDATA_1[2];1
TDATA_1[3];1
TDATA_1[4];1
TDATA_1[5];1
TDATA_1[6];1
TDATA_1[7];1
TDATA_1[8];1
TDATA_1[9];1
TDATA_1[10];1
TDATA_1[11];1
TDATA_1[12];1
TDATA_1[13];1
TDATA_1[14];1
TDATA_1[15];1
TDATA_1[16];1
TDATA_1[17];1
TDATA_1[18];1
TDATA_1[19];1
TDATA_1[20];1
TDATA_1[21];1
TDATA_1[22];1
TDATA_1[23];1
TDATA_1[24];1
TDATA_1[25];1
TDATA_1[26];1
TDATA_1[27];1
TDATA_1[28];1
TDATA_1[29];1
TDATA_1[30];1
TDATA_1[31];1
TDATA_1[32];1
TDATA_1[33];1
TDATA_1[34];1
TDATA_1[35];1
TDATA_1[36];1
TDATA_1[37];1
TDATA_1[38];1
TDATA_1[39];1
TDATA_1[40];1
TDATA_1[41];1
TDATA_1[42];1
TDATA_1[43];1
TDATA_1[44];1
TDATA_1[45];1
TDATA_2[0];1
TDATA_2[1];1
TDATA_2[2];1
TDATA_2[3];1
TDATA_2[4];1
TDATA_2[5];1
TDATA_2[6];1
TDATA_2[7];1
TDATA_2[8];1
TDATA_2[9];1
TDATA_2[10];1
TDATA_2[11];1
TDATA_2[12];1
TDATA_2[13];1
TDATA_2[14];1
TDATA_2[15];1
TDATA_2[16];1
TDATA_2[17];1
TDATA_2[18];1
TDATA_2[19];1
TDATA_2[20];1
TDATA_2[21];1
TDATA_2[22];1
TDATA_2[23];1
TDATA_2[24];1
TDATA_2[25];1
TDATA_2[26];1
TDATA_2[27];1
TDATA_2[28];1
TDATA_2[29];1
TDATA_2[30];1
TDATA_2[31];1
TDATA_2[32];1
TDATA_2[33];1
TDATA_2[34];1
TDATA_2[35];1
TDATA_2[36];1
TDATA_2[37];1
TDATA_2[38];1
TDATA_2[39];1
TDATA_2[40];1
TDATA_2[41];1
TDATA_2[42];1
TDATA_2[43];1
TDATA_2[44];1
TDATA_2[45];1
TDATA_3[0];1
TDATA_3[1];1
TDATA_3[2];1
TDATA_3[3];1
TDATA_3[4];1
TDATA_3[5];1
TDATA_3[6];1
TDATA_3[7];1
TDATA_3[8];1
TDATA_3[9];1
TDATA_3[10];1
TDATA_3[11];1
TDATA_3[12];1
TDATA_3[13];1
TDATA_3[14];1
TDATA_3[15];1
TDATA_3[16];1
TDATA_3[17];1
TDATA_3[18];1
TDATA_3[19];1
TDATA_3[20];1
TDATA_3[21];1
TDATA_3[22];1
TDATA_3[23];1
TDATA_3[24];1
TDATA_3[25];1
TDATA_3[26];1
TDATA_3[27];1
TDATA_3[28];1
TDATA_3[29];1
TDATA_3[30];1
TDATA_3[31];1
TDATA_3[32];1
TDATA_3[33];1
TDATA_3[34];1
TDATA_3[35];1
TDATA_3[36];1
TDATA_3[37];1
TDATA_3[38];1
TDATA_3[39];1
TDATA_3[40];1
TDATA_3[41];1
TDATA_3[42];1
TDATA_3[43];1
TDATA_3[44];1
TDATA_3[45];1
TEST_MODE_N;1
TEST_RSTN;1
TEST_SE_N;1
TEST_SI0;1
TEST_SI1;1
TEST_SI2;1
TEST_SI3;1
TEST_SI4;1
TEST_SI5;1
TEST_SI6;1
TEST_SI7;1
TEST_SI8;1
TEST_SI9;1
TEST_SI10;1
TEST_SI11;1
TEST_SI12;1
TEST_SI13;1
TEST_SI14;1
TEST_SI15;1
TEST_SI16;1
TX0_CLK2_FR_CORE;1
TX0_CLK_FR_CORE;1
TX1_CLK2_FR_CORE;1
TX1_CLK_FR_CORE;1
TX2_CLK2_FR_CORE;1
TX2_CLK_FR_CORE;1
TX3_CLK2_FR_CORE;1
TX3_CLK_FR_CORE;1
TX_BEACON_EN_0;1
TX_BEACON_EN_1;1
TX_BEACON_EN_2;1
TX_BEACON_EN_3;1
TX_BUSWIDTH_0[0];1
TX_BUSWIDTH_0[1];1
TX_BUSWIDTH_0[2];1
TX_BUSWIDTH_1[0];1
TX_BUSWIDTH_1[1];1
TX_BUSWIDTH_1[2];1
TX_BUSWIDTH_2[0];1
TX_BUSWIDTH_2[1];1
TX_BUSWIDTH_2[2];1
TX_BUSWIDTH_3[0];1
TX_BUSWIDTH_3[1];1
TX_BUSWIDTH_3[2];1
TX_DEEMP_0[0];1
TX_DEEMP_0[1];1
TX_DEEMP_1[0];1
TX_DEEMP_1[1];1
TX_DEEMP_2[0];1
TX_DEEMP_2[1];1
TX_DEEMP_3[0];1
TX_DEEMP_3[1];1
TX_LANE_PD_0;1
TX_LANE_PD_1;1
TX_LANE_PD_2;1
TX_LANE_PD_3;1
TX_LS_DATA_0;1
TX_LS_DATA_1;1
TX_LS_DATA_2;1
TX_LS_DATA_3;1
TX_MARGIN_0[0];1
TX_MARGIN_0[1];1
TX_MARGIN_0[2];1
TX_MARGIN_1[0];1
TX_MARGIN_1[1];1
TX_MARGIN_1[2];1
TX_MARGIN_2[0];1
TX_MARGIN_2[1];1
TX_MARGIN_2[2];1
TX_MARGIN_3[0];1
TX_MARGIN_3[1];1
TX_MARGIN_3[2];1
TX_PMA_RST_0;1
TX_PMA_RST_1;1
TX_PMA_RST_2;1
TX_PMA_RST_3;1
TX_RATE_0[0];1
TX_RATE_0[1];1
TX_RATE_0[2];1
TX_RATE_1[0];1
TX_RATE_1[1];1
TX_RATE_1[2];1
TX_RATE_2[0];1
TX_RATE_2[1];1
TX_RATE_2[2];1
TX_RATE_3[0];1
TX_RATE_3[1];1
TX_RATE_3[2];1
TX_RXDET_REQ_0;1
TX_RXDET_REQ_1;1
TX_RXDET_REQ_2;1
TX_RXDET_REQ_3;1
TX_SWING_0;1
TX_SWING_1;1
TX_SWING_2;1
TX_SWING_3;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_pd_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N96_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N53_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N53_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[13]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13_1_11/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N36_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N40/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_neg/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N36_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N403_53/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_ff/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_async_ff/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[9]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_ip_t[30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/src_mac_t[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/des_mac_t[26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0;gopA2Q0
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0;gopA2Q0
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N78/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_0/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N402_54/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N386_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N460_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N193_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N193_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N193_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N203_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N203_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N393_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N446_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N367_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_fsm[3:0]_56_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N446_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N374_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_PMA_RST/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N50_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N463_7_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/N115_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N467_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N75/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N395_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N395_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N502_7_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N96_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N367_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_3/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N539_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N395_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_7/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N539_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N395_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_fsm[3:0]_71/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N467_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_PCS_RX_RST/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N237_mux4_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N367_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[11]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N40/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_LANE_PD/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N499_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N536_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N395_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/hsst_txd3[24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N393_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[1]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N395_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N36_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_6/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_4/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_5/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N50_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_8/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_fsm[3:0]_56_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N75/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_fsm[3:0]_61_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_fsm[3:0]_61_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N386_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N536_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N386_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N393_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N193_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N193_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N193_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N203_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N203_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N393_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N386_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N367_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N374_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N530/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N255_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_5/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N386_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N539_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N395_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/hsst_tx_cnt[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N460_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N499_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_LANE_PD/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N463_7_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_7/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N229/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N502_7_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_3/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt[11]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_PCS_RX_RST/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[3]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N367_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[11]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
eth_udp_loop/hsst_txd3[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_49/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N374_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[1]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N386_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N374_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_4/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_22_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_6/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_8/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N395_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_PMA_RST/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N255_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_32_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_66/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N267_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_11/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N36_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N40/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_neg/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N36_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N229/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_deb_pre/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N89/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_synced/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N13_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N36_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N40/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N36_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N40_1_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[11]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_ff/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/gt_tx_data[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_async_ff/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_synced/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].word_align_sync/sig_async_ff/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].word_align_sync/sig_synced/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13_1_11/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_deb_pre/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N40/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_neg/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/u_udp/u_udp_rx/N856_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N36_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N704_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_ff/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
eth_udp_loop/u_arp/u_arp_rx/N52/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N36_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_sync/sig_async_ff/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_sync/sig_synced/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N13_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N536_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N36_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N40_1_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_b_neg/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N539_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N89/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_b_ff/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_sync/sig_async_ff/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_sync/sig_synced/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_synced/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_RATE_CHANGE_TCLK_ON_0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98_1_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N114_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N114_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N135_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N135_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N135_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N455_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_LANE_PD/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N255_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N316_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N323_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N400_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_mux_b_1[29]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N468_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
eth_udp_loop/hsst_txd3[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N349_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_PMA_RST/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N459_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N455_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/lane_sync_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N452/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N367_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N255_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N349_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N260_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N330_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_PCS_TX_RST/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/lane_sync/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_3/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_68/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_4/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
eth_udp_loop/hsst_txd3[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_0_ff/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_0_ff/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/rate_change_tclk_on_0_ff/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
iic_scl_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
iic_scl_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
iic_tx_scl_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
iic_tx_scl_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N313_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key1_cnt_time[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key1_cnt_time[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key1_cnt_time[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key1_cnt_time[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key1_cnt_time[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key1_cnt_time[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key1_cnt_time[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key1_cnt_time[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key1_cnt_time[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key1_cnt_time[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key1_cnt_time[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key1_cnt_time[23]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
N151_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst1/N11_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
key_filter_inst1/N11_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
key_filter_inst1/N11_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
key_filter_inst1/N32_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst1/N32_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N493_or[0]_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst1/N35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst1/cnt_20ms[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst1/cnt_20ms[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst1/cnt_20ms[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst1/cnt_20ms[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst1/cnt_20ms[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst1/cnt_20ms[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst1/key_flag/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst1/cnt_20ms[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst1/cnt_20ms[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst1/cnt_20ms[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst1/cnt_20ms[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst1/cnt_20ms[16]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst1/cnt_20ms[18]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst1/N32_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst2/N11_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
key_filter_inst2/N11_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
key_filter_inst2/N11_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
key_filter_inst2/N32_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst2/N32_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst2/cnt_20ms[19]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/addr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst2/cnt_20ms[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst2/cnt_20ms[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst2/cnt_20ms[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst2/cnt_20ms[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst2/cnt_20ms[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst2/key_flag/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/cmd_index[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst2/cnt_20ms[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst2/cnt_20ms[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst2/cnt_20ms[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst2/cnt_20ms[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst2/cnt_20ms[16]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst2/cnt_20ms[18]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst2/N32_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_in_2_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
key_in_2_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
key_in_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
key_in_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
key_udp_send_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
key_udp_send_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
key_udp_send_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
key_udp_send_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
ms72xx_ctl_inst.iic_sda_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
ms72xx_ctl_inst.iic_sda_tri/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
DI_MIPI;1
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
ms72xx_ctl_inst.iic_tx_sda_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
ms72xx_ctl_inst.iic_tx_sda_tri/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
DI_MIPI;1
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N461_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N310_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N460/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N120_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N120_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N136.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N40_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_fsm[2:0]_39_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N315_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/fre_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N434/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N493_and[0][4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/twr_en_ce_mux/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N461_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N345_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N40_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N461_8_or[0]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N461_8_or[1][1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1879_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/send_data[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N2082_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/trans_byte[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N504/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N493_and[0][2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_4/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/busy/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/sda_out/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/trans_byte[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/byte_over/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/start_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/twr_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/data_out[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/data_out[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/data_out[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/data_out[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/data_out[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/data_out[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/data_out[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/data_out[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/fre_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/fre_cnt[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N316_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/pluse_1d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/pluse_2d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/pluse_3d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/receiv_data[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/receiv_data[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/receiv_data[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/receiv_data[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/receiv_data[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/receiv_data[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/receiv_data[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/receiv_data[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/trans_bit[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_fsm[2:0]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_fsm[2:0]_70/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/send_data[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/send_data[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/send_data[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/send_data[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/send_data[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N461_8_or[2][1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/trans_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N493_or[0]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_1/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_3/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_fsm[2:0]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_5/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_6/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N165_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_fsm[2:0]_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_fsm[2:0]_72/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_fsm[2:0]_71/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N357_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N316_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/trans_bit[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/trans_bit[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/state_fsm[2:0]_16_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N235_mux3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/trans_byte[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N72/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/trans_byte_max[0]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/trans_byte_max[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N499_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/twr_cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/twr_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N461_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/w_r_1d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/w_r_2d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N460/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N315_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/state_0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N120_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N120_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N136.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N14_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N313_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/fre_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/scl_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N434/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_fsm[2:0]_70/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N14_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/busy_ce_mux/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N461_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N589/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/send_data[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/addr[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/addr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/byte_over/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/send_data[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N493_and[0][2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N504/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N461_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N493_or[0]_4/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/trans_bit[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/start_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_fsm[2:0]_39_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/data_out[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/data_out[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/data_out[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/data_out[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/data_out[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/data_out[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/data_out[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/data_out[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N80_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N80_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/pluse_1d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/pluse_2d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/pluse_3d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/receiv_data[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/receiv_data[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/receiv_data[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/receiv_data[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/receiv_data[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/receiv_data[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/receiv_data[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/receiv_data[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N310_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N536_or[2]_2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/send_data[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/send_data[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/send_data[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/send_data[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/send_data[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/data_in[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N461_8_or[1][2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/trans_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N493_and[0][4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_1/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_fsm[2:0]_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_3/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N499_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_5/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_6/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N493_or[0]_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_fsm[2:0]_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N556_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_fsm[2:0]_53/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N537_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/trans_byte_max[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/trans_bit[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/trans_bit[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1918/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/trans_byte[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/trans_byte[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N493_and[0][4]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N461_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/trans_byte_max[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/twr_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/busy/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/twr_en_ce_mux/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N357_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/sda_out/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/w_r_1d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/w_r_2d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N8_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1388/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N63_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1895/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/send_data[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/send_data[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1953/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1797/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N101_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N101_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N101_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N101_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1845_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1366_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[15:0]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1844_or[0]_2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/freq_ensure/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1844_or[0]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_230/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1366_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1954_1_or[10]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1872_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1879_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1954_1_or[9]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N2031/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst1/cnt_20ms[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1955/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1989_1_or[6]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N2076/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1844_or[5]_2_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1359_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N2071_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N2083/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N2085/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1954_1_or[0]_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N40_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/iic_trig/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1872_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1339_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/busy_1d/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/cmd_index[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/cmd_index[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1954_1_or[1]_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/data_in[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N8_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N461_8_and[3][1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N461_8_and[5][1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_252/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_rx/N461_8_or[4][1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/data_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1341_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/N1989_1_or[0]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/freq_rec_1d[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/freq_rec_1d[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/freq_rec[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/freq_rec[17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/state_4/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst1/N32_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7200_ctl/state_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/state_3/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/dri_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/state_1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7200_ctl/w_r/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N586/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N165_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/state_4/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N390_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N527/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N325_1_concat_2/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N405_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N536_or[0]_2_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N403_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/addr[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N100.eq_2/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N403_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N539/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/state_1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N559_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/w_r_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/dri_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/state_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N403_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst1/cnt_20ms[19]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N382/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/state_5/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N591/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/iic_trig/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N461_8_or[0]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/iic_dri_tx/send_data[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/addr[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/data_in[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/data_in[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/addr[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/addr[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/data_in[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst2/cnt_20ms[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/addr[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/addr[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/addr[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/iic_dri_tx/N461_8_and[3][1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/busy_1d/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/data_in[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/data_in[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/data_in[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/data_in[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/addr[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst2/N32_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/addr[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N403_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/delay_cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/delay_cnt[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/delay_cnt[21]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/dri_cnt[0]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N536_or[4]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/dri_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N36/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/state_3/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N556_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/state_4/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N580/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N24_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/ms7210_ctl/w_r/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
ms72xx_ctl_inst/ms7210_ctl/N62_sum4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ms72xx_ctl_inst/rstn/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/rstn_temp1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
ms72xx_ctl_inst/rstn_temp2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pattern_vg_inst/N166_mux6_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N274_mux10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N375/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N238_mux9/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N274_mux6_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N427_mux7_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1973_mux5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N380_41_muxf7_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
pattern_vg_inst/N380_72/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N380_73/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N380_75_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/char_9_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5754_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N712_mux11_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N517_mux8_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N436_mux6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N525_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N439_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N439_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N611_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N442_1.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N442_1.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N442_1.fsub_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N442_1.fsub_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N442_1.fsub_10/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
pattern_vg_inst/N443_0_and[7]_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N443_0_and[7]_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N443_0_or[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1635_0_and[7]_1_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_21[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_25[0]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N443_0_or[2]_1/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N443_0_or[5]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_0_or[2]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[0]_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N529_0_or[5]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_1[9][30]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N447_12[0]_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_12[0]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_17[2]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[1]_2/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[1]_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_12[1]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_17[1]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[2]_2/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[2]_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N615_0_and[7]_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N615_0_or[5]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_0_or[3]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[4]_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N1549_0_or[3]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[5]_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N1635_0_or[3]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_17[0]_4_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/ND6_0[12]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_17[4]_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_33[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2681_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_17[1]_8/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_17[2]_4_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N5754_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N615_0_or[3]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_0_or[4]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_21[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1549_0_or[5]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_17[5]_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/ND6_0[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_18[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N447_18[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N447_18[2]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N447_18[3]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
pattern_vg_inst/N447_18[4]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
pattern_vg_inst/N447_18[5]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
pattern_vg_inst/N615_0_or[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_25[1]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N615_0_and[7]_1_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[3]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_25[4]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N447_25[5]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N447_12[2]_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N529_0_or[4]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N615_0_or[6]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_25[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N1549_0_or[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1635_0_or[2]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_28[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_28[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_28[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_28[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_28[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_28[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_32[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_32[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_32[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_32[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_32[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N447_32[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N621/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N380_104_muxf8_perm;gopLUT8
Pin
L6OUTA;2
L6OUTB;2
L7;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
L7IN;1
M0;1
M1;1
M2;1
M3;1

Inst
pattern_vg_inst/N716_mux9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N608_mux10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N528_1.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N528_1.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N528_1.fsub_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N528_1.fsub_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N528_1.fsub_10/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
pattern_vg_inst/N529_0_and[7]_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_0_and[7]_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N529_0_or[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N529_0_or[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[1]_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N529_0_or[3]_5/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N529_0_or[6]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/ND6_0[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_7_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N529_0_or[5]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1368_mux7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1459_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N238_mux5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N614_1.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N614_1.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N614_1.fsub_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N614_1.fsub_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N614_1.fsub_10/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
pattern_vg_inst/N615_0_and[7]_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N615_2[1]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/ND6_0[11]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_25[2]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N615_0_or[2]/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[0]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N3281_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N615_0_or[3]_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_17[0]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_21[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1545_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/o_data_fsm[23:0]_10_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N991/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N696_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N696_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N696_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N696_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N696_1.fsub_9/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
pattern_vg_inst/N697.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N697.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N697.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N697.lt_6/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
pattern_vg_inst/N5606_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N712_mux11_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/N54_mux7_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N722_mux6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N722_mux10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N737_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N729_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N729_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N729_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N729_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N729_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N730.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N730.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N730.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N734_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N734_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N734_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N734_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N734_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N734_1.fsub_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N735.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N735.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N735.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1973_mux7_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N806/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5606_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N845_89[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N845_43[1]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N845_57[0]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/char_15_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_1[8][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N845_26[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N845_26[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N845_49[0]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N845_40[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N845_40[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N845_38[0]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N845_49[1]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N36_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_13_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N845_52[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N845_52[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N845_54[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N845_54[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/char_7_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N845_63[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N845_63[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
N37/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_22_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N845_78[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N845_86[0]_1_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N845_87[1]_1/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N845_87[1]_3_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
pattern_vg_inst/N845_87[1]_8/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dram_ctrl_inst/N274_eq3_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_14_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N845_43[0]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/char_23_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N845_89[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N5935_82/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2487/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N845_14[0]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N1459_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2397_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1462_1.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1462_1.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1462_1.fsub_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1462_1.fsub_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1462_1.fsub_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1462_1.fsub_12/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
pattern_vg_inst/N1463_0_and[7]_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/ND6_0[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_0_or[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_17[1]_4_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N447_17[3]_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_0_or[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_0_or[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2562_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_0_or[6]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_2[3]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/ND6_0[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_0_or[6]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_22_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N3281/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_0_or[5]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1542_mux6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2383_mux5_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5754_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1548_1.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1548_1.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1548_1.fsub_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1548_1.fsub_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1548_1.fsub_10/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
pattern_vg_inst/ND6_0[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1549_0_and[7]_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_17[4]_4_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N447_17[0]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1635_0_and[7]_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1549_0_or[6]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1549_0_or[5]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N443_0_or[5]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N443_0_and[7]_1_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N3401/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1634_1.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1634_1.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1634_1.fsub_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1634_1.fsub_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1634_1.fsub_10/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
pattern_vg_inst/N1635_0_and[7]_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1549_0_and[7]_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1635_0_or[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1635_0_or[6]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N529_0_and[7]_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[4]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/ND6_0[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1635_0_or[5]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N3521/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5608/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5588_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5779_33/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N1988_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1980_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1980_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1980_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1980_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1980_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1981.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1981.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1981.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1985_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1985_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1985_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1985_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1985_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1985_1.fsub_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1986.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1986.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N1986.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
sync_vg_inst/de_out/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N2383_mux7_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N431_mux6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2383_mux5_6/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5447/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2395_1_sum3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2395_1_sum2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/N107_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2396.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N2396.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N2396.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pattern_vg_inst/N436_mux10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2397_8/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dram_ctrl_inst/N262_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5710_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5935_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2562_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[2]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2801_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N2801_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N1070_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N3290/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N3281_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_17[2]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N845_11[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N443_0_or[6]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N3521_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N3521_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_21[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N274_mux7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N3401_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N2395_1_sum1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N928_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5779_27/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_21[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5779_36/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_21_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5779_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5754_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/o_data_fsm[23:0]_10_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1537_mux6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N254/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5779_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5935_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1967_mux5_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5935_79/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/o_data_0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N2444_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5935_5/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/N764_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N554_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/o_data_fsm[23:0]_10_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/ND6_0[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/ND6_0[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1549_0_or[2]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N443_0_or[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N529_0_and[7]_1_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1635_0_or[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_1[3][25]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N380_66/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_12[5]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_1[4][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/char_1[8][41]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N130_mux7_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N845_21[0]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N443_0_or[3]_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N367_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_11_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_21_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_11_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_7_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N380_57_muxf8_perm;gopLUT8
Pin
L6OUTA;2
L6OUTB;2
L7;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
L7IN;1
M0;1
M1;1
M2;1
M3;1

Inst
pattern_vg_inst/char_9_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/char_5_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N664/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1371_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_9_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_11_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_11_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N380_90_muxf7_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
pattern_vg_inst/N2383_mux3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N380_106/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N698_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_5_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_13_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_15_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_16_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_14_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_14_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_14_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_14_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N845_11[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][31]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/char_14_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_20_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_20_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N1374_sum4_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_14_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_7_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_14_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_22_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_28_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/char_22_1/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_22_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_27/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_33[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/char_22_13/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N62_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N845_76[0]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/char_28_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N845_69[0]_2_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
pattern_vg_inst/N845_88[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N317_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/cnt_key_d1[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N1037/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/cnt_key_d2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pattern_vg_inst/cnt_key_d2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pattern_vg_inst/de_out/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pattern_vg_inst/hs_out/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pattern_vg_inst/N2474/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15][2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N578/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/o_data_fsm[23:0]_10_6/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/o_data_fsm[23:0]_10_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/o_data_fsm[23:0]_10_46/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/o_data_fsm[23:0]_10_42/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/o_data_fsm[23:0]_10_39/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/o_data_fsm[23:0]_10_40/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pattern_vg_inst/o_data_fsm[23:0]_10_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N5935_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N554_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/vs_out/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pix_clk_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
pix_clk_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
pixclk_in_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
pixclk_in_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
pll_1_inst/u_pll_e3/goppll;gopPLL
Pin
CLKOUT0;2
CLKOUT0_EXT;2
CLKOUT0_WL;2
CLKOUT1;2
CLKOUT2;2
CLKOUT3;2
CLKOUT4;2
CLKOUT5;2
CLKSWITCH_FLAG;2
CLK_INT_FB;2
LOCK;2
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKIN_SEL_EN;1
CLKOUT0_EXT_SYN;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CRIPPLE_SEL;1
DUTY0[0];1
DUTY0[1];1
DUTY0[2];1
DUTY0[3];1
DUTY0[4];1
DUTY0[5];1
DUTY0[6];1
DUTY0[7];1
DUTY0[8];1
DUTY0[9];1
DUTY1[0];1
DUTY1[1];1
DUTY1[2];1
DUTY1[3];1
DUTY1[4];1
DUTY1[5];1
DUTY1[6];1
DUTY1[7];1
DUTY1[8];1
DUTY1[9];1
DUTY2[0];1
DUTY2[1];1
DUTY2[2];1
DUTY2[3];1
DUTY2[4];1
DUTY2[5];1
DUTY2[6];1
DUTY2[7];1
DUTY2[8];1
DUTY2[9];1
DUTY3[0];1
DUTY3[1];1
DUTY3[2];1
DUTY3[3];1
DUTY3[4];1
DUTY3[5];1
DUTY3[6];1
DUTY3[7];1
DUTY3[8];1
DUTY3[9];1
DUTY4[0];1
DUTY4[1];1
DUTY4[2];1
DUTY4[3];1
DUTY4[4];1
DUTY4[5];1
DUTY4[6];1
DUTY4[7];1
DUTY4[8];1
DUTY4[9];1
ICP_BASE;1
ICP_SEL[0];1
ICP_SEL[1];1
ICP_SEL[2];1
ICP_SEL[3];1
LOAD_PHASE;1
LPFRES_SEL[0];1
LPFRES_SEL[1];1
LPFRES_SEL[2];1
PFDEN;1
PHASE_DIR;1
PHASE_SEL[0];1
PHASE_SEL[1];1
PHASE_SEL[2];1
PHASE_STEP_N;1
PLL_PWD;1
RATIO0[0];1
RATIO0[1];1
RATIO0[2];1
RATIO0[3];1
RATIO0[4];1
RATIO0[5];1
RATIO0[6];1
RATIO0[7];1
RATIO0[8];1
RATIO0[9];1
RATIO1[0];1
RATIO1[1];1
RATIO1[2];1
RATIO1[3];1
RATIO1[4];1
RATIO1[5];1
RATIO1[6];1
RATIO1[7];1
RATIO1[8];1
RATIO1[9];1
RATIO2[0];1
RATIO2[1];1
RATIO2[2];1
RATIO2[3];1
RATIO2[4];1
RATIO2[5];1
RATIO2[6];1
RATIO2[7];1
RATIO2[8];1
RATIO2[9];1
RATIO3[0];1
RATIO3[1];1
RATIO3[2];1
RATIO3[3];1
RATIO3[4];1
RATIO3[5];1
RATIO3[6];1
RATIO3[7];1
RATIO3[8];1
RATIO3[9];1
RATIO4[0];1
RATIO4[1];1
RATIO4[2];1
RATIO4[3];1
RATIO4[4];1
RATIO4[5];1
RATIO4[6];1
RATIO4[7];1
RATIO4[8];1
RATIO4[9];1
RATIOF[0];1
RATIOF[1];1
RATIOF[2];1
RATIOF[3];1
RATIOF[4];1
RATIOF[5];1
RATIOF[6];1
RATIOF[7];1
RATIOF[8];1
RATIOF[9];1
RATIOI[0];1
RATIOI[1];1
RATIOI[2];1
RATIOI[3];1
RATIOI[4];1
RATIOI[5];1
RATIOI[6];1
RATIOI[7];1
RATIOI[8];1
RATIOI[9];1
RATIOM[0];1
RATIOM[1];1
RATIOM[2];1
RATIOM[3];1
RATIOM[4];1
RATIOM[5];1
RATIOM[6];1
RST;1
RSTODIV;1

Inst
r_in_ibuf[3]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
r_in_ibuf[3]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
r_in_ibuf[4]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
r_in_ibuf[4]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
r_in_ibuf[5]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
r_in_ibuf[5]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
r_in_ibuf[6]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
r_in_ibuf[6]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
r_in_ibuf[7]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
r_in_ibuf[7]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
r_out_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
r_out_obuf[0]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
r_out_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
r_out_obuf[1]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
r_out_obuf[2]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
r_out_obuf[2]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
r_out_obuf[3]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
r_out_obuf[3]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
r_out_obuf[4]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
r_out_obuf[4]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
r_out_obuf[5]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
r_out_obuf[5]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
r_out_obuf[6]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
r_out_obuf[6]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
r_out_obuf[7]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
r_out_obuf[7]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/N64_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[7]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/i_axi4s_data_tdata[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N137.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N137.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[7]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N36_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_49[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N91_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N137.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N137.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
rst_n_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rst_n_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
sync_vg_inst/N50_mux5_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/N4_mux10_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/h_count[11:0]_or_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/N24_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
sync_vg_inst/N24_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
sync_vg_inst/N24_1_9/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
sync_vg_inst/N45_mux7_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/N45_mux9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/v_count[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][24]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/N82_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/N82_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/N50_mux8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/N82_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/v_count[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/N54_mux11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/x_act[11:0]_or_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/N96_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/v_count[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N2395_1_bc3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/vs_out/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/N45_mux3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/h_count[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/h_count[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/h_count[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/h_count[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/h_count[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/hs_out/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/h_count[11]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
sync_vg_inst/x_act[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/y_act[11:0]_or_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/v_count[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/v_count[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/v_count[4]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/N45_mux7_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/v_count[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/v_count[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/v_count[8]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N70[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N868_49[11]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/x_act[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_vg_inst/x_act[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/x_act[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/x_act[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/x_act[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/x_act[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/x_act[11]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
sync_vg_inst/y_act[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_vg_inst/y_act[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/y_act[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/y_act[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/y_act[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/y_act[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
sync_vg_inst/N88_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_GTP_SCANCHAIN_PG/scanchain;gopSCANCHAIN
Pin
CAPDR;2
FLG_USER;2
JCLK;2
JRTI;2
RST;2
SHFTDR;2
TCK_USER;2
TDI_USER;2
TMS_USER;2
UPDR;2
TDO_USER;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][32]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][33]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][34]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][22]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][25]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][24]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][25]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/N5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/N4_mux8_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N1635_0_or[5]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N85[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N845_87[1]_9_muxf7_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/data_o[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12][5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
N0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
sync_vg_inst/h_count[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/i_axi4s_data_tdata[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N319/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/char_16_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13][6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]_inv_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14][15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/char_14_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_0_and[7]_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_vg_inst/N54_mux7_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8][14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N1710_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11][0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N447_17[5]_4_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N2681_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hdmi_tx_inst/gt_tx_data[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N1549_0_and[7]_1_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dram_ctrl_inst/N976/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_start/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/data_start_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N432/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wadr[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wadr[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dram_ctrl_inst/N929/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wren/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/resetn/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N294_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/rstn_i_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d3/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/status[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N428/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N417_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N294_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N294_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N294_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[32]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[33]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[34]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[32]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[33]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[34]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[80]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N1710_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N1710_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_176/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N1708_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[71]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[79]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[67]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[68]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[69]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][23]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[82]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[83]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[90]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[87]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[91]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[58]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[97]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[100]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[102]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[104]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N1708_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8][10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[38]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7][1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6][26]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[66]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N3286/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[86]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[24]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N291_16_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N291_31_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N291_47_muxf8;gopMUX32TO1
Pin
F;2
L6OUTA;2
L6OUTB;2
L7;2
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N291_55/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N291_57_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N291_72_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N291_88_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N291_103_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N291_105/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4:0]_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_0/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_1/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_2/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_3/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_4/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_5/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_6/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_7/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_8/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_9/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_10/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_11/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_12/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_13/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_14/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_15/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_16/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_17/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_18/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_19/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_20/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_21/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_22/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_23/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_24/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_25/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_26/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_27/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_28/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_29/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_30/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_31/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_32/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_33/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_34/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_35/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_2/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_3/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_4/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_5/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_6/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_7/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_8/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_9/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_10/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_11/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_12/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_13/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_14/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_15/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_16/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_17/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_18/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_19/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_20/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_21/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_22/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_23/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_24/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_25/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_26/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_27/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_28/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_29/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_30/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_31/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_32/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_33/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_34/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_35/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_decode_breg/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/i_axi4s_data_tdata[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N36_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_183/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N294_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.fsub_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.fsub_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N289_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N289_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N457_2[0]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N294_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wadr[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N294_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N457_2[0]_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[14]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N444_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N272_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N330_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N330_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N330_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N330_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N330_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N330_1_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N330_1_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N362/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N436/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N294_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N457_2[0]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N457_2[0]_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_173/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N295_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N289_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_180/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N294_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N417_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N417_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/status[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N254_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N227_8_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N227_11/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N227_18_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[105]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N131_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N110_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N1210_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N2261/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N362_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4:0]_0_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N66_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N131_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N1210_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_7/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_166/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_9/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N487_4[2]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_174/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_19/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_5/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_6/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N498/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_9/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_19/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_20/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_6/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_8/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_10/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_173/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_174/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N490_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_184/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_167/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_9/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_169/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/ND6_0[15]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_18/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_19/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_20/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dram_ctrl_inst/N1114/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_22/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_47/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_73/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_79/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_83/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_84/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_93/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_99/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_102/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_108/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_126/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_132/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N443_0_and[7]_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1463_0_and[7]_1_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_172/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N1549_0_or[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_179/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N324/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_175/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N313_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N131_8/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N143_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_mux_b_1[33]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pattern_vg_inst/N3401_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pattern_vg_inst/N447_21[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N487_4[5]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5[4]_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N289_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N143_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_171/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[1]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N350_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N257/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/N129/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_6_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
u_CORES/u_jtag_hub/N176_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/_N237_1_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
adc_fft_top_inst/fft_data_gen_inst/N44_mux7_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N118_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N150_4_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/N99_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/shift/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_jtag_hub/shift_dr_d/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
vs_in_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
vs_in_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
vs_out_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
vs_out_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
word_align_inst/N106_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
hsst_ad_inst/N3_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
word_align_inst/align_rxd[0]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
word_align_inst/align_rxd[1]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
word_align_inst/align_rxd[2]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
word_align_inst/align_rxd[3]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
word_align_inst/align_rxd[4]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
word_align_inst/align_rxd[5]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
word_align_inst/align_rxd[6]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
word_align_inst/align_rxd[7]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
word_align_inst/align_rxk[0]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
word_align_inst/align_rxk[1]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
word_align_inst/align_rxk[2]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
word_align_inst/align_rxk[3]/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
word_align_inst/hsst_rxd_d1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxd_d1[31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxk_d1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxk_d1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/hsst_rxk_d1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/shift_cnt_0/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
word_align_inst/shift_cnt_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
word_align_inst/shift_cnt_3/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
word_align_inst/N106_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
VCC_4;gopVCC
Pin
Z;2

Inst
VCC_5;gopVCC
Pin
Z;2

Inst
VCC_6;gopVCC
Pin
Z;2

Inst
VCC_7;gopVCC
Pin
Z;2

Inst
VCC_8;gopVCC
Pin
Z;2

Inst
VCC_9;gopVCC
Pin
Z;2

Inst
VCC_10;gopVCC
Pin
Z;2

Inst
VCC_11;gopVCC
Pin
Z;2

Inst
VCC_12;gopVCC
Pin
Z;2

Inst
VCC_13;gopVCC
Pin
Z;2

Inst
VCC_14;gopVCC
Pin
Z;2

Inst
VCC_15;gopVCC
Pin
Z;2

Inst
VCC_16;gopVCC
Pin
Z;2

Inst
VCC_17;gopVCC
Pin
Z;2

Inst
VCC_18;gopVCC
Pin
Z;2

Inst
VCC_19;gopVCC
Pin
Z;2

Inst
VCC_20;gopVCC
Pin
Z;2

Inst
VCC_21;gopVCC
Pin
Z;2

Inst
VCC_22;gopVCC
Pin
Z;2

Inst
VCC_23;gopVCC
Pin
Z;2

Inst
VCC_24;gopVCC
Pin
Z;2

Inst
VCC_25;gopVCC
Pin
Z;2

Inst
VCC_26;gopVCC
Pin
Z;2

Inst
VCC_27;gopVCC
Pin
Z;2

Inst
VCC_28;gopVCC
Pin
Z;2

Inst
VCC_29;gopVCC
Pin
Z;2

Inst
VCC_30;gopVCC
Pin
Z;2

Inst
VCC_31;gopVCC
Pin
Z;2

Inst
VCC_32;gopVCC
Pin
Z;2

Inst
VCC_33;gopVCC
Pin
Z;2

Inst
VCC_34;gopVCC
Pin
Z;2

Inst
VCC_35;gopVCC
Pin
Z;2

Inst
VCC_36;gopVCC
Pin
Z;2

Inst
VCC_37;gopVCC
Pin
Z;2

Inst
VCC_38;gopVCC
Pin
Z;2

Inst
VCC_39;gopVCC
Pin
Z;2

Inst
VCC_40;gopVCC
Pin
Z;2

Inst
VCC_41;gopVCC
Pin
Z;2

Inst
VCC_42;gopVCC
Pin
Z;2

Inst
VCC_43;gopVCC
Pin
Z;2

Inst
VCC_44;gopVCC
Pin
Z;2

Inst
VCC_45;gopVCC
Pin
Z;2

Inst
VCC_46;gopVCC
Pin
Z;2

Inst
VCC_47;gopVCC
Pin
Z;2

Inst
VCC_48;gopVCC
Pin
Z;2

Inst
VCC_49;gopVCC
Pin
Z;2

Inst
VCC_50;gopVCC
Pin
Z;2

Inst
VCC_51;gopVCC
Pin
Z;2

Inst
VCC_52;gopVCC
Pin
Z;2

Inst
VCC_53;gopVCC
Pin
Z;2

Inst
VCC_54;gopVCC
Pin
Z;2

Inst
VCC_55;gopVCC
Pin
Z;2

Inst
VCC_56;gopVCC
Pin
Z;2

Inst
VCC_57;gopVCC
Pin
Z;2

Inst
VCC_58;gopVCC
Pin
Z;2

Inst
VCC_59;gopVCC
Pin
Z;2

Inst
VCC_60;gopVCC
Pin
Z;2

Inst
VCC_61;gopVCC
Pin
Z;2

Inst
VCC_62;gopVCC
Pin
Z;2

Inst
VCC_63;gopVCC
Pin
Z;2

Inst
VCC_64;gopVCC
Pin
Z;2

Inst
VCC_65;gopVCC
Pin
Z;2

Inst
VCC_66;gopVCC
Pin
Z;2

Inst
VCC_67;gopVCC
Pin
Z;2

Inst
VCC_68;gopVCC
Pin
Z;2

Inst
VCC_69;gopVCC
Pin
Z;2

Inst
VCC_70;gopVCC
Pin
Z;2

Inst
VCC_71;gopVCC
Pin
Z;2

Inst
VCC_72;gopVCC
Pin
Z;2

Inst
VCC_73;gopVCC
Pin
Z;2

Inst
VCC_74;gopVCC
Pin
Z;2

Inst
VCC_75;gopVCC
Pin
Z;2

Inst
VCC_76;gopVCC
Pin
Z;2

Inst
VCC_77;gopVCC
Pin
Z;2

Inst
VCC_78;gopVCC
Pin
Z;2

Inst
VCC_79;gopVCC
Pin
Z;2

Inst
VCC_80;gopVCC
Pin
Z;2

Inst
VCC_81;gopVCC
Pin
Z;2

Inst
VCC_82;gopVCC
Pin
Z;2

Inst
VCC_83;gopVCC
Pin
Z;2

Inst
VCC_84;gopVCC
Pin
Z;2

Inst
VCC_85;gopVCC
Pin
Z;2

Inst
VCC_86;gopVCC
Pin
Z;2

Inst
VCC_87;gopVCC
Pin
Z;2

Inst
VCC_88;gopVCC
Pin
Z;2

Inst
VCC_89;gopVCC
Pin
Z;2

Inst
VCC_90;gopVCC
Pin
Z;2

Inst
VCC_91;gopVCC
Pin
Z;2

Inst
VCC_92;gopVCC
Pin
Z;2

Inst
VCC_93;gopVCC
Pin
Z;2

Inst
VCC_94;gopVCC
Pin
Z;2

Inst
VCC_95;gopVCC
Pin
Z;2

Inst
VCC_96;gopVCC
Pin
Z;2

Inst
VCC_97;gopVCC
Pin
Z;2

Inst
VCC_98;gopVCC
Pin
Z;2

Inst
VCC_99;gopVCC
Pin
Z;2

Inst
VCC_100;gopVCC
Pin
Z;2

Inst
VCC_101;gopVCC
Pin
Z;2

Inst
VCC_102;gopVCC
Pin
Z;2

Inst
VCC_103;gopVCC
Pin
Z;2

Inst
VCC_104;gopVCC
Pin
Z;2

Inst
VCC_105;gopVCC
Pin
Z;2

Inst
VCC_106;gopVCC
Pin
Z;2

Inst
VCC_107;gopVCC
Pin
Z;2

Inst
VCC_108;gopVCC
Pin
Z;2

Inst
VCC_109;gopVCC
Pin
Z;2

Inst
VCC_110;gopVCC
Pin
Z;2

Inst
VCC_111;gopVCC
Pin
Z;2

Inst
VCC_112;gopVCC
Pin
Z;2

Inst
VCC_113;gopVCC
Pin
Z;2

Inst
VCC_114;gopVCC
Pin
Z;2

Inst
VCC_115;gopVCC
Pin
Z;2

Inst
VCC_116;gopVCC
Pin
Z;2

Inst
VCC_117;gopVCC
Pin
Z;2

Inst
VCC_118;gopVCC
Pin
Z;2

Inst
VCC_119;gopVCC
Pin
Z;2

Inst
VCC_120;gopVCC
Pin
Z;2

Inst
VCC_121;gopVCC
Pin
Z;2

Inst
VCC_122;gopVCC
Pin
Z;2

Inst
VCC_123;gopVCC
Pin
Z;2

Inst
VCC_124;gopVCC
Pin
Z;2

Inst
VCC_125;gopVCC
Pin
Z;2

Inst
VCC_126;gopVCC
Pin
Z;2

Inst
VCC_127;gopVCC
Pin
Z;2

Inst
VCC_128;gopVCC
Pin
Z;2

Inst
VCC_129;gopVCC
Pin
Z;2

Inst
VCC_130;gopVCC
Pin
Z;2

Inst
VCC_131;gopVCC
Pin
Z;2

Inst
VCC_132;gopVCC
Pin
Z;2

Inst
VCC_133;gopVCC
Pin
Z;2

Inst
VCC_134;gopVCC
Pin
Z;2

Inst
VCC_135;gopVCC
Pin
Z;2

Inst
VCC_136;gopVCC
Pin
Z;2

Inst
VCC_137;gopVCC
Pin
Z;2

Inst
VCC_138;gopVCC
Pin
Z;2

Inst
VCC_139;gopVCC
Pin
Z;2

Inst
VCC_140;gopVCC
Pin
Z;2

Inst
VCC_141;gopVCC
Pin
Z;2

Inst
VCC_142;gopVCC
Pin
Z;2

Inst
VCC_143;gopVCC
Pin
Z;2

Inst
VCC_144;gopVCC
Pin
Z;2

Inst
VCC_145;gopVCC
Pin
Z;2

Inst
VCC_146;gopVCC
Pin
Z;2

Inst
VCC_147;gopVCC
Pin
Z;2

Inst
VCC_148;gopVCC
Pin
Z;2

Inst
VCC_149;gopVCC
Pin
Z;2

Inst
VCC_150;gopVCC
Pin
Z;2

Inst
VCC_151;gopVCC
Pin
Z;2

Inst
VCC_152;gopVCC
Pin
Z;2

Inst
VCC_153;gopVCC
Pin
Z;2

Inst
VCC_154;gopVCC
Pin
Z;2

Inst
VCC_155;gopVCC
Pin
Z;2

Inst
VCC_156;gopVCC
Pin
Z;2

Inst
VCC_157;gopVCC
Pin
Z;2

Inst
VCC_158;gopVCC
Pin
Z;2

Inst
VCC_159;gopVCC
Pin
Z;2

Inst
VCC_160;gopVCC
Pin
Z;2

Inst
VCC_161;gopVCC
Pin
Z;2

Inst
VCC_162;gopVCC
Pin
Z;2

Inst
VCC_163;gopVCC
Pin
Z;2

Inst
VCC_164;gopVCC
Pin
Z;2

Inst
VCC_165;gopVCC
Pin
Z;2

Inst
VCC_166;gopVCC
Pin
Z;2

Inst
VCC_167;gopVCC
Pin
Z;2

Inst
VCC_168;gopVCC
Pin
Z;2

Inst
VCC_169;gopVCC
Pin
Z;2

Inst
VCC_170;gopVCC
Pin
Z;2

Inst
VCC_171;gopVCC
Pin
Z;2

Inst
VCC_172;gopVCC
Pin
Z;2

Inst
VCC_173;gopVCC
Pin
Z;2

Inst
VCC_174;gopVCC
Pin
Z;2

Inst
VCC_175;gopVCC
Pin
Z;2

Inst
VCC_176;gopVCC
Pin
Z;2

Inst
VCC_177;gopVCC
Pin
Z;2

Inst
VCC_178;gopVCC
Pin
Z;2

Inst
VCC_179;gopVCC
Pin
Z;2

Inst
VCC_180;gopVCC
Pin
Z;2

Inst
VCC_181;gopVCC
Pin
Z;2

Inst
VCC_182;gopVCC
Pin
Z;2

Inst
VCC_183;gopVCC
Pin
Z;2

Inst
VCC_184;gopVCC
Pin
Z;2

Inst
VCC_185;gopVCC
Pin
Z;2

Inst
VCC_186;gopVCC
Pin
Z;2

Inst
VCC_187;gopVCC
Pin
Z;2

Inst
VCC_188;gopVCC
Pin
Z;2

Inst
VCC_189;gopVCC
Pin
Z;2

Inst
VCC_190;gopVCC
Pin
Z;2

Inst
VCC_191;gopVCC
Pin
Z;2

Inst
VCC_192;gopVCC
Pin
Z;2

Inst
VCC_193;gopVCC
Pin
Z;2

Inst
VCC_194;gopVCC
Pin
Z;2

Inst
VCC_195;gopVCC
Pin
Z;2

Inst
VCC_196;gopVCC
Pin
Z;2

Inst
VCC_197;gopVCC
Pin
Z;2

Inst
VCC_198;gopVCC
Pin
Z;2

Inst
VCC_199;gopVCC
Pin
Z;2

Inst
VCC_200;gopVCC
Pin
Z;2

Inst
VCC_201;gopVCC
Pin
Z;2

Inst
VCC_202;gopVCC
Pin
Z;2

Inst
VCC_203;gopVCC
Pin
Z;2

Inst
VCC_204;gopVCC
Pin
Z;2

Inst
VCC_205;gopVCC
Pin
Z;2

Inst
VCC_206;gopVCC
Pin
Z;2

Inst
VCC_207;gopVCC
Pin
Z;2

Inst
VCC_208;gopVCC
Pin
Z;2

Inst
VCC_209;gopVCC
Pin
Z;2

Inst
VCC_210;gopVCC
Pin
Z;2

Inst
VCC_211;gopVCC
Pin
Z;2

Inst
VCC_212;gopVCC
Pin
Z;2

Inst
VCC_213;gopVCC
Pin
Z;2

Inst
VCC_214;gopVCC
Pin
Z;2

Inst
VCC_215;gopVCC
Pin
Z;2

Inst
VCC_216;gopVCC
Pin
Z;2

Inst
VCC_217;gopVCC
Pin
Z;2

Inst
VCC_218;gopVCC
Pin
Z;2

Inst
VCC_219;gopVCC
Pin
Z;2

Inst
VCC_220;gopVCC
Pin
Z;2

Inst
VCC_221;gopVCC
Pin
Z;2

Inst
VCC_222;gopVCC
Pin
Z;2

Inst
VCC_223;gopVCC
Pin
Z;2

Inst
VCC_224;gopVCC
Pin
Z;2

Inst
VCC_225;gopVCC
Pin
Z;2

Inst
VCC_226;gopVCC
Pin
Z;2

Inst
VCC_227;gopVCC
Pin
Z;2

Inst
VCC_228;gopVCC
Pin
Z;2

Inst
VCC_229;gopVCC
Pin
Z;2

Inst
VCC_230;gopVCC
Pin
Z;2

Inst
VCC_231;gopVCC
Pin
Z;2

Inst
VCC_232;gopVCC
Pin
Z;2

Inst
VCC_233;gopVCC
Pin
Z;2

Inst
VCC_234;gopVCC
Pin
Z;2

Inst
VCC_235;gopVCC
Pin
Z;2

Inst
VCC_236;gopVCC
Pin
Z;2

Inst
VCC_237;gopVCC
Pin
Z;2

Inst
VCC_238;gopVCC
Pin
Z;2

Inst
VCC_239;gopVCC
Pin
Z;2

Inst
VCC_240;gopVCC
Pin
Z;2

Inst
VCC_241;gopVCC
Pin
Z;2

Inst
VCC_242;gopVCC
Pin
Z;2

Inst
VCC_243;gopVCC
Pin
Z;2

Inst
VCC_244;gopVCC
Pin
Z;2

Inst
VCC_245;gopVCC
Pin
Z;2

Inst
VCC_246;gopVCC
Pin
Z;2

Inst
VCC_247;gopVCC
Pin
Z;2

Inst
VCC_248;gopVCC
Pin
Z;2

Inst
VCC_249;gopVCC
Pin
Z;2

Inst
VCC_250;gopVCC
Pin
Z;2

Inst
VCC_251;gopVCC
Pin
Z;2

Inst
VCC_252;gopVCC
Pin
Z;2

Inst
VCC_253;gopVCC
Pin
Z;2

Inst
VCC_254;gopVCC
Pin
Z;2

Inst
VCC_255;gopVCC
Pin
Z;2

Inst
VCC_256;gopVCC
Pin
Z;2

Inst
VCC_257;gopVCC
Pin
Z;2

Inst
VCC_258;gopVCC
Pin
Z;2

Inst
VCC_259;gopVCC
Pin
Z;2

Inst
VCC_260;gopVCC
Pin
Z;2

Inst
VCC_261;gopVCC
Pin
Z;2

Inst
VCC_262;gopVCC
Pin
Z;2

Inst
VCC_263;gopVCC
Pin
Z;2

Inst
VCC_264;gopVCC
Pin
Z;2

Inst
VCC_265;gopVCC
Pin
Z;2

Inst
VCC_266;gopVCC
Pin
Z;2

Inst
VCC_267;gopVCC
Pin
Z;2

Inst
VCC_268;gopVCC
Pin
Z;2

Inst
VCC_269;gopVCC
Pin
Z;2

Inst
VCC_270;gopVCC
Pin
Z;2

Inst
VCC_271;gopVCC
Pin
Z;2

Inst
VCC_272;gopVCC
Pin
Z;2

Inst
VCC_273;gopVCC
Pin
Z;2

Inst
VCC_274;gopVCC
Pin
Z;2

Inst
VCC_275;gopVCC
Pin
Z;2

Inst
VCC_276;gopVCC
Pin
Z;2

Inst
VCC_277;gopVCC
Pin
Z;2

Inst
VCC_278;gopVCC
Pin
Z;2

Inst
VCC_279;gopVCC
Pin
Z;2

Inst
VCC_280;gopVCC
Pin
Z;2

Inst
VCC_281;gopVCC
Pin
Z;2

Inst
VCC_282;gopVCC
Pin
Z;2

Inst
VCC_283;gopVCC
Pin
Z;2

Inst
VCC_284;gopVCC
Pin
Z;2

Inst
VCC_285;gopVCC
Pin
Z;2

Inst
VCC_286;gopVCC
Pin
Z;2

Inst
VCC_287;gopVCC
Pin
Z;2

Inst
VCC_288;gopVCC
Pin
Z;2

Inst
VCC_289;gopVCC
Pin
Z;2

Inst
VCC_290;gopVCC
Pin
Z;2

Inst
VCC_291;gopVCC
Pin
Z;2

Inst
VCC_292;gopVCC
Pin
Z;2

Inst
VCC_293;gopVCC
Pin
Z;2

Inst
VCC_294;gopVCC
Pin
Z;2

Inst
VCC_295;gopVCC
Pin
Z;2

Inst
VCC_296;gopVCC
Pin
Z;2

Inst
VCC_297;gopVCC
Pin
Z;2

Inst
VCC_298;gopVCC
Pin
Z;2

Inst
VCC_299;gopVCC
Pin
Z;2

Inst
VCC_300;gopVCC
Pin
Z;2

Inst
VCC_301;gopVCC
Pin
Z;2

Inst
VCC_302;gopVCC
Pin
Z;2

Inst
VCC_303;gopVCC
Pin
Z;2

Inst
VCC_304;gopVCC
Pin
Z;2

Inst
VCC_305;gopVCC
Pin
Z;2

Inst
VCC_306;gopVCC
Pin
Z;2

Inst
VCC_307;gopVCC
Pin
Z;2

Inst
VCC_308;gopVCC
Pin
Z;2

Inst
VCC_309;gopVCC
Pin
Z;2

Inst
VCC_310;gopVCC
Pin
Z;2

Inst
VCC_311;gopVCC
Pin
Z;2

Inst
VCC_312;gopVCC
Pin
Z;2

Inst
VCC_313;gopVCC
Pin
Z;2

Inst
VCC_314;gopVCC
Pin
Z;2

Inst
VCC_315;gopVCC
Pin
Z;2

Inst
VCC_316;gopVCC
Pin
Z;2

Inst
VCC_317;gopVCC
Pin
Z;2

Inst
VCC_318;gopVCC
Pin
Z;2

Inst
VCC_319;gopVCC
Pin
Z;2

Inst
VCC_320;gopVCC
Pin
Z;2

Inst
VCC_321;gopVCC
Pin
Z;2

Inst
VCC_322;gopVCC
Pin
Z;2

Inst
VCC_323;gopVCC
Pin
Z;2

Inst
VCC_324;gopVCC
Pin
Z;2

Inst
VCC_325;gopVCC
Pin
Z;2

Inst
VCC_326;gopVCC
Pin
Z;2

Inst
VCC_327;gopVCC
Pin
Z;2

Inst
VCC_328;gopVCC
Pin
Z;2

Inst
VCC_329;gopVCC
Pin
Z;2

Inst
VCC_330;gopVCC
Pin
Z;2

Inst
VCC_331;gopVCC
Pin
Z;2

Inst
VCC_332;gopVCC
Pin
Z;2

Inst
VCC_333;gopVCC
Pin
Z;2

Inst
VCC_334;gopVCC
Pin
Z;2

Inst
VCC_335;gopVCC
Pin
Z;2

Inst
VCC_336;gopVCC
Pin
Z;2

Inst
VCC_337;gopVCC
Pin
Z;2

Inst
VCC_338;gopVCC
Pin
Z;2

Inst
VCC_339;gopVCC
Pin
Z;2

Inst
VCC_340;gopVCC
Pin
Z;2

Inst
VCC_341;gopVCC
Pin
Z;2

Inst
VCC_342;gopVCC
Pin
Z;2

Inst
VCC_343;gopVCC
Pin
Z;2

Inst
VCC_344;gopVCC
Pin
Z;2

Inst
VCC_345;gopVCC
Pin
Z;2

Inst
VCC_346;gopVCC
Pin
Z;2

Inst
VCC_347;gopVCC
Pin
Z;2

Inst
VCC_348;gopVCC
Pin
Z;2

Inst
VCC_349;gopVCC
Pin
Z;2

Inst
VCC_350;gopVCC
Pin
Z;2

Inst
VCC_351;gopVCC
Pin
Z;2

Inst
VCC_352;gopVCC
Pin
Z;2

Inst
VCC_353;gopVCC
Pin
Z;2

Inst
VCC_354;gopVCC
Pin
Z;2

Inst
VCC_355;gopVCC
Pin
Z;2

Inst
VCC_356;gopVCC
Pin
Z;2

Inst
VCC_357;gopVCC
Pin
Z;2

Inst
VCC_358;gopVCC
Pin
Z;2

Inst
VCC_359;gopVCC
Pin
Z;2

Inst
VCC_360;gopVCC
Pin
Z;2

Inst
VCC_361;gopVCC
Pin
Z;2

Inst
VCC_362;gopVCC
Pin
Z;2

Inst
VCC_363;gopVCC
Pin
Z;2

Inst
VCC_364;gopVCC
Pin
Z;2

Inst
VCC_365;gopVCC
Pin
Z;2

Inst
VCC_366;gopVCC
Pin
Z;2

Inst
VCC_367;gopVCC
Pin
Z;2

Inst
VCC_368;gopVCC
Pin
Z;2

Inst
VCC_369;gopVCC
Pin
Z;2

Inst
VCC_370;gopVCC
Pin
Z;2

Inst
VCC_371;gopVCC
Pin
Z;2

Inst
VCC_372;gopVCC
Pin
Z;2

Inst
VCC_373;gopVCC
Pin
Z;2

Inst
VCC_374;gopVCC
Pin
Z;2

Inst
VCC_375;gopVCC
Pin
Z;2

Inst
VCC_376;gopVCC
Pin
Z;2

Inst
VCC_377;gopVCC
Pin
Z;2

Inst
VCC_378;gopVCC
Pin
Z;2

Inst
VCC_379;gopVCC
Pin
Z;2

Inst
VCC_380;gopVCC
Pin
Z;2

Inst
VCC_381;gopVCC
Pin
Z;2

Inst
VCC_382;gopVCC
Pin
Z;2

Inst
VCC_383;gopVCC
Pin
Z;2

Inst
VCC_384;gopVCC
Pin
Z;2

Inst
VCC_385;gopVCC
Pin
Z;2

Inst
VCC_386;gopVCC
Pin
Z;2

Inst
VCC_387;gopVCC
Pin
Z;2

Inst
VCC_388;gopVCC
Pin
Z;2

Inst
VCC_389;gopVCC
Pin
Z;2

Inst
VCC_390;gopVCC
Pin
Z;2

Inst
VCC_391;gopVCC
Pin
Z;2

Inst
VCC_392;gopVCC
Pin
Z;2

Inst
VCC_393;gopVCC
Pin
Z;2

Inst
VCC_394;gopVCC
Pin
Z;2

Inst
VCC_395;gopVCC
Pin
Z;2

Inst
VCC_396;gopVCC
Pin
Z;2

Inst
VCC_397;gopVCC
Pin
Z;2

Inst
VCC_398;gopVCC
Pin
Z;2

Inst
VCC_399;gopVCC
Pin
Z;2

Inst
VCC_400;gopVCC
Pin
Z;2

Inst
VCC_401;gopVCC
Pin
Z;2

Inst
VCC_402;gopVCC
Pin
Z;2

Inst
VCC_403;gopVCC
Pin
Z;2

Inst
VCC_404;gopVCC
Pin
Z;2

Inst
VCC_405;gopVCC
Pin
Z;2

Inst
VCC_406;gopVCC
Pin
Z;2

Inst
VCC_407;gopVCC
Pin
Z;2

Inst
VCC_408;gopVCC
Pin
Z;2

Inst
VCC_409;gopVCC
Pin
Z;2

Inst
VCC_410;gopVCC
Pin
Z;2

Inst
VCC_411;gopVCC
Pin
Z;2

Inst
VCC_412;gopVCC
Pin
Z;2

Inst
VCC_413;gopVCC
Pin
Z;2

Inst
VCC_414;gopVCC
Pin
Z;2

Inst
VCC_415;gopVCC
Pin
Z;2

Inst
VCC_416;gopVCC
Pin
Z;2

Inst
VCC_417;gopVCC
Pin
Z;2

Inst
VCC_418;gopVCC
Pin
Z;2

Inst
VCC_419;gopVCC
Pin
Z;2

Inst
VCC_420;gopVCC
Pin
Z;2

Inst
VCC_421;gopVCC
Pin
Z;2

Inst
VCC_422;gopVCC
Pin
Z;2

Inst
VCC_423;gopVCC
Pin
Z;2

Inst
VCC_424;gopVCC
Pin
Z;2

Inst
VCC_425;gopVCC
Pin
Z;2

Inst
VCC_426;gopVCC
Pin
Z;2

Inst
VCC_427;gopVCC
Pin
Z;2

Inst
VCC_428;gopVCC
Pin
Z;2

Inst
VCC_429;gopVCC
Pin
Z;2

Inst
VCC_430;gopVCC
Pin
Z;2

Inst
VCC_431;gopVCC
Pin
Z;2

Inst
VCC_432;gopVCC
Pin
Z;2

Inst
VCC_433;gopVCC
Pin
Z;2

Inst
VCC_434;gopVCC
Pin
Z;2

Inst
VCC_435;gopVCC
Pin
Z;2

Inst
VCC_436;gopVCC
Pin
Z;2

Inst
VCC_437;gopVCC
Pin
Z;2

Inst
VCC_438;gopVCC
Pin
Z;2

Inst
VCC_439;gopVCC
Pin
Z;2

Inst
VCC_440;gopVCC
Pin
Z;2

Inst
VCC_441;gopVCC
Pin
Z;2

Inst
VCC_442;gopVCC
Pin
Z;2

Inst
VCC_443;gopVCC
Pin
Z;2

Inst
VCC_444;gopVCC
Pin
Z;2

Inst
VCC_445;gopVCC
Pin
Z;2

Inst
VCC_446;gopVCC
Pin
Z;2

Inst
VCC_447;gopVCC
Pin
Z;2

Inst
VCC_448;gopVCC
Pin
Z;2

Inst
VCC_449;gopVCC
Pin
Z;2

Inst
VCC_450;gopVCC
Pin
Z;2

Inst
VCC_451;gopVCC
Pin
Z;2

Inst
VCC_452;gopVCC
Pin
Z;2

Inst
VCC_453;gopVCC
Pin
Z;2

Inst
VCC_454;gopVCC
Pin
Z;2

Inst
VCC_455;gopVCC
Pin
Z;2

Inst
VCC_456;gopVCC
Pin
Z;2

Inst
VCC_457;gopVCC
Pin
Z;2

Inst
VCC_458;gopVCC
Pin
Z;2

Inst
VCC_459;gopVCC
Pin
Z;2

Inst
VCC_460;gopVCC
Pin
Z;2

Inst
VCC_461;gopVCC
Pin
Z;2

Inst
VCC_462;gopVCC
Pin
Z;2

Inst
VCC_463;gopVCC
Pin
Z;2

Inst
VCC_464;gopVCC
Pin
Z;2

Inst
VCC_465;gopVCC
Pin
Z;2

Inst
VCC_466;gopVCC
Pin
Z;2

Inst
VCC_467;gopVCC
Pin
Z;2

Inst
VCC_468;gopVCC
Pin
Z;2

Inst
VCC_469;gopVCC
Pin
Z;2

Inst
VCC_470;gopVCC
Pin
Z;2

Inst
VCC_471;gopVCC
Pin
Z;2

Inst
VCC_472;gopVCC
Pin
Z;2

Inst
VCC_473;gopVCC
Pin
Z;2

Inst
VCC_474;gopVCC
Pin
Z;2

Inst
VCC_475;gopVCC
Pin
Z;2

Inst
VCC_476;gopVCC
Pin
Z;2

Inst
VCC_477;gopVCC
Pin
Z;2

Inst
VCC_478;gopVCC
Pin
Z;2

Inst
VCC_479;gopVCC
Pin
Z;2

Inst
VCC_480;gopVCC
Pin
Z;2

Inst
VCC_481;gopVCC
Pin
Z;2

Inst
VCC_482;gopVCC
Pin
Z;2

Inst
VCC_483;gopVCC
Pin
Z;2

Inst
VCC_484;gopVCC
Pin
Z;2

Inst
VCC_485;gopVCC
Pin
Z;2

Inst
VCC_486;gopVCC
Pin
Z;2

Inst
VCC_487;gopVCC
Pin
Z;2

Inst
VCC_488;gopVCC
Pin
Z;2

Inst
VCC_489;gopVCC
Pin
Z;2

Inst
VCC_490;gopVCC
Pin
Z;2

Inst
VCC_491;gopVCC
Pin
Z;2

Inst
VCC_492;gopVCC
Pin
Z;2

Inst
VCC_493;gopVCC
Pin
Z;2

Inst
VCC_494;gopVCC
Pin
Z;2

Inst
VCC_495;gopVCC
Pin
Z;2

Inst
VCC_496;gopVCC
Pin
Z;2

Inst
VCC_497;gopVCC
Pin
Z;2

Inst
VCC_498;gopVCC
Pin
Z;2

Inst
VCC_499;gopVCC
Pin
Z;2

Inst
VCC_500;gopVCC
Pin
Z;2

Inst
VCC_501;gopVCC
Pin
Z;2

Inst
VCC_502;gopVCC
Pin
Z;2

Inst
VCC_503;gopVCC
Pin
Z;2

Inst
VCC_504;gopVCC
Pin
Z;2

Inst
VCC_505;gopVCC
Pin
Z;2

Inst
VCC_506;gopVCC
Pin
Z;2

Inst
VCC_507;gopVCC
Pin
Z;2

Inst
VCC_508;gopVCC
Pin
Z;2

Inst
VCC_509;gopVCC
Pin
Z;2

Inst
VCC_510;gopVCC
Pin
Z;2

Inst
VCC_511;gopVCC
Pin
Z;2

Inst
VCC_512;gopVCC
Pin
Z;2

Inst
VCC_513;gopVCC
Pin
Z;2

Inst
VCC_514;gopVCC
Pin
Z;2

Inst
VCC_515;gopVCC
Pin
Z;2

Inst
VCC_516;gopVCC
Pin
Z;2

Inst
VCC_517;gopVCC
Pin
Z;2

Inst
VCC_518;gopVCC
Pin
Z;2

Inst
VCC_519;gopVCC
Pin
Z;2

Inst
VCC_520;gopVCC
Pin
Z;2

Inst
VCC_521;gopVCC
Pin
Z;2

Inst
VCC_522;gopVCC
Pin
Z;2

Inst
VCC_523;gopVCC
Pin
Z;2

Inst
VCC_524;gopVCC
Pin
Z;2

Inst
VCC_525;gopVCC
Pin
Z;2

Inst
VCC_526;gopVCC
Pin
Z;2

Inst
VCC_527;gopVCC
Pin
Z;2

Inst
VCC_528;gopVCC
Pin
Z;2

Inst
VCC_529;gopVCC
Pin
Z;2

Inst
VCC_530;gopVCC
Pin
Z;2

Inst
VCC_531;gopVCC
Pin
Z;2

Inst
VCC_532;gopVCC
Pin
Z;2

Inst
VCC_533;gopVCC
Pin
Z;2

Inst
VCC_534;gopVCC
Pin
Z;2

Inst
VCC_535;gopVCC
Pin
Z;2

Inst
VCC_536;gopVCC
Pin
Z;2

Inst
VCC_537;gopVCC
Pin
Z;2

Inst
VCC_538;gopVCC
Pin
Z;2

Inst
VCC_539;gopVCC
Pin
Z;2

Inst
VCC_540;gopVCC
Pin
Z;2

Inst
VCC_541;gopVCC
Pin
Z;2

Inst
VCC_542;gopVCC
Pin
Z;2

Inst
VCC_543;gopVCC
Pin
Z;2

Inst
VCC_544;gopVCC
Pin
Z;2

Inst
VCC_545;gopVCC
Pin
Z;2

Inst
VCC_546;gopVCC
Pin
Z;2

Inst
VCC_547;gopVCC
Pin
Z;2

Inst
VCC_548;gopVCC
Pin
Z;2

Inst
VCC_549;gopVCC
Pin
Z;2

Inst
VCC_550;gopVCC
Pin
Z;2

Inst
VCC_551;gopVCC
Pin
Z;2

Inst
VCC_552;gopVCC
Pin
Z;2

Inst
VCC_553;gopVCC
Pin
Z;2

Inst
VCC_554;gopVCC
Pin
Z;2

Inst
VCC_555;gopVCC
Pin
Z;2

Inst
VCC_556;gopVCC
Pin
Z;2

Inst
VCC_557;gopVCC
Pin
Z;2

Inst
VCC_558;gopVCC
Pin
Z;2

Inst
VCC_559;gopVCC
Pin
Z;2

Inst
VCC_560;gopVCC
Pin
Z;2

Inst
VCC_561;gopVCC
Pin
Z;2

Inst
VCC_562;gopVCC
Pin
Z;2

Inst
VCC_563;gopVCC
Pin
Z;2

Inst
VCC_564;gopVCC
Pin
Z;2

Inst
VCC_565;gopVCC
Pin
Z;2

Inst
VCC_566;gopVCC
Pin
Z;2

Inst
VCC_567;gopVCC
Pin
Z;2

Inst
VCC_568;gopVCC
Pin
Z;2

Inst
VCC_569;gopVCC
Pin
Z;2

Inst
VCC_570;gopVCC
Pin
Z;2

Inst
VCC_571;gopVCC
Pin
Z;2

Inst
VCC_572;gopVCC
Pin
Z;2

Inst
VCC_573;gopVCC
Pin
Z;2

Inst
VCC_574;gopVCC
Pin
Z;2

Inst
VCC_575;gopVCC
Pin
Z;2

Inst
VCC_576;gopVCC
Pin
Z;2

Inst
VCC_577;gopVCC
Pin
Z;2

Inst
VCC_578;gopVCC
Pin
Z;2

Inst
VCC_579;gopVCC
Pin
Z;2

Inst
VCC_580;gopVCC
Pin
Z;2

Inst
VCC_581;gopVCC
Pin
Z;2

Inst
VCC_582;gopVCC
Pin
Z;2

Inst
VCC_583;gopVCC
Pin
Z;2

Inst
VCC_584;gopVCC
Pin
Z;2

Inst
VCC_585;gopVCC
Pin
Z;2

Inst
VCC_586;gopVCC
Pin
Z;2

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Inst
GND_12;gopGND
Pin
Z;2

Inst
GND_13;gopGND
Pin
Z;2

Inst
GND_14;gopGND
Pin
Z;2

Inst
GND_15;gopGND
Pin
Z;2

Inst
GND_16;gopGND
Pin
Z;2

Inst
GND_17;gopGND
Pin
Z;2

Inst
GND_18;gopGND
Pin
Z;2

Inst
GND_19;gopGND
Pin
Z;2

Inst
GND_20;gopGND
Pin
Z;2

Inst
GND_21;gopGND
Pin
Z;2

Inst
GND_22;gopGND
Pin
Z;2

Inst
GND_23;gopGND
Pin
Z;2

Inst
GND_24;gopGND
Pin
Z;2

Inst
GND_25;gopGND
Pin
Z;2

Inst
GND_26;gopGND
Pin
Z;2

Inst
GND_27;gopGND
Pin
Z;2

Inst
GND_28;gopGND
Pin
Z;2

Inst
GND_29;gopGND
Pin
Z;2

Inst
GND_30;gopGND
Pin
Z;2

Inst
GND_31;gopGND
Pin
Z;2

Inst
GND_32;gopGND
Pin
Z;2

Inst
GND_33;gopGND
Pin
Z;2

Inst
GND_34;gopGND
Pin
Z;2

Inst
GND_35;gopGND
Pin
Z;2

Inst
GND_36;gopGND
Pin
Z;2

Inst
GND_37;gopGND
Pin
Z;2

Inst
GND_38;gopGND
Pin
Z;2

Inst
GND_39;gopGND
Pin
Z;2

Inst
GND_40;gopGND
Pin
Z;2

Inst
GND_41;gopGND
Pin
Z;2

Inst
GND_42;gopGND
Pin
Z;2

Inst
GND_43;gopGND
Pin
Z;2

Inst
GND_44;gopGND
Pin
Z;2

Inst
GND_45;gopGND
Pin
Z;2

Inst
GND_46;gopGND
Pin
Z;2

Inst
GND_47;gopGND
Pin
Z;2

Inst
GND_48;gopGND
Pin
Z;2

Inst
GND_49;gopGND
Pin
Z;2

Inst
GND_50;gopGND
Pin
Z;2

Inst
GND_51;gopGND
Pin
Z;2

Inst
GND_52;gopGND
Pin
Z;2

Inst
GND_53;gopGND
Pin
Z;2

Inst
GND_54;gopGND
Pin
Z;2

Inst
GND_55;gopGND
Pin
Z;2

Inst
GND_56;gopGND
Pin
Z;2

Inst
GND_57;gopGND
Pin
Z;2

Inst
GND_58;gopGND
Pin
Z;2

Inst
GND_59;gopGND
Pin
Z;2

Inst
GND_60;gopGND
Pin
Z;2

Inst
GND_61;gopGND
Pin
Z;2

Inst
GND_62;gopGND
Pin
Z;2

Inst
GND_63;gopGND
Pin
Z;2

Inst
GND_64;gopGND
Pin
Z;2

Inst
GND_65;gopGND
Pin
Z;2

Inst
GND_66;gopGND
Pin
Z;2

Inst
GND_67;gopGND
Pin
Z;2

Inst
GND_68;gopGND
Pin
Z;2

Inst
GND_69;gopGND
Pin
Z;2

Inst
GND_70;gopGND
Pin
Z;2

Inst
GND_71;gopGND
Pin
Z;2

Inst
GND_72;gopGND
Pin
Z;2

Inst
GND_73;gopGND
Pin
Z;2

Inst
GND_74;gopGND
Pin
Z;2

Inst
GND_75;gopGND
Pin
Z;2

Inst
GND_76;gopGND
Pin
Z;2

Inst
GND_77;gopGND
Pin
Z;2

Inst
GND_78;gopGND
Pin
Z;2

Inst
GND_79;gopGND
Pin
Z;2

Inst
GND_80;gopGND
Pin
Z;2

Inst
GND_81;gopGND
Pin
Z;2

Inst
GND_82;gopGND
Pin
Z;2

Inst
GND_83;gopGND
Pin
Z;2

Inst
GND_84;gopGND
Pin
Z;2

Inst
GND_85;gopGND
Pin
Z;2

Inst
GND_86;gopGND
Pin
Z;2

Inst
GND_87;gopGND
Pin
Z;2

Inst
GND_88;gopGND
Pin
Z;2

Inst
GND_89;gopGND
Pin
Z;2

Inst
GND_90;gopGND
Pin
Z;2

Inst
GND_91;gopGND
Pin
Z;2

Inst
GND_92;gopGND
Pin
Z;2

Inst
GND_93;gopGND
Pin
Z;2

Inst
GND_94;gopGND
Pin
Z;2

Inst
GND_95;gopGND
Pin
Z;2

Inst
GND_96;gopGND
Pin
Z;2

Inst
GND_97;gopGND
Pin
Z;2

Inst
GND_98;gopGND
Pin
Z;2

Inst
GND_99;gopGND
Pin
Z;2

Inst
GND_100;gopGND
Pin
Z;2

Inst
GND_101;gopGND
Pin
Z;2

Inst
GND_102;gopGND
Pin
Z;2

Inst
GND_103;gopGND
Pin
Z;2

Inst
GND_104;gopGND
Pin
Z;2

Inst
GND_105;gopGND
Pin
Z;2

Inst
GND_106;gopGND
Pin
Z;2

Inst
GND_107;gopGND
Pin
Z;2

Inst
GND_108;gopGND
Pin
Z;2

Inst
GND_109;gopGND
Pin
Z;2

Inst
GND_110;gopGND
Pin
Z;2

Inst
GND_111;gopGND
Pin
Z;2

Inst
GND_112;gopGND
Pin
Z;2

Inst
GND_113;gopGND
Pin
Z;2

Inst
GND_114;gopGND
Pin
Z;2

Inst
GND_115;gopGND
Pin
Z;2

Inst
GND_116;gopGND
Pin
Z;2

Inst
GND_117;gopGND
Pin
Z;2

Inst
GND_118;gopGND
Pin
Z;2

Inst
GND_119;gopGND
Pin
Z;2

Inst
GND_120;gopGND
Pin
Z;2

Inst
GND_121;gopGND
Pin
Z;2

Inst
GND_122;gopGND
Pin
Z;2

Inst
GND_123;gopGND
Pin
Z;2

Inst
GND_124;gopGND
Pin
Z;2

Inst
GND_125;gopGND
Pin
Z;2

Inst
GND_126;gopGND
Pin
Z;2

Inst
GND_127;gopGND
Pin
Z;2

Inst
GND_128;gopGND
Pin
Z;2

Inst
GND_129;gopGND
Pin
Z;2

Inst
GND_130;gopGND
Pin
Z;2

Inst
GND_131;gopGND
Pin
Z;2

Inst
GND_132;gopGND
Pin
Z;2

Inst
GND_133;gopGND
Pin
Z;2

Inst
GND_134;gopGND
Pin
Z;2

Inst
GND_135;gopGND
Pin
Z;2

Inst
GND_136;gopGND
Pin
Z;2

Inst
GND_137;gopGND
Pin
Z;2

Inst
GND_138;gopGND
Pin
Z;2

Inst
GND_139;gopGND
Pin
Z;2

Inst
GND_140;gopGND
Pin
Z;2

Inst
GND_141;gopGND
Pin
Z;2

Inst
GND_142;gopGND
Pin
Z;2

Inst
GND_143;gopGND
Pin
Z;2

Inst
GND_144;gopGND
Pin
Z;2

Inst
GND_145;gopGND
Pin
Z;2

Inst
GND_146;gopGND
Pin
Z;2

Inst
GND_147;gopGND
Pin
Z;2

Inst
GND_148;gopGND
Pin
Z;2

Inst
GND_149;gopGND
Pin
Z;2

Inst
GND_150;gopGND
Pin
Z;2

Inst
GND_151;gopGND
Pin
Z;2

Inst
GND_152;gopGND
Pin
Z;2

Inst
GND_153;gopGND
Pin
Z;2

Inst
GND_154;gopGND
Pin
Z;2

Inst
GND_155;gopGND
Pin
Z;2

Inst
GND_156;gopGND
Pin
Z;2

Inst
GND_157;gopGND
Pin
Z;2

Inst
GND_158;gopGND
Pin
Z;2

Inst
GND_159;gopGND
Pin
Z;2

Inst
GND_160;gopGND
Pin
Z;2

Inst
GND_161;gopGND
Pin
Z;2

Inst
GND_162;gopGND
Pin
Z;2

Inst
GND_163;gopGND
Pin
Z;2

Inst
GND_164;gopGND
Pin
Z;2

Inst
GND_165;gopGND
Pin
Z;2

Inst
GND_166;gopGND
Pin
Z;2

Inst
GND_167;gopGND
Pin
Z;2

Inst
GND_168;gopGND
Pin
Z;2

Inst
GND_169;gopGND
Pin
Z;2

Inst
GND_170;gopGND
Pin
Z;2

Inst
GND_171;gopGND
Pin
Z;2

Inst
GND_172;gopGND
Pin
Z;2

Inst
GND_173;gopGND
Pin
Z;2

Inst
GND_174;gopGND
Pin
Z;2

Inst
GND_175;gopGND
Pin
Z;2

Inst
GND_176;gopGND
Pin
Z;2

Inst
GND_177;gopGND
Pin
Z;2

Inst
GND_178;gopGND
Pin
Z;2

Inst
GND_179;gopGND
Pin
Z;2

Inst
GND_180;gopGND
Pin
Z;2

Inst
GND_181;gopGND
Pin
Z;2

Inst
GND_182;gopGND
Pin
Z;2

Inst
GND_183;gopGND
Pin
Z;2

Inst
GND_184;gopGND
Pin
Z;2

Inst
GND_185;gopGND
Pin
Z;2

Inst
GND_186;gopGND
Pin
Z;2

Inst
GND_187;gopGND
Pin
Z;2

Inst
GND_188;gopGND
Pin
Z;2

Inst
GND_189;gopGND
Pin
Z;2

Inst
GND_190;gopGND
Pin
Z;2

Inst
GND_191;gopGND
Pin
Z;2

Inst
GND_192;gopGND
Pin
Z;2

Inst
GND_193;gopGND
Pin
Z;2

Inst
GND_194;gopGND
Pin
Z;2

Inst
GND_195;gopGND
Pin
Z;2

Inst
GND_196;gopGND
Pin
Z;2

Inst
GND_197;gopGND
Pin
Z;2

Inst
GND_198;gopGND
Pin
Z;2

Inst
GND_199;gopGND
Pin
Z;2

Inst
GND_200;gopGND
Pin
Z;2

Inst
GND_201;gopGND
Pin
Z;2

Inst
GND_202;gopGND
Pin
Z;2

Inst
GND_203;gopGND
Pin
Z;2

Inst
GND_204;gopGND
Pin
Z;2

Inst
GND_205;gopGND
Pin
Z;2

Inst
GND_206;gopGND
Pin
Z;2

Inst
GND_207;gopGND
Pin
Z;2

Inst
GND_208;gopGND
Pin
Z;2

Inst
GND_209;gopGND
Pin
Z;2

Inst
GND_210;gopGND
Pin
Z;2

Inst
GND_211;gopGND
Pin
Z;2

Inst
GND_212;gopGND
Pin
Z;2

Inst
GND_213;gopGND
Pin
Z;2

Inst
GND_214;gopGND
Pin
Z;2

Inst
GND_215;gopGND
Pin
Z;2

Inst
GND_216;gopGND
Pin
Z;2

Inst
GND_217;gopGND
Pin
Z;2

Inst
GND_218;gopGND
Pin
Z;2

Inst
GND_219;gopGND
Pin
Z;2

Inst
GND_220;gopGND
Pin
Z;2

Inst
GND_221;gopGND
Pin
Z;2

Inst
GND_222;gopGND
Pin
Z;2

Inst
GND_223;gopGND
Pin
Z;2

Inst
GND_224;gopGND
Pin
Z;2

Inst
GND_225;gopGND
Pin
Z;2

Inst
GND_226;gopGND
Pin
Z;2

Inst
GND_227;gopGND
Pin
Z;2

Inst
GND_228;gopGND
Pin
Z;2

Inst
GND_229;gopGND
Pin
Z;2

Inst
GND_230;gopGND
Pin
Z;2

Inst
GND_231;gopGND
Pin
Z;2

Inst
GND_232;gopGND
Pin
Z;2

Inst
GND_233;gopGND
Pin
Z;2

Inst
GND_234;gopGND
Pin
Z;2

Inst
GND_235;gopGND
Pin
Z;2

Inst
GND_236;gopGND
Pin
Z;2

Inst
GND_237;gopGND
Pin
Z;2

Inst
GND_238;gopGND
Pin
Z;2

Inst
GND_239;gopGND
Pin
Z;2

Inst
GND_240;gopGND
Pin
Z;2

Inst
GND_241;gopGND
Pin
Z;2

Inst
GND_242;gopGND
Pin
Z;2

Inst
GND_243;gopGND
Pin
Z;2

Inst
GND_244;gopGND
Pin
Z;2

Inst
GND_245;gopGND
Pin
Z;2

Inst
GND_246;gopGND
Pin
Z;2

Inst
GND_247;gopGND
Pin
Z;2

Inst
GND_248;gopGND
Pin
Z;2

Inst
GND_249;gopGND
Pin
Z;2

Inst
GND_250;gopGND
Pin
Z;2

Inst
GND_251;gopGND
Pin
Z;2

Inst
GND_252;gopGND
Pin
Z;2

Inst
GND_253;gopGND
Pin
Z;2

Inst
GND_254;gopGND
Pin
Z;2

Inst
GND_255;gopGND
Pin
Z;2

Inst
GND_256;gopGND
Pin
Z;2

Inst
GND_257;gopGND
Pin
Z;2

Inst
GND_258;gopGND
Pin
Z;2

Inst
GND_259;gopGND
Pin
Z;2

Inst
GND_260;gopGND
Pin
Z;2

Inst
GND_261;gopGND
Pin
Z;2

Inst
GND_262;gopGND
Pin
Z;2

Inst
GND_263;gopGND
Pin
Z;2

Inst
GND_264;gopGND
Pin
Z;2

Inst
GND_265;gopGND
Pin
Z;2

Inst
GND_266;gopGND
Pin
Z;2

Inst
GND_267;gopGND
Pin
Z;2

Inst
GND_268;gopGND
Pin
Z;2

Inst
GND_269;gopGND
Pin
Z;2

Inst
GND_270;gopGND
Pin
Z;2

Inst
GND_271;gopGND
Pin
Z;2

Inst
GND_272;gopGND
Pin
Z;2

Inst
GND_273;gopGND
Pin
Z;2

Inst
GND_274;gopGND
Pin
Z;2

Inst
GND_275;gopGND
Pin
Z;2

Inst
GND_276;gopGND
Pin
Z;2

Inst
GND_277;gopGND
Pin
Z;2

Inst
GND_278;gopGND
Pin
Z;2

Inst
GND_279;gopGND
Pin
Z;2

Inst
GND_280;gopGND
Pin
Z;2

Inst
GND_281;gopGND
Pin
Z;2

Inst
GND_282;gopGND
Pin
Z;2

Inst
GND_283;gopGND
Pin
Z;2

Inst
GND_284;gopGND
Pin
Z;2

Inst
GND_285;gopGND
Pin
Z;2

Inst
GND_286;gopGND
Pin
Z;2

Inst
GND_287;gopGND
Pin
Z;2

Inst
GND_288;gopGND
Pin
Z;2

Inst
GND_289;gopGND
Pin
Z;2

Inst
GND_290;gopGND
Pin
Z;2

Inst
GND_291;gopGND
Pin
Z;2

Inst
GND_292;gopGND
Pin
Z;2

Inst
GND_293;gopGND
Pin
Z;2

Inst
GND_294;gopGND
Pin
Z;2

Inst
GND_295;gopGND
Pin
Z;2

Inst
GND_296;gopGND
Pin
Z;2

Inst
GND_297;gopGND
Pin
Z;2

Inst
GND_298;gopGND
Pin
Z;2

Inst
GND_299;gopGND
Pin
Z;2

Inst
GND_300;gopGND
Pin
Z;2

Inst
GND_301;gopGND
Pin
Z;2

Inst
GND_302;gopGND
Pin
Z;2

Inst
GND_303;gopGND
Pin
Z;2

Inst
GND_304;gopGND
Pin
Z;2

Inst
GND_305;gopGND
Pin
Z;2

Inst
GND_306;gopGND
Pin
Z;2

Inst
GND_307;gopGND
Pin
Z;2

Inst
GND_308;gopGND
Pin
Z;2

Inst
GND_309;gopGND
Pin
Z;2

Inst
GND_310;gopGND
Pin
Z;2

Inst
GND_311;gopGND
Pin
Z;2

Inst
GND_312;gopGND
Pin
Z;2

Inst
GND_313;gopGND
Pin
Z;2

Inst
GND_314;gopGND
Pin
Z;2

Inst
GND_315;gopGND
Pin
Z;2

Inst
GND_316;gopGND
Pin
Z;2

Inst
GND_317;gopGND
Pin
Z;2

Inst
GND_318;gopGND
Pin
Z;2

Inst
GND_319;gopGND
Pin
Z;2

Inst
GND_320;gopGND
Pin
Z;2

Inst
GND_321;gopGND
Pin
Z;2

Inst
GND_322;gopGND
Pin
Z;2

Inst
GND_323;gopGND
Pin
Z;2

Inst
GND_324;gopGND
Pin
Z;2

Inst
GND_325;gopGND
Pin
Z;2

Inst
GND_326;gopGND
Pin
Z;2

Inst
GND_327;gopGND
Pin
Z;2

Inst
GND_328;gopGND
Pin
Z;2

Inst
GND_329;gopGND
Pin
Z;2

Inst
GND_330;gopGND
Pin
Z;2

Inst
GND_331;gopGND
Pin
Z;2

Inst
GND_332;gopGND
Pin
Z;2

Inst
GND_333;gopGND
Pin
Z;2

Inst
GND_334;gopGND
Pin
Z;2

Inst
GND_335;gopGND
Pin
Z;2

Inst
GND_336;gopGND
Pin
Z;2

Inst
GND_337;gopGND
Pin
Z;2

Inst
GND_338;gopGND
Pin
Z;2

Inst
GND_339;gopGND
Pin
Z;2

Inst
GND_340;gopGND
Pin
Z;2

Inst
GND_341;gopGND
Pin
Z;2

Inst
GND_342;gopGND
Pin
Z;2

Inst
GND_343;gopGND
Pin
Z;2

Inst
GND_344;gopGND
Pin
Z;2

Inst
GND_345;gopGND
Pin
Z;2

Inst
GND_346;gopGND
Pin
Z;2

Inst
GND_347;gopGND
Pin
Z;2

Inst
GND_348;gopGND
Pin
Z;2

Inst
GND_349;gopGND
Pin
Z;2

Inst
GND_350;gopGND
Pin
Z;2

Inst
GND_351;gopGND
Pin
Z;2

Inst
GND_352;gopGND
Pin
Z;2

Inst
GND_353;gopGND
Pin
Z;2

Inst
GND_354;gopGND
Pin
Z;2

Inst
GND_355;gopGND
Pin
Z;2

Inst
GND_356;gopGND
Pin
Z;2

Inst
GND_357;gopGND
Pin
Z;2

Inst
GND_358;gopGND
Pin
Z;2

Inst
GND_359;gopGND
Pin
Z;2

Inst
GND_360;gopGND
Pin
Z;2

Inst
GND_361;gopGND
Pin
Z;2

Inst
GND_362;gopGND
Pin
Z;2

Inst
GND_363;gopGND
Pin
Z;2

Inst
GND_364;gopGND
Pin
Z;2

Inst
GND_365;gopGND
Pin
Z;2

Inst
GND_366;gopGND
Pin
Z;2

Inst
GND_367;gopGND
Pin
Z;2

Inst
GND_368;gopGND
Pin
Z;2

Inst
GND_369;gopGND
Pin
Z;2

Inst
GND_370;gopGND
Pin
Z;2

Inst
GND_371;gopGND
Pin
Z;2

Inst
GND_372;gopGND
Pin
Z;2

Inst
GND_373;gopGND
Pin
Z;2

Inst
GND_374;gopGND
Pin
Z;2

Inst
GND_375;gopGND
Pin
Z;2

Inst
GND_376;gopGND
Pin
Z;2

Inst
GND_377;gopGND
Pin
Z;2

Inst
GND_378;gopGND
Pin
Z;2

Inst
GND_379;gopGND
Pin
Z;2

Inst
GND_380;gopGND
Pin
Z;2

Inst
GND_381;gopGND
Pin
Z;2

Inst
GND_382;gopGND
Pin
Z;2

Inst
GND_383;gopGND
Pin
Z;2

Inst
GND_384;gopGND
Pin
Z;2

Inst
GND_385;gopGND
Pin
Z;2

Inst
GND_386;gopGND
Pin
Z;2

Inst
GND_387;gopGND
Pin
Z;2

Inst
GND_388;gopGND
Pin
Z;2

Inst
GND_389;gopGND
Pin
Z;2

Inst
GND_390;gopGND
Pin
Z;2

Inst
GND_391;gopGND
Pin
Z;2

Inst
GND_392;gopGND
Pin
Z;2

Inst
GND_393;gopGND
Pin
Z;2

Inst
GND_394;gopGND
Pin
Z;2

Inst
GND_395;gopGND
Pin
Z;2

Inst
GND_396;gopGND
Pin
Z;2

Inst
GND_397;gopGND
Pin
Z;2

Inst
GND_398;gopGND
Pin
Z;2

Inst
GND_399;gopGND
Pin
Z;2

Inst
GND_400;gopGND
Pin
Z;2

Inst
GND_401;gopGND
Pin
Z;2

Inst
GND_402;gopGND
Pin
Z;2

Inst
GND_403;gopGND
Pin
Z;2

Inst
GND_404;gopGND
Pin
Z;2

Inst
GND_405;gopGND
Pin
Z;2

Inst
GND_406;gopGND
Pin
Z;2

Inst
GND_407;gopGND
Pin
Z;2

Inst
GND_408;gopGND
Pin
Z;2

Inst
GND_409;gopGND
Pin
Z;2

Inst
GND_410;gopGND
Pin
Z;2

Inst
GND_411;gopGND
Pin
Z;2

Inst
GND_412;gopGND
Pin
Z;2

Inst
GND_413;gopGND
Pin
Z;2

Inst
GND_414;gopGND
Pin
Z;2

Inst
GND_415;gopGND
Pin
Z;2

Inst
GND_416;gopGND
Pin
Z;2

Inst
GND_417;gopGND
Pin
Z;2

Inst
GND_418;gopGND
Pin
Z;2

Inst
GND_419;gopGND
Pin
Z;2

Inst
GND_420;gopGND
Pin
Z;2

Inst
GND_421;gopGND
Pin
Z;2

Inst
GND_422;gopGND
Pin
Z;2

Inst
GND_423;gopGND
Pin
Z;2

Inst
GND_424;gopGND
Pin
Z;2

Inst
GND_425;gopGND
Pin
Z;2

Inst
GND_426;gopGND
Pin
Z;2

Inst
GND_427;gopGND
Pin
Z;2

Inst
GND_428;gopGND
Pin
Z;2

Inst
GND_429;gopGND
Pin
Z;2

Inst
GND_430;gopGND
Pin
Z;2

Inst
GND_431;gopGND
Pin
Z;2

Inst
GND_432;gopGND
Pin
Z;2

Inst
GND_433;gopGND
Pin
Z;2

Inst
GND_434;gopGND
Pin
Z;2

Inst
GND_435;gopGND
Pin
Z;2

Inst
GND_436;gopGND
Pin
Z;2

Inst
GND_437;gopGND
Pin
Z;2

Inst
GND_438;gopGND
Pin
Z;2

Inst
GND_439;gopGND
Pin
Z;2

Inst
GND_440;gopGND
Pin
Z;2

Inst
GND_441;gopGND
Pin
Z;2

Inst
GND_442;gopGND
Pin
Z;2

Inst
GND_443;gopGND
Pin
Z;2

Inst
GND_444;gopGND
Pin
Z;2

Inst
GND_445;gopGND
Pin
Z;2

Inst
GND_446;gopGND
Pin
Z;2

Inst
GND_447;gopGND
Pin
Z;2

Inst
GND_448;gopGND
Pin
Z;2

Inst
GND_449;gopGND
Pin
Z;2

Inst
GND_450;gopGND
Pin
Z;2

Inst
GND_451;gopGND
Pin
Z;2

Inst
GND_452;gopGND
Pin
Z;2

Inst
GND_453;gopGND
Pin
Z;2

Inst
GND_454;gopGND
Pin
Z;2

Inst
GND_455;gopGND
Pin
Z;2

Inst
GND_456;gopGND
Pin
Z;2

Inst
GND_457;gopGND
Pin
Z;2

Inst
GND_458;gopGND
Pin
Z;2

Inst
GND_459;gopGND
Pin
Z;2

Inst
GND_460;gopGND
Pin
Z;2

Inst
GND_461;gopGND
Pin
Z;2

Inst
GND_462;gopGND
Pin
Z;2

Inst
GND_463;gopGND
Pin
Z;2

Inst
GND_464;gopGND
Pin
Z;2

Inst
GND_465;gopGND
Pin
Z;2

Inst
GND_466;gopGND
Pin
Z;2

Inst
GND_467;gopGND
Pin
Z;2

Inst
GND_468;gopGND
Pin
Z;2

Inst
GND_469;gopGND
Pin
Z;2

Inst
GND_470;gopGND
Pin
Z;2

Inst
GND_471;gopGND
Pin
Z;2

Inst
GND_472;gopGND
Pin
Z;2

Inst
GND_473;gopGND
Pin
Z;2

Inst
GND_474;gopGND
Pin
Z;2

Inst
GND_475;gopGND
Pin
Z;2

Inst
GND_476;gopGND
Pin
Z;2

Inst
GND_477;gopGND
Pin
Z;2

Inst
GND_478;gopGND
Pin
Z;2

Inst
GND_479;gopGND
Pin
Z;2

Inst
GND_480;gopGND
Pin
Z;2

Inst
GND_481;gopGND
Pin
Z;2

Inst
GND_482;gopGND
Pin
Z;2

Inst
GND_483;gopGND
Pin
Z;2

Inst
GND_484;gopGND
Pin
Z;2

Inst
GND_485;gopGND
Pin
Z;2

Inst
GND_486;gopGND
Pin
Z;2

Inst
GND_487;gopGND
Pin
Z;2

Inst
GND_488;gopGND
Pin
Z;2

Inst
GND_489;gopGND
Pin
Z;2

Inst
GND_490;gopGND
Pin
Z;2

Inst
GND_491;gopGND
Pin
Z;2

Inst
GND_492;gopGND
Pin
Z;2

Inst
GND_493;gopGND
Pin
Z;2

Inst
GND_494;gopGND
Pin
Z;2

Inst
GND_495;gopGND
Pin
Z;2

Inst
GND_496;gopGND
Pin
Z;2

Inst
GND_497;gopGND
Pin
Z;2

Inst
GND_498;gopGND
Pin
Z;2

Inst
GND_499;gopGND
Pin
Z;2

Inst
GND_500;gopGND
Pin
Z;2

Inst
GND_501;gopGND
Pin
Z;2

Inst
GND_502;gopGND
Pin
Z;2

Inst
GND_503;gopGND
Pin
Z;2

Inst
GND_504;gopGND
Pin
Z;2

Inst
GND_505;gopGND
Pin
Z;2

Inst
GND_506;gopGND
Pin
Z;2

Inst
GND_507;gopGND
Pin
Z;2

Inst
GND_508;gopGND
Pin
Z;2

Inst
GND_509;gopGND
Pin
Z;2

Inst
GND_510;gopGND
Pin
Z;2

Inst
GND_511;gopGND
Pin
Z;2

Inst
GND_512;gopGND
Pin
Z;2

Inst
GND_513;gopGND
Pin
Z;2

Inst
GND_514;gopGND
Pin
Z;2

Inst
GND_515;gopGND
Pin
Z;2

Inst
GND_516;gopGND
Pin
Z;2

Inst
GND_517;gopGND
Pin
Z;2

Inst
GND_518;gopGND
Pin
Z;2

Inst
GND_519;gopGND
Pin
Z;2

Inst
GND_520;gopGND
Pin
Z;2

Inst
GND_521;gopGND
Pin
Z;2

Inst
GND_522;gopGND
Pin
Z;2

Inst
GND_523;gopGND
Pin
Z;2

Inst
GND_524;gopGND
Pin
Z;2

Inst
GND_525;gopGND
Pin
Z;2

Inst
GND_526;gopGND
Pin
Z;2

Inst
GND_527;gopGND
Pin
Z;2

Inst
GND_528;gopGND
Pin
Z;2

Inst
GND_529;gopGND
Pin
Z;2

Inst
GND_530;gopGND
Pin
Z;2

Inst
GND_531;gopGND
Pin
Z;2

Inst
GND_532;gopGND
Pin
Z;2

Inst
GND_533;gopGND
Pin
Z;2

Inst
GND_534;gopGND
Pin
Z;2

Inst
GND_535;gopGND
Pin
Z;2

Inst
GND_536;gopGND
Pin
Z;2

Inst
GND_537;gopGND
Pin
Z;2

Inst
GND_538;gopGND
Pin
Z;2

Inst
GND_539;gopGND
Pin
Z;2

Inst
GND_540;gopGND
Pin
Z;2

Inst
GND_541;gopGND
Pin
Z;2

Inst
GND_542;gopGND
Pin
Z;2

Inst
GND_543;gopGND
Pin
Z;2

Inst
GND_544;gopGND
Pin
Z;2

Inst
GND_545;gopGND
Pin
Z;2

Inst
GND_546;gopGND
Pin
Z;2

Inst
GND_547;gopGND
Pin
Z;2

Inst
GND_548;gopGND
Pin
Z;2

Inst
GND_549;gopGND
Pin
Z;2

Inst
GND_550;gopGND
Pin
Z;2

Inst
GND_551;gopGND
Pin
Z;2

Inst
GND_552;gopGND
Pin
Z;2

Inst
GND_553;gopGND
Pin
Z;2

Inst
GND_554;gopGND
Pin
Z;2

Inst
GND_555;gopGND
Pin
Z;2

Inst
GND_556;gopGND
Pin
Z;2

Inst
GND_557;gopGND
Pin
Z;2

Inst
GND_558;gopGND
Pin
Z;2

Inst
GND_559;gopGND
Pin
Z;2

Inst
GND_560;gopGND
Pin
Z;2

Inst
GND_561;gopGND
Pin
Z;2

Inst
GND_562;gopGND
Pin
Z;2

Inst
GND_563;gopGND
Pin
Z;2

Inst
GND_564;gopGND
Pin
Z;2

Inst
GND_565;gopGND
Pin
Z;2

Inst
GND_566;gopGND
Pin
Z;2

Inst
GND_567;gopGND
Pin
Z;2

Inst
GND_568;gopGND
Pin
Z;2

Inst
GND_569;gopGND
Pin
Z;2

Inst
GND_570;gopGND
Pin
Z;2

Inst
GND_571;gopGND
Pin
Z;2

Inst
GND_572;gopGND
Pin
Z;2

Inst
GND_573;gopGND
Pin
Z;2

Inst
GND_574;gopGND
Pin
Z;2

Inst
GND_575;gopGND
Pin
Z;2

Inst
GND_576;gopGND
Pin
Z;2

Inst
GND_577;gopGND
Pin
Z;2

Inst
GND_578;gopGND
Pin
Z;2

Inst
GND_579;gopGND
Pin
Z;2

Inst
GND_580;gopGND
Pin
Z;2

Inst
GND_581;gopGND
Pin
Z;2

Inst
GND_582;gopGND
Pin
Z;2

Inst
GND_583;gopGND
Pin
Z;2

Inst
GND_584;gopGND
Pin
Z;2

Inst
GND_585;gopGND
Pin
Z;2

Inst
GND_586;gopGND
Pin
Z;2

Inst
GND_587;gopGND
Pin
Z;2

Inst
GND_588;gopGND
Pin
Z;2

Inst
GND_589;gopGND
Pin
Z;2

Inst
GND_590;gopGND
Pin
Z;2

Inst
GND_591;gopGND
Pin
Z;2

Inst
GND_592;gopGND
Pin
Z;2

Inst
GND_593;gopGND
Pin
Z;2

Inst
GND_594;gopGND
Pin
Z;2

Inst
GND_595;gopGND
Pin
Z;2

Inst
GND_596;gopGND
Pin
Z;2

Inst
GND_597;gopGND
Pin
Z;2

Inst
GND_598;gopGND
Pin
Z;2

Inst
GND_599;gopGND
Pin
Z;2

Inst
GND_600;gopGND
Pin
Z;2

Inst
GND_601;gopGND
Pin
Z;2

Inst
GND_602;gopGND
Pin
Z;2

Inst
GND_603;gopGND
Pin
Z;2

Inst
GND_604;gopGND
Pin
Z;2

Inst
GND_605;gopGND
Pin
Z;2

Inst
GND_606;gopGND
Pin
Z;2

Inst
GND_607;gopGND
Pin
Z;2

Inst
GND_608;gopGND
Pin
Z;2

Inst
GND_609;gopGND
Pin
Z;2

Inst
GND_610;gopGND
Pin
Z;2

Inst
GND_611;gopGND
Pin
Z;2

Inst
GND_612;gopGND
Pin
Z;2

Inst
GND_613;gopGND
Pin
Z;2

Inst
GND_614;gopGND
Pin
Z;2

Inst
GND_615;gopGND
Pin
Z;2

Inst
GND_616;gopGND
Pin
Z;2

Inst
GND_617;gopGND
Pin
Z;2

Inst
GND_618;gopGND
Pin
Z;2

Inst
GND_619;gopGND
Pin
Z;2

Inst
GND_620;gopGND
Pin
Z;2

Inst
GND_621;gopGND
Pin
Z;2

Inst
GND_622;gopGND
Pin
Z;2

Inst
GND_623;gopGND
Pin
Z;2

Inst
GND_624;gopGND
Pin
Z;2

Inst
GND_625;gopGND
Pin
Z;2

Inst
GND_626;gopGND
Pin
Z;2

Inst
GND_627;gopGND
Pin
Z;2

Inst
GND_628;gopGND
Pin
Z;2

Inst
GND_629;gopGND
Pin
Z;2

Inst
GND_630;gopGND
Pin
Z;2

Inst
GND_631;gopGND
Pin
Z;2

Inst
GND_632;gopGND
Pin
Z;2

Inst
GND_633;gopGND
Pin
Z;2

Inst
GND_634;gopGND
Pin
Z;2

Inst
GND_635;gopGND
Pin
Z;2

Inst
GND_636;gopGND
Pin
Z;2

Inst
GND_637;gopGND
Pin
Z;2

Inst
GND_638;gopGND
Pin
Z;2

Inst
GND_639;gopGND
Pin
Z;2

Inst
GND_640;gopGND
Pin
Z;2

Inst
GND_641;gopGND
Pin
Z;2

Inst
GND_642;gopGND
Pin
Z;2

Inst
GND_643;gopGND
Pin
Z;2

Inst
GND_644;gopGND
Pin
Z;2

Inst
GND_645;gopGND
Pin
Z;2

Inst
GND_646;gopGND
Pin
Z;2

Inst
GND_647;gopGND
Pin
Z;2

Inst
GND_648;gopGND
Pin
Z;2

Inst
GND_649;gopGND
Pin
Z;2

Inst
GND_650;gopGND
Pin
Z;2

Inst
GND_651;gopGND
Pin
Z;2

Inst
GND_652;gopGND
Pin
Z;2

Inst
GND_653;gopGND
Pin
Z;2

Inst
GND_654;gopGND
Pin
Z;2

Inst
GND_655;gopGND
Pin
Z;2

Inst
GND_656;gopGND
Pin
Z;2

Inst
GND_657;gopGND
Pin
Z;2

Inst
GND_658;gopGND
Pin
Z;2

Inst
GND_659;gopGND
Pin
Z;2

Inst
GND_660;gopGND
Pin
Z;2

Inst
GND_661;gopGND
Pin
Z;2

Inst
GND_662;gopGND
Pin
Z;2

Inst
GND_663;gopGND
Pin
Z;2

Inst
GND_664;gopGND
Pin
Z;2

Inst
GND_665;gopGND
Pin
Z;2

Inst
GND_666;gopGND
Pin
Z;2

Inst
GND_667;gopGND
Pin
Z;2

Inst
GND_668;gopGND
Pin
Z;2

Inst
GND_669;gopGND
Pin
Z;2

Inst
GND_670;gopGND
Pin
Z;2

Inst
GND_671;gopGND
Pin
Z;2

Inst
GND_672;gopGND
Pin
Z;2

Inst
GND_673;gopGND
Pin
Z;2

Inst
GND_674;gopGND
Pin
Z;2

Inst
GND_675;gopGND
Pin
Z;2

Inst
GND_676;gopGND
Pin
Z;2

Inst
GND_677;gopGND
Pin
Z;2

Inst
GND_678;gopGND
Pin
Z;2

Inst
GND_679;gopGND
Pin
Z;2

Inst
GND_680;gopGND
Pin
Z;2

Inst
GND_681;gopGND
Pin
Z;2

Inst
GND_682;gopGND
Pin
Z;2

Inst
GND_683;gopGND
Pin
Z;2

Inst
GND_684;gopGND
Pin
Z;2

Inst
GND_685;gopGND
Pin
Z;2

Inst
GND_686;gopGND
Pin
Z;2

Inst
GND_687;gopGND
Pin
Z;2

Inst
GND_688;gopGND
Pin
Z;2

Inst
GND_689;gopGND
Pin
Z;2

Inst
GND_690;gopGND
Pin
Z;2

Inst
GND_691;gopGND
Pin
Z;2

Inst
GND_692;gopGND
Pin
Z;2

Inst
GND_693;gopGND
Pin
Z;2

Inst
GND_694;gopGND
Pin
Z;2

Inst
GND_695;gopGND
Pin
Z;2

Inst
GND_696;gopGND
Pin
Z;2

Inst
GND_697;gopGND
Pin
Z;2

Inst
GND_698;gopGND
Pin
Z;2

Inst
GND_699;gopGND
Pin
Z;2

Inst
GND_700;gopGND
Pin
Z;2

Inst
GND_701;gopGND
Pin
Z;2

Inst
GND_702;gopGND
Pin
Z;2

Inst
GND_703;gopGND
Pin
Z;2

Inst
GND_704;gopGND
Pin
Z;2

Inst
GND_705;gopGND
Pin
Z;2

Inst
GND_706;gopGND
Pin
Z;2

Inst
GND_707;gopGND
Pin
Z;2

Inst
GND_708;gopGND
Pin
Z;2

Inst
GND_709;gopGND
Pin
Z;2

Inst
GND_710;gopGND
Pin
Z;2

Inst
GND_711;gopGND
Pin
Z;2

Inst
GND_712;gopGND
Pin
Z;2

Inst
GND_713;gopGND
Pin
Z;2

Inst
GND_714;gopGND
Pin
Z;2

Inst
GND_715;gopGND
Pin
Z;2

Inst
GND_716;gopGND
Pin
Z;2

Inst
GND_717;gopGND
Pin
Z;2

Inst
GND_718;gopGND
Pin
Z;2

Inst
GND_719;gopGND
Pin
Z;2

Inst
GND_720;gopGND
Pin
Z;2

Inst
GND_721;gopGND
Pin
Z;2

Inst
GND_722;gopGND
Pin
Z;2

Inst
GND_723;gopGND
Pin
Z;2

Inst
GND_724;gopGND
Pin
Z;2

Inst
GND_725;gopGND
Pin
Z;2

Inst
GND_726;gopGND
Pin
Z;2

Inst
GND_727;gopGND
Pin
Z;2

Inst
GND_728;gopGND
Pin
Z;2

Inst
GND_729;gopGND
Pin
Z;2

Inst
GND_730;gopGND
Pin
Z;2

Inst
GND_731;gopGND
Pin
Z;2

Inst
GND_732;gopGND
Pin
Z;2

Inst
GND_733;gopGND
Pin
Z;2

Inst
GND_734;gopGND
Pin
Z;2

Inst
GND_735;gopGND
Pin
Z;2

Inst
GND_736;gopGND
Pin
Z;2

Inst
GND_737;gopGND
Pin
Z;2

Inst
GND_738;gopGND
Pin
Z;2

Inst
GND_739;gopGND
Pin
Z;2

Inst
GND_740;gopGND
Pin
Z;2

Inst
GND_741;gopGND
Pin
Z;2

Inst
GND_742;gopGND
Pin
Z;2

Inst
GND_743;gopGND
Pin
Z;2

Inst
GND_744;gopGND
Pin
Z;2

Inst
GND_745;gopGND
Pin
Z;2

Inst
GND_746;gopGND
Pin
Z;2

Inst
GND_747;gopGND
Pin
Z;2

Inst
GND_748;gopGND
Pin
Z;2

Inst
GND_749;gopGND
Pin
Z;2

Inst
GND_750;gopGND
Pin
Z;2

Inst
GND_751;gopGND
Pin
Z;2

Inst
GND_752;gopGND
Pin
Z;2

Inst
GND_753;gopGND
Pin
Z;2

Inst
GND_754;gopGND
Pin
Z;2

Inst
GND_755;gopGND
Pin
Z;2

Inst
GND_756;gopGND
Pin
Z;2

Inst
GND_757;gopGND
Pin
Z;2

Inst
GND_758;gopGND
Pin
Z;2

Inst
GND_759;gopGND
Pin
Z;2

Inst
GND_760;gopGND
Pin
Z;2

Inst
GND_761;gopGND
Pin
Z;2

Inst
GND_762;gopGND
Pin
Z;2

Inst
GND_763;gopGND
Pin
Z;2

Inst
GND_764;gopGND
Pin
Z;2

Inst
GND_765;gopGND
Pin
Z;2

Inst
GND_766;gopGND
Pin
Z;2

Inst
GND_767;gopGND
Pin
Z;2

Inst
GND_768;gopGND
Pin
Z;2

Inst
GND_769;gopGND
Pin
Z;2

Inst
GND_770;gopGND
Pin
Z;2

Inst
GND_771;gopGND
Pin
Z;2

Inst
GND_772;gopGND
Pin
Z;2

Inst
GND_773;gopGND
Pin
Z;2

Inst
GND_774;gopGND
Pin
Z;2

Inst
GND_775;gopGND
Pin
Z;2

Inst
GND_776;gopGND
Pin
Z;2

Inst
GND_777;gopGND
Pin
Z;2

Inst
GND_778;gopGND
Pin
Z;2

Inst
GND_779;gopGND
Pin
Z;2

Inst
GND_780;gopGND
Pin
Z;2

Inst
GND_781;gopGND
Pin
Z;2

Inst
GND_782;gopGND
Pin
Z;2

Inst
GND_783;gopGND
Pin
Z;2

Inst
GND_784;gopGND
Pin
Z;2

Inst
GND_785;gopGND
Pin
Z;2

Inst
GND_786;gopGND
Pin
Z;2

Inst
GND_787;gopGND
Pin
Z;2

Inst
GND_788;gopGND
Pin
Z;2

Inst
GND_789;gopGND
Pin
Z;2

Inst
GND_790;gopGND
Pin
Z;2

Inst
GND_791;gopGND
Pin
Z;2

Inst
GND_792;gopGND
Pin
Z;2

Inst
GND_793;gopGND
Pin
Z;2

Inst
GND_794;gopGND
Pin
Z;2

Inst
GND_795;gopGND
Pin
Z;2

Inst
GND_796;gopGND
Pin
Z;2

Inst
GND_797;gopGND
Pin
Z;2

Inst
GND_798;gopGND
Pin
Z;2

Inst
GND_799;gopGND
Pin
Z;2

Inst
GND_800;gopGND
Pin
Z;2

Inst
GND_801;gopGND
Pin
Z;2

Inst
GND_802;gopGND
Pin
Z;2

Inst
GND_803;gopGND
Pin
Z;2

Inst
GND_804;gopGND
Pin
Z;2

Inst
GND_805;gopGND
Pin
Z;2

Inst
GND_806;gopGND
Pin
Z;2

Inst
GND_807;gopGND
Pin
Z;2

Inst
GND_808;gopGND
Pin
Z;2

Inst
GND_809;gopGND
Pin
Z;2

Inst
GND_810;gopGND
Pin
Z;2

Inst
GND_811;gopGND
Pin
Z;2

Inst
GND_812;gopGND
Pin
Z;2

Inst
GND_813;gopGND
Pin
Z;2

Inst
GND_814;gopGND
Pin
Z;2

Inst
GND_815;gopGND
Pin
Z;2

Inst
GND_816;gopGND
Pin
Z;2

Inst
GND_817;gopGND
Pin
Z;2

Inst
GND_818;gopGND
Pin
Z;2

Inst
GND_819;gopGND
Pin
Z;2

Inst
GND_820;gopGND
Pin
Z;2

Inst
GND_821;gopGND
Pin
Z;2

Inst
GND_822;gopGND
Pin
Z;2

Inst
GND_823;gopGND
Pin
Z;2

Inst
GND_824;gopGND
Pin
Z;2

Inst
GND_825;gopGND
Pin
Z;2

Inst
GND_826;gopGND
Pin
Z;2

Inst
GND_827;gopGND
Pin
Z;2

Inst
GND_828;gopGND
Pin
Z;2

Inst
GND_829;gopGND
Pin
Z;2

Inst
GND_830;gopGND
Pin
Z;2

Inst
GND_831;gopGND
Pin
Z;2

Inst
GND_832;gopGND
Pin
Z;2

Inst
GND_833;gopGND
Pin
Z;2

Inst
GND_834;gopGND
Pin
Z;2

Inst
GND_835;gopGND
Pin
Z;2

Inst
GND_836;gopGND
Pin
Z;2

Inst
GND_837;gopGND
Pin
Z;2

Inst
GND_838;gopGND
Pin
Z;2

Inst
GND_839;gopGND
Pin
Z;2

Inst
GND_840;gopGND
Pin
Z;2

Inst
GND_841;gopGND
Pin
Z;2

Inst
GND_842;gopGND
Pin
Z;2

Inst
GND_843;gopGND
Pin
Z;2

Inst
GND_844;gopGND
Pin
Z;2

Inst
GND_845;gopGND
Pin
Z;2

Inst
GND_846;gopGND
Pin
Z;2

Inst
GND_847;gopGND
Pin
Z;2

Inst
GND_848;gopGND
Pin
Z;2

Inst
GND_849;gopGND
Pin
Z;2

Inst
GND_850;gopGND
Pin
Z;2

Inst
GND_851;gopGND
Pin
Z;2

Inst
GND_852;gopGND
Pin
Z;2

Inst
GND_853;gopGND
Pin
Z;2

Inst
GND_854;gopGND
Pin
Z;2

Inst
GND_855;gopGND
Pin
Z;2

Inst
GND_856;gopGND
Pin
Z;2

Inst
GND_857;gopGND
Pin
Z;2

Inst
GND_858;gopGND
Pin
Z;2

Inst
GND_859;gopGND
Pin
Z;2

Inst
GND_860;gopGND
Pin
Z;2

Inst
GND_861;gopGND
Pin
Z;2

Inst
GND_862;gopGND
Pin
Z;2

Inst
GND_863;gopGND
Pin
Z;2

Inst
GND_864;gopGND
Pin
Z;2

Inst
GND_865;gopGND
Pin
Z;2

Inst
GND_866;gopGND
Pin
Z;2

Inst
GND_867;gopGND
Pin
Z;2

Inst
GND_868;gopGND
Pin
Z;2

Inst
GND_869;gopGND
Pin
Z;2

Inst
GND_870;gopGND
Pin
Z;2

Inst
GND_871;gopGND
Pin
Z;2

Inst
GND_872;gopGND
Pin
Z;2

Inst
GND_873;gopGND
Pin
Z;2

Inst
GND_874;gopGND
Pin
Z;2

Inst
GND_875;gopGND
Pin
Z;2

Inst
GND_876;gopGND
Pin
Z;2

Inst
GND_877;gopGND
Pin
Z;2

Inst
GND_878;gopGND
Pin
Z;2

Inst
GND_879;gopGND
Pin
Z;2

Inst
GND_880;gopGND
Pin
Z;2

Inst
GND_881;gopGND
Pin
Z;2

Inst
GND_882;gopGND
Pin
Z;2

Inst
GND_883;gopGND
Pin
Z;2

Inst
GND_884;gopGND
Pin
Z;2

Inst
GND_885;gopGND
Pin
Z;2

Inst
GND_886;gopGND
Pin
Z;2

Inst
GND_887;gopGND
Pin
Z;2

Inst
GND_888;gopGND
Pin
Z;2

Inst
GND_889;gopGND
Pin
Z;2

Inst
GND_890;gopGND
Pin
Z;2

Inst
GND_891;gopGND
Pin
Z;2

Inst
GND_892;gopGND
Pin
Z;2

Inst
GND_893;gopGND
Pin
Z;2

Inst
GND_894;gopGND
Pin
Z;2

Inst
GND_895;gopGND
Pin
Z;2

Inst
GND_896;gopGND
Pin
Z;2

Inst
GND_897;gopGND
Pin
Z;2

Inst
GND_898;gopGND
Pin
Z;2

Inst
GND_899;gopGND
Pin
Z;2

Inst
GND_900;gopGND
Pin
Z;2

Inst
GND_901;gopGND
Pin
Z;2

Inst
GND_902;gopGND
Pin
Z;2

Inst
GND_903;gopGND
Pin
Z;2

Inst
GND_904;gopGND
Pin
Z;2

Inst
GND_905;gopGND
Pin
Z;2

Inst
GND_906;gopGND
Pin
Z;2

Inst
GND_907;gopGND
Pin
Z;2

Inst
GND_908;gopGND
Pin
Z;2

Inst
GND_909;gopGND
Pin
Z;2

Inst
GND_910;gopGND
Pin
Z;2

Inst
GND_911;gopGND
Pin
Z;2

Inst
GND_912;gopGND
Pin
Z;2

Inst
GND_913;gopGND
Pin
Z;2

Inst
GND_914;gopGND
Pin
Z;2

Inst
GND_915;gopGND
Pin
Z;2

Inst
GND_916;gopGND
Pin
Z;2

Inst
GND_917;gopGND
Pin
Z;2

Inst
GND_918;gopGND
Pin
Z;2

Inst
GND_919;gopGND
Pin
Z;2

Inst
GND_920;gopGND
Pin
Z;2

Inst
GND_921;gopGND
Pin
Z;2

Inst
GND_922;gopGND
Pin
Z;2

Inst
GND_923;gopGND
Pin
Z;2

Inst
GND_924;gopGND
Pin
Z;2

Inst
GND_925;gopGND
Pin
Z;2

Inst
GND_926;gopGND
Pin
Z;2

Inst
GND_927;gopGND
Pin
Z;2

Inst
GND_928;gopGND
Pin
Z;2

Inst
GND_929;gopGND
Pin
Z;2

Inst
GND_930;gopGND
Pin
Z;2

Inst
GND_931;gopGND
Pin
Z;2

Inst
GND_932;gopGND
Pin
Z;2

Inst
GND_933;gopGND
Pin
Z;2

Inst
GND_934;gopGND
Pin
Z;2

Inst
GND_935;gopGND
Pin
Z;2

Inst
CLKROUTE_0;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_1;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
USCMROUTE_0;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
USCMROUTE_1;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Net
L7OUT0;
L7OUT1;
L70;
L71;
N153;
SFP_TX_DISABLE0;
SFP_TX_DISABLE0_obuf/ntO;
SFP_TX_DISABLE1;
SFP_TX_DISABLE1_obuf/ntO;
_N0;
_N1;
_N2;
_N3;
_N4;
_N5;
_N6;
_N7;
_N8;
_N9;
_N10;
_N11;
_N12;
_N13;
_N14;
_N15;
_N16;
_N17;
_N18;
_N19;
_N20;
_N21;
_N22;
_N23;
_N24;
_N25;
_N26;
_N27;
_N28;
_N29;
_N30;
_N31;
_N32;
_N33;
_N34;
_N35;
_N36;
_N37;
_N38;
_N39;
_N40;
_N41;
_N42;
_N43;
_N44;
_N45;
_N46;
_N47;
_N48;
_N49;
_N50;
_N51;
_N52;
_N53;
_N54;
_N55;
_N56;
_N57;
_N58;
_N59;
_N60;
_N153;
_N161;
_N169;
_N177;
_N1695;
_N10301;
_N10303;
_N10305;
_N10307;
_N10309;
_N10311;
_N10313;
_N10315;
_N10317;
_N10319;
_N10321;
_N20214;
_N20231;
_N20281;
_N21779;
_N22032;
_N24949;
_N24953;
_N24956;
_N24957;
_N24958;
ad_clk;
ad_clk_1;
ad_clk_obuf/ntO;
ad_data_ibuf[0]/ntD;
ad_data_ibuf[1]/ntD;
ad_data_ibuf[2]/ntD;
ad_data_ibuf[3]/ntD;
ad_data_ibuf[4]/ntD;
ad_data_ibuf[5]/ntD;
ad_data_ibuf[6]/ntD;
ad_data_ibuf[7]/ntD;
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N10109;
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N10111;
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N10113;
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N10115;
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N10119;
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N10121;
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N10123;
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rempty;
adc_fft_top_inst/data_modulus_inst/_N8339;
adc_fft_top_inst/data_modulus_inst/_N8340;
adc_fft_top_inst/data_modulus_inst/_N8341;
adc_fft_top_inst/data_modulus_inst/_N8342;
adc_fft_top_inst/data_modulus_inst/_N8343;
adc_fft_top_inst/data_modulus_inst/_N8344;
adc_fft_top_inst/data_modulus_inst/_N8345;
adc_fft_top_inst/data_modulus_inst/_N8346;
adc_fft_top_inst/data_modulus_inst/_N8347;
adc_fft_top_inst/data_modulus_inst/_N8348;
adc_fft_top_inst/data_modulus_inst/_N8349;
adc_fft_top_inst/data_modulus_inst/_N8350;
adc_fft_top_inst/data_modulus_inst/_N8351;
adc_fft_top_inst/data_modulus_inst/_N8352;
adc_fft_top_inst/data_modulus_inst/_N8353;
adc_fft_top_inst/data_modulus_inst/_N8354;
adc_fft_top_inst/data_modulus_inst/_N8416;
adc_fft_top_inst/data_modulus_inst/_N8418;
adc_fft_top_inst/data_modulus_inst/_N8420;
adc_fft_top_inst/data_modulus_inst/_N8425;
adc_fft_top_inst/data_modulus_inst/_N8427;
adc_fft_top_inst/data_modulus_inst/_N8429;
adc_fft_top_inst/data_modulus_inst/_N8431;
adc_fft_top_inst/data_modulus_inst/_N8433;
adc_fft_top_inst/data_modulus_inst/_N8435;
adc_fft_top_inst/data_modulus_inst/_N8437;
adc_fft_top_inst/data_modulus_inst/_N8441;
adc_fft_top_inst/data_modulus_inst/_N8443;
adc_fft_top_inst/data_modulus_inst/_N8445;
adc_fft_top_inst/data_modulus_inst/_N10325;
adc_fft_top_inst/data_modulus_inst/_N10327;
adc_fft_top_inst/data_modulus_inst/_N10329;
adc_fft_top_inst/data_modulus_inst/_N20836;
adc_fft_top_inst/data_modulus_inst/_N23739;
adc_fft_top_inst/data_modulus_inst/_N23746;
adc_fft_top_inst/data_modulus_inst/data_eop;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N487;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N488;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N489;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N490;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N491;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N492;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N493;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N494;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3595;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3596;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3597;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3598;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3665;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3666;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3667;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3668;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3669;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3670;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3736;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3737;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3738;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3739;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3740;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3741;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3742;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4625;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4626;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4627;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4628;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4642;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4643;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4644;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4645;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4646;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4759;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4760;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4761;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4762;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4763;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4764;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4777;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4778;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4779;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4780;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4781;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4782;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N6500;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N6729;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N6731;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N6764;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N9773;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N9775;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N9777;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10223;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10225;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10227;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10266;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10270;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10272;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10274;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10278;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10280;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10295;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10297;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10348;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10350;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10352;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10354;
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10463;
adc_fft_top_inst/fft_data_gen_inst/N75;
adc_fft_top_inst/fft_data_gen_inst/N97;
adc_fft_top_inst/fft_data_gen_inst/N101;
adc_fft_top_inst/fft_data_gen_inst/_N8450;
adc_fft_top_inst/fft_data_gen_inst/_N8452;
adc_fft_top_inst/fft_data_gen_inst/_N8454;
adc_fft_top_inst/fft_data_gen_inst/_N8459;
adc_fft_top_inst/fft_data_gen_inst/_N8461;
adc_fft_top_inst/fft_data_gen_inst/_N8463;
adc_fft_top_inst/fft_data_gen_inst/_N8493;
adc_fft_top_inst/fft_data_gen_inst/_N8494;
adc_fft_top_inst/fft_data_gen_inst/_N8495;
adc_fft_top_inst/fft_data_gen_inst/_N8496;
adc_fft_top_inst/fft_data_gen_inst/_N8497;
adc_fft_top_inst/fft_data_gen_inst/_N8498;
adc_fft_top_inst/fft_data_gen_inst/_N8499;
adc_fft_top_inst/fft_data_gen_inst/_N8500;
adc_fft_top_inst/fft_data_gen_inst/_N8502;
adc_fft_top_inst/fft_data_gen_inst/_N8503;
adc_fft_top_inst/fft_data_gen_inst/_N8504;
adc_fft_top_inst/fft_data_gen_inst/_N8505;
adc_fft_top_inst/fft_data_gen_inst/_N8506;
adc_fft_top_inst/fft_data_gen_inst/_N8507;
adc_fft_top_inst/fft_data_gen_inst/_N8508;
adc_fft_top_inst/fft_data_gen_inst/_N8509;
adc_fft_top_inst/fft_data_gen_inst/_N8511;
adc_fft_top_inst/fft_data_gen_inst/_N8512;
adc_fft_top_inst/fft_data_gen_inst/_N8513;
adc_fft_top_inst/fft_data_gen_inst/_N8514;
adc_fft_top_inst/fft_data_gen_inst/_N8515;
adc_fft_top_inst/fft_data_gen_inst/_N8516;
adc_fft_top_inst/fft_data_gen_inst/_N8517;
adc_fft_top_inst/fft_data_gen_inst/_N8518;
adc_fft_top_inst/fft_data_gen_inst/_N8520;
adc_fft_top_inst/fft_data_gen_inst/_N8521;
adc_fft_top_inst/fft_data_gen_inst/_N8522;
adc_fft_top_inst/fft_data_gen_inst/_N8523;
adc_fft_top_inst/fft_data_gen_inst/_N8524;
adc_fft_top_inst/fft_data_gen_inst/_N8525;
adc_fft_top_inst/fft_data_gen_inst/_N8526;
adc_fft_top_inst/fft_data_gen_inst/_N8527;
adc_fft_top_inst/fft_data_gen_inst/_N8529;
adc_fft_top_inst/fft_data_gen_inst/_N8530;
adc_fft_top_inst/fft_data_gen_inst/_N8531;
adc_fft_top_inst/fft_data_gen_inst/_N8532;
adc_fft_top_inst/fft_data_gen_inst/_N8533;
adc_fft_top_inst/fft_data_gen_inst/_N8534;
adc_fft_top_inst/fft_data_gen_inst/_N8535;
adc_fft_top_inst/fft_data_gen_inst/_N8536;
adc_fft_top_inst/fft_data_gen_inst/_N8538;
adc_fft_top_inst/fft_data_gen_inst/_N8539;
adc_fft_top_inst/fft_data_gen_inst/_N8540;
adc_fft_top_inst/fft_data_gen_inst/_N8541;
adc_fft_top_inst/fft_data_gen_inst/_N8542;
adc_fft_top_inst/fft_data_gen_inst/_N8543;
adc_fft_top_inst/fft_data_gen_inst/_N8544;
adc_fft_top_inst/fft_data_gen_inst/_N8545;
adc_fft_top_inst/fft_data_gen_inst/_N8547;
adc_fft_top_inst/fft_data_gen_inst/_N8548;
adc_fft_top_inst/fft_data_gen_inst/_N8549;
adc_fft_top_inst/fft_data_gen_inst/_N8550;
adc_fft_top_inst/fft_data_gen_inst/_N8551;
adc_fft_top_inst/fft_data_gen_inst/_N8552;
adc_fft_top_inst/fft_data_gen_inst/_N8553;
adc_fft_top_inst/fft_data_gen_inst/_N8554;
adc_fft_top_inst/fft_data_gen_inst/_N8556;
adc_fft_top_inst/fft_data_gen_inst/_N8557;
adc_fft_top_inst/fft_data_gen_inst/_N8558;
adc_fft_top_inst/fft_data_gen_inst/_N8559;
adc_fft_top_inst/fft_data_gen_inst/_N8560;
adc_fft_top_inst/fft_data_gen_inst/_N8561;
adc_fft_top_inst/fft_data_gen_inst/_N8562;
adc_fft_top_inst/fft_data_gen_inst/_N8563;
adc_fft_top_inst/fft_data_gen_inst/_N10493;
adc_fft_top_inst/fft_data_gen_inst/_N10501;
adc_fft_top_inst/fft_data_gen_inst/_N10509;
adc_fft_top_inst/fft_data_gen_inst/_N10517;
adc_fft_top_inst/fft_data_gen_inst/_N10525;
adc_fft_top_inst/fft_data_gen_inst/_N10533;
adc_fft_top_inst/fft_data_gen_inst/_N10541;
adc_fft_top_inst/fft_data_gen_inst/_N10549;
adc_fft_top_inst/fft_data_gen_inst/_N13464;
adc_fft_top_inst/fft_data_gen_inst/_N13465;
adc_fft_top_inst/fft_data_gen_inst/_N13466;
adc_fft_top_inst/fft_data_gen_inst/_N13467;
adc_fft_top_inst/fft_data_gen_inst/_N13468;
adc_fft_top_inst/fft_data_gen_inst/_N13469;
adc_fft_top_inst/fft_data_gen_inst/_N13470;
adc_fft_top_inst/fft_data_gen_inst/_N13471;
adc_fft_top_inst/fft_data_gen_inst/_N13488;
adc_fft_top_inst/fft_data_gen_inst/_N13489;
adc_fft_top_inst/fft_data_gen_inst/_N13490;
adc_fft_top_inst/fft_data_gen_inst/_N13491;
adc_fft_top_inst/fft_data_gen_inst/_N13492;
adc_fft_top_inst/fft_data_gen_inst/_N13493;
adc_fft_top_inst/fft_data_gen_inst/_N13494;
adc_fft_top_inst/fft_data_gen_inst/_N13495;
adc_fft_top_inst/fft_data_gen_inst/_N20187;
adc_fft_top_inst/fft_data_gen_inst/_N20188;
adc_fft_top_inst/fft_data_gen_inst/_N23663;
adc_fft_top_inst/fft_data_gen_inst/_N23664;
adc_fft_top_inst/fft_data_gen_inst/_N23671;
adc_fft_top_inst/fft_data_gen_inst/_N23672;
adc_fft_top_inst/fft_data_gen_inst/_N23713;
adc_fft_top_inst/fft_data_gen_inst/fft_working;
adc_fft_top_inst/fft_data_gen_inst/rd_valid;
adc_fft_top_inst/fft_data_valid_d1;
adc_fft_top_inst/o_axi4s_data_tvalid;
adc_fft_top_inst/u_fft_wrapper/_N23692;
adc_fft_top_inst/u_fft_wrapper/_N23693;
adc_fft_top_inst/u_fft_wrapper/fft_end;
adc_fft_top_inst/u_fft_wrapper/o_axi4s_data_tready;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N70_inv;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N95;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/_N10340;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/_N10342;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/_N10344;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/_N23687;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/input_eof;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/input_valid_ext_d1;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/input_valid_int_without_sof;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13536;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13552;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13661;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13662;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13663;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13664;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13665;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13666;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13667;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13668;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13811;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13812;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13813;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13814;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13815;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13816;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13817;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N13818;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N19774;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N20255;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/output_sel;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N617;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N618;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N619;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N620;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N621;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N622;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N623;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N624;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N625;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N626;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N627;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N628;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N629;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N630;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N631;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N632;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N633;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N634;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N635;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N636;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N637;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N638;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N639;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N640;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N641;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/_N11355;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/_N11356;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/_N11357;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/_N11358;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8578;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8580;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8582;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8584;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8586;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8588;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8590;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8592;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8594;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8596;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8598;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8600;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8602;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8604;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8606;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8608;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8610;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8612;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N8614;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_sign_bit_dly;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N743;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8619;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8621;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8623;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8625;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8627;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8629;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8631;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8633;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8635;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8640;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8642;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8644;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8646;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8648;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8650;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8652;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8654;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8656;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_sign_bit_dly;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N821;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8661;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8663;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8665;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8667;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8669;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8671;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8673;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8675;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8677;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8698;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8700;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8702;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8704;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8706;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8708;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8710;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8712;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N8714;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N139_inv;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N141;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/_N24419;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/_N24425;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8853;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8855;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8857;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8859;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8861;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8866;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8868;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8870;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8872;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8874;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8879;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8881;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8883;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8885;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8887;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8889;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8894;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8896;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8898;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8900;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8902;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8907;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8909;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8911;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8913;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8915;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8920;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8922;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8924;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8926;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8928;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8930;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8761;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8763;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8765;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8767;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8769;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8774;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8776;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8778;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8780;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8782;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8787;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8789;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8791;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8793;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8795;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N8797;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8802;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8804;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8806;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8808;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8810;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8815;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8817;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8819;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8821;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8823;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8828;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8830;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8832;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8834;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8836;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N8838;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N567;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N568;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N569;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N570;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N571;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N572;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N573;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N574;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N575;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N576;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N577;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N578;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N579;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N580;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N581;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N582;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N583;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N584;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N585;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N586;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N587;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N588;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N589;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N590;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N591;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N140_inv;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N189;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N242;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N352_inv_1;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N366;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N404;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N422;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N444;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N468;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N518;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N525_inv;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N527_inv;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N8935;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N8937;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N8981;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N8983;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N8985;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N8990;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N8992;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N8994;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N8998;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9000;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9002;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9006;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9008;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9010;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9649;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9651;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9653;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10260;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10262;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10473;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10475;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N13944;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N13945;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N13946;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N13947;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N13948;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N13949;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N13950;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N13972;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N23681;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N23707;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_en_c1;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_en_c1_dly_d1;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_c1;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N890;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_inc_c2;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/in_eof_c1;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/in_eof_c2;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_data_sel;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_ind;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage_end_c1;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage_end_c2;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N533;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N534;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N535;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N536;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N537;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N538;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N539;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N540;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N845;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N846;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N847;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N848;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N849;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N850;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N851;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N852;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N853;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N854;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N888;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N513;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N514;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N515;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N516;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N517;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N518;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N519;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N928;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N929;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N930;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wen;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wen;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_rd_sel;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_wr_odd;
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_wr_odd_d1;
adc_fft_top_inst/u_fft_wrapper/xn_frame_input;
adc_fft_top_inst/u_fft_wrapper/xn_sof;
adc_fft_top_inst_1/data_modulus_inst/_N8355;
adc_fft_top_inst_1/data_modulus_inst/_N8356;
adc_fft_top_inst_1/data_modulus_inst/_N8357;
adc_fft_top_inst_1/data_modulus_inst/_N8358;
adc_fft_top_inst_1/data_modulus_inst/_N8359;
adc_fft_top_inst_1/data_modulus_inst/_N8360;
adc_fft_top_inst_1/data_modulus_inst/_N8361;
adc_fft_top_inst_1/data_modulus_inst/_N8362;
adc_fft_top_inst_1/data_modulus_inst/_N8363;
adc_fft_top_inst_1/data_modulus_inst/_N8364;
adc_fft_top_inst_1/data_modulus_inst/_N8365;
adc_fft_top_inst_1/data_modulus_inst/_N8366;
adc_fft_top_inst_1/data_modulus_inst/_N8367;
adc_fft_top_inst_1/data_modulus_inst/_N8368;
adc_fft_top_inst_1/data_modulus_inst/_N8369;
adc_fft_top_inst_1/data_modulus_inst/_N8370;
adc_fft_top_inst_1/data_modulus_inst/_N9020;
adc_fft_top_inst_1/data_modulus_inst/_N9022;
adc_fft_top_inst_1/data_modulus_inst/_N9024;
adc_fft_top_inst_1/data_modulus_inst/_N9029;
adc_fft_top_inst_1/data_modulus_inst/_N9031;
adc_fft_top_inst_1/data_modulus_inst/_N9033;
adc_fft_top_inst_1/data_modulus_inst/_N9035;
adc_fft_top_inst_1/data_modulus_inst/_N9037;
adc_fft_top_inst_1/data_modulus_inst/_N9039;
adc_fft_top_inst_1/data_modulus_inst/_N9041;
adc_fft_top_inst_1/data_modulus_inst/_N9052;
adc_fft_top_inst_1/data_modulus_inst/_N9054;
adc_fft_top_inst_1/data_modulus_inst/_N9056;
adc_fft_top_inst_1/data_modulus_inst/_N10363;
adc_fft_top_inst_1/data_modulus_inst/_N10365;
adc_fft_top_inst_1/data_modulus_inst/_N10367;
adc_fft_top_inst_1/data_modulus_inst/_N20839;
adc_fft_top_inst_1/data_modulus_inst/_N24386;
adc_fft_top_inst_1/data_modulus_inst/_N24392;
adc_fft_top_inst_1/data_modulus_inst/data_eop;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N1160;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N1161;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N1162;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N1163;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N1164;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N1165;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N1166;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N1167;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N3955;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N3956;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N3957;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N3958;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4025;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4026;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4027;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4028;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4029;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4030;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4096;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4097;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4098;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4099;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4100;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4101;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4102;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5305;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5306;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5307;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5308;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5322;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5323;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5324;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5325;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5326;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5439;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5440;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5441;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5442;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5443;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5444;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5457;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5458;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5459;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5460;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5461;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5462;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N7820;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N8049;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N8051;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N8084;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9014;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9016;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9045;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9047;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9166;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9168;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9170;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9676;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9678;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9680;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9682;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N10333;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N10335;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N10337;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N10358;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N10438;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N10440;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N10442;
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N10468;
adc_fft_top_inst_1/fft_data_gen_inst/N75;
adc_fft_top_inst_1/fft_data_gen_inst/N90;
adc_fft_top_inst_1/fft_data_gen_inst/N97;
adc_fft_top_inst_1/fft_data_gen_inst/N101;
adc_fft_top_inst_1/fft_data_gen_inst/_N9061;
adc_fft_top_inst_1/fft_data_gen_inst/_N9063;
adc_fft_top_inst_1/fft_data_gen_inst/_N9065;
adc_fft_top_inst_1/fft_data_gen_inst/_N9070;
adc_fft_top_inst_1/fft_data_gen_inst/_N9072;
adc_fft_top_inst_1/fft_data_gen_inst/_N9074;
adc_fft_top_inst_1/fft_data_gen_inst/_N9094;
adc_fft_top_inst_1/fft_data_gen_inst/_N9095;
adc_fft_top_inst_1/fft_data_gen_inst/_N9096;
adc_fft_top_inst_1/fft_data_gen_inst/_N9097;
adc_fft_top_inst_1/fft_data_gen_inst/_N9098;
adc_fft_top_inst_1/fft_data_gen_inst/_N9099;
adc_fft_top_inst_1/fft_data_gen_inst/_N9100;
adc_fft_top_inst_1/fft_data_gen_inst/_N9101;
adc_fft_top_inst_1/fft_data_gen_inst/_N9103;
adc_fft_top_inst_1/fft_data_gen_inst/_N9104;
adc_fft_top_inst_1/fft_data_gen_inst/_N9105;
adc_fft_top_inst_1/fft_data_gen_inst/_N9106;
adc_fft_top_inst_1/fft_data_gen_inst/_N9107;
adc_fft_top_inst_1/fft_data_gen_inst/_N9108;
adc_fft_top_inst_1/fft_data_gen_inst/_N9109;
adc_fft_top_inst_1/fft_data_gen_inst/_N9110;
adc_fft_top_inst_1/fft_data_gen_inst/_N9112;
adc_fft_top_inst_1/fft_data_gen_inst/_N9113;
adc_fft_top_inst_1/fft_data_gen_inst/_N9114;
adc_fft_top_inst_1/fft_data_gen_inst/_N9115;
adc_fft_top_inst_1/fft_data_gen_inst/_N9116;
adc_fft_top_inst_1/fft_data_gen_inst/_N9117;
adc_fft_top_inst_1/fft_data_gen_inst/_N9118;
adc_fft_top_inst_1/fft_data_gen_inst/_N9119;
adc_fft_top_inst_1/fft_data_gen_inst/_N9121;
adc_fft_top_inst_1/fft_data_gen_inst/_N9122;
adc_fft_top_inst_1/fft_data_gen_inst/_N9123;
adc_fft_top_inst_1/fft_data_gen_inst/_N9124;
adc_fft_top_inst_1/fft_data_gen_inst/_N9125;
adc_fft_top_inst_1/fft_data_gen_inst/_N9126;
adc_fft_top_inst_1/fft_data_gen_inst/_N9127;
adc_fft_top_inst_1/fft_data_gen_inst/_N9128;
adc_fft_top_inst_1/fft_data_gen_inst/_N9130;
adc_fft_top_inst_1/fft_data_gen_inst/_N9131;
adc_fft_top_inst_1/fft_data_gen_inst/_N9132;
adc_fft_top_inst_1/fft_data_gen_inst/_N9133;
adc_fft_top_inst_1/fft_data_gen_inst/_N9134;
adc_fft_top_inst_1/fft_data_gen_inst/_N9135;
adc_fft_top_inst_1/fft_data_gen_inst/_N9136;
adc_fft_top_inst_1/fft_data_gen_inst/_N9137;
adc_fft_top_inst_1/fft_data_gen_inst/_N9139;
adc_fft_top_inst_1/fft_data_gen_inst/_N9140;
adc_fft_top_inst_1/fft_data_gen_inst/_N9141;
adc_fft_top_inst_1/fft_data_gen_inst/_N9142;
adc_fft_top_inst_1/fft_data_gen_inst/_N9143;
adc_fft_top_inst_1/fft_data_gen_inst/_N9144;
adc_fft_top_inst_1/fft_data_gen_inst/_N9145;
adc_fft_top_inst_1/fft_data_gen_inst/_N9146;
adc_fft_top_inst_1/fft_data_gen_inst/_N9148;
adc_fft_top_inst_1/fft_data_gen_inst/_N9149;
adc_fft_top_inst_1/fft_data_gen_inst/_N9150;
adc_fft_top_inst_1/fft_data_gen_inst/_N9151;
adc_fft_top_inst_1/fft_data_gen_inst/_N9152;
adc_fft_top_inst_1/fft_data_gen_inst/_N9153;
adc_fft_top_inst_1/fft_data_gen_inst/_N9154;
adc_fft_top_inst_1/fft_data_gen_inst/_N9155;
adc_fft_top_inst_1/fft_data_gen_inst/_N9157;
adc_fft_top_inst_1/fft_data_gen_inst/_N9158;
adc_fft_top_inst_1/fft_data_gen_inst/_N9159;
adc_fft_top_inst_1/fft_data_gen_inst/_N9160;
adc_fft_top_inst_1/fft_data_gen_inst/_N9161;
adc_fft_top_inst_1/fft_data_gen_inst/_N9162;
adc_fft_top_inst_1/fft_data_gen_inst/_N9163;
adc_fft_top_inst_1/fft_data_gen_inst/_N9164;
adc_fft_top_inst_1/fft_data_gen_inst/_N10557;
adc_fft_top_inst_1/fft_data_gen_inst/_N10565;
adc_fft_top_inst_1/fft_data_gen_inst/_N10573;
adc_fft_top_inst_1/fft_data_gen_inst/_N10581;
adc_fft_top_inst_1/fft_data_gen_inst/_N10589;
adc_fft_top_inst_1/fft_data_gen_inst/_N10597;
adc_fft_top_inst_1/fft_data_gen_inst/_N10605;
adc_fft_top_inst_1/fft_data_gen_inst/_N10613;
adc_fft_top_inst_1/fft_data_gen_inst/_N13992;
adc_fft_top_inst_1/fft_data_gen_inst/_N13993;
adc_fft_top_inst_1/fft_data_gen_inst/_N13994;
adc_fft_top_inst_1/fft_data_gen_inst/_N13995;
adc_fft_top_inst_1/fft_data_gen_inst/_N13996;
adc_fft_top_inst_1/fft_data_gen_inst/_N13997;
adc_fft_top_inst_1/fft_data_gen_inst/_N13998;
adc_fft_top_inst_1/fft_data_gen_inst/_N13999;
adc_fft_top_inst_1/fft_data_gen_inst/_N14016;
adc_fft_top_inst_1/fft_data_gen_inst/_N14017;
adc_fft_top_inst_1/fft_data_gen_inst/_N14018;
adc_fft_top_inst_1/fft_data_gen_inst/_N14019;
adc_fft_top_inst_1/fft_data_gen_inst/_N14020;
adc_fft_top_inst_1/fft_data_gen_inst/_N14021;
adc_fft_top_inst_1/fft_data_gen_inst/_N14022;
adc_fft_top_inst_1/fft_data_gen_inst/_N14023;
adc_fft_top_inst_1/fft_data_gen_inst/_N23783;
adc_fft_top_inst_1/fft_data_gen_inst/_N23786;
adc_fft_top_inst_1/fft_data_gen_inst/_N23788;
adc_fft_top_inst_1/fft_data_gen_inst/_N23791;
adc_fft_top_inst_1/fft_data_gen_inst/_N23792;
adc_fft_top_inst_1/fft_data_gen_inst/_N24373;
adc_fft_top_inst_1/fft_data_gen_inst/fft_working;
adc_fft_top_inst_1/fft_data_gen_inst/rd_valid;
adc_fft_top_inst_1/fft_data_valid_d1;
adc_fft_top_inst_1/o_axi4s_data_tvalid;
adc_fft_top_inst_1/u_fft_wrapper/_N23815;
adc_fft_top_inst_1/u_fft_wrapper/fft_end;
adc_fft_top_inst_1/u_fft_wrapper/o_axi4s_data_tready;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N70_inv;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/N95;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/_N10251;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/_N10253;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/_N10255;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/_N23809;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/input_eof;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/input_valid_ext_d1;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_burst_input_ctrl/input_valid_int_without_sof;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14168;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14184;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14293;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14294;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14295;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14296;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14297;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14298;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14299;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14300;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14443;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14444;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14445;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14446;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14447;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14448;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14449;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N14450;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N19839;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/_N20319;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/output_sel;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1290;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1291;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1292;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1293;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1294;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1295;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1296;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1297;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1298;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1299;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1300;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1301;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1302;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1303;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1304;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1305;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1306;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1307;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1308;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1309;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1310;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1311;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1312;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1313;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1314;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/_N11768;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/_N11769;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/_N11770;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/_N11771;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9174;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9176;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9178;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9180;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9182;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9184;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9186;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9188;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9190;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9192;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9194;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9196;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9198;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9200;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9202;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9204;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9206;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9208;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/_N9210;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_sign_bit_dly;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1416;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9215;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9217;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9219;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9221;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9223;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9225;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9227;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9229;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9231;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9253;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9255;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9257;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9259;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9261;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9263;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9265;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9267;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9269;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_sign_bit_dly;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1494;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9274;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9276;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9278;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9280;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9282;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9284;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9286;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9288;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9290;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9311;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9313;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9315;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9317;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9319;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9321;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9323;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9325;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/_N9327;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N139_inv;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/_N20811;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/_N24440;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9439;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9441;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9443;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9445;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9447;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9452;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9454;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9456;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9458;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9460;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9465;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9467;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9469;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9471;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9473;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9475;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9480;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9482;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9484;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9486;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9488;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9493;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9495;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9497;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9499;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9501;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9506;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9508;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9510;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9512;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9514;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9516;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9340;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9342;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9344;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9346;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9348;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9353;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9355;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9357;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9359;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9361;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9366;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9368;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9370;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9372;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9374;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/_N9376;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9391;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9393;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9395;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9397;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9399;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9404;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9406;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9408;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9410;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9412;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9417;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9419;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9421;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9423;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9425;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/_N9427;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1240;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1241;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1242;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1243;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1244;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1245;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1246;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1247;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1248;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1249;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1250;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1251;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1252;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1253;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1254;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1255;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1256;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1257;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1258;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1259;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1260;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1261;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1262;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1263;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1264;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N140_inv;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N189;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N242;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N352_inv_1;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N366;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N404;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N422;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N444;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N468;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N518;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N525_inv;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N527_inv;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9432;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9434;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9560;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9562;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9564;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9569;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9571;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9573;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9577;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9579;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9581;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9585;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9587;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N9589;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10232;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10234;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10238;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10240;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10244;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10246;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10248;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10982;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10983;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10984;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10985;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10986;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10987;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N10988;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N11048;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N23800;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N23817;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/_N23823;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_en_c1;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_en_c1_dly_d1;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_c1;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1564;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_inc_c2;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/in_eof_c1;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/in_eof_c2;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_data_sel;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_ind;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage_end_c1;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage_end_c2;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1206;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1207;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1208;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1209;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1210;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1211;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1212;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1213;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1519;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1520;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1521;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1522;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1523;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1524;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1525;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1526;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1527;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1528;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1562;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1186;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1187;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1188;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1189;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1190;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1191;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1192;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1602;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1603;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_stage_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1604;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wen;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wen;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_rd_sel;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_wr_odd;
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_wr_odd_d1;
adc_fft_top_inst_1/u_fft_wrapper/xn_frame_input;
adc_fft_top_inst_1/u_fft_wrapper/xn_sof;
b_in_ibuf[3]/ntD;
b_in_ibuf[4]/ntD;
b_in_ibuf[5]/ntD;
b_in_ibuf[6]/ntD;
b_in_ibuf[7]/ntD;
b_out_obuf[0]/ntO;
b_out_obuf[1]/ntO;
b_out_obuf[2]/ntO;
b_out_obuf[3]/ntO;
b_out_obuf[4]/ntO;
b_out_obuf[5]/ntO;
b_out_obuf[6]/ntO;
b_out_obuf[7]/ntO;
cfg_clk;
de;
de_in;
de_in_ibuf/ntD;
de_out;
de_out_obuf/ntO;
dram_ctrl_inst/N274;
dram_ctrl_inst/N294;
dram_ctrl_inst/N295;
dram_ctrl_inst/N301;
dram_ctrl_inst/N317;
dram_ctrl_inst/N330;
dram_ctrl_inst/N337;
dram_ctrl_inst/N511;
dram_ctrl_inst/N554;
dram_ctrl_inst/N642;
dram_ctrl_inst/N645;
dram_ctrl_inst/N692;
dram_ctrl_inst/N715;
dram_ctrl_inst/N745;
dram_ctrl_inst/N768;
dram_ctrl_inst/N830;
dram_ctrl_inst/N851;
dram_ctrl_inst/N929;
dram_ctrl_inst/N976;
dram_ctrl_inst/N979;
dram_ctrl_inst/N985;
dram_ctrl_inst/N988;
dram_ctrl_inst/N991;
dram_ctrl_inst/N1016;
dram_ctrl_inst/N1021;
dram_ctrl_inst/N1037;
dram_ctrl_inst/N1045;
dram_ctrl_inst/N1053;
dram_ctrl_inst/N1070;
dram_ctrl_inst/N1073;
dram_ctrl_inst/N1080;
dram_ctrl_inst/N1081;
dram_ctrl_inst/N1084;
dram_ctrl_inst/N1096;
dram_ctrl_inst/N1099;
dram_ctrl_inst/N1114;
dram_ctrl_inst/N1120;
dram_ctrl_inst/N1144;
dram_ctrl_inst/N1146;
dram_ctrl_inst/_N22;
dram_ctrl_inst/_N32;
dram_ctrl_inst/_N38;
dram_ctrl_inst/_N48;
dram_ctrl_inst/_N1651;
dram_ctrl_inst/_N1665;
dram_ctrl_inst/_N1713;
dram_ctrl_inst/_N9593;
dram_ctrl_inst/_N9595;
dram_ctrl_inst/_N9597;
dram_ctrl_inst/_N9599;
dram_ctrl_inst/_N9601;
dram_ctrl_inst/_N9603;
dram_ctrl_inst/_N9605;
dram_ctrl_inst/_N9607;
dram_ctrl_inst/_N9609;
dram_ctrl_inst/_N9611;
dram_ctrl_inst/_N9613;
dram_ctrl_inst/_N9618;
dram_ctrl_inst/_N9620;
dram_ctrl_inst/_N9622;
dram_ctrl_inst/_N9624;
dram_ctrl_inst/_N9629;
dram_ctrl_inst/_N9631;
dram_ctrl_inst/_N9633;
dram_ctrl_inst/_N9635;
dram_ctrl_inst/_N11084;
dram_ctrl_inst/_N11095;
dram_ctrl_inst/_N11100;
dram_ctrl_inst/_N11103;
dram_ctrl_inst/_N11104;
dram_ctrl_inst/_N11105;
dram_ctrl_inst/_N11106;
dram_ctrl_inst/_N11107;
dram_ctrl_inst/_N11108;
dram_ctrl_inst/_N11109;
dram_ctrl_inst/_N11110;
dram_ctrl_inst/_N11111;
dram_ctrl_inst/_N11112;
dram_ctrl_inst/_N11113;
dram_ctrl_inst/_N11114;
dram_ctrl_inst/_N11115;
dram_ctrl_inst/_N11116;
dram_ctrl_inst/_N11117;
dram_ctrl_inst/_N11134;
dram_ctrl_inst/_N14703;
dram_ctrl_inst/_N14708;
dram_ctrl_inst/_N20284;
dram_ctrl_inst/_N20388;
dram_ctrl_inst/_N20516;
dram_ctrl_inst/_N20523;
dram_ctrl_inst/_N20585;
dram_ctrl_inst/_N20586;
dram_ctrl_inst/_N20709;
dram_ctrl_inst/_N20710;
dram_ctrl_inst/_N20774;
dram_ctrl_inst/_N20775;
dram_ctrl_inst/_N20776;
dram_ctrl_inst/_N20883;
dram_ctrl_inst/_N21221;
dram_ctrl_inst/_N21224;
dram_ctrl_inst/_N21227;
dram_ctrl_inst/_N22503;
dram_ctrl_inst/_N23654;
dram_ctrl_inst/_N23722;
dram_ctrl_inst/_N23728;
dram_ctrl_inst/_N23731;
dram_ctrl_inst/_N23749;
dram_ctrl_inst/_N23754;
dram_ctrl_inst/_N23765;
dram_ctrl_inst/_N23769;
dram_ctrl_inst/_N23770;
dram_ctrl_inst/_N23775;
dram_ctrl_inst/_N23777;
dram_ctrl_inst/_N23779;
dram_ctrl_inst/_N24378;
dram_ctrl_inst/_N24395;
dram_ctrl_inst/_N24396;
dram_ctrl_inst/_N24398;
dram_ctrl_inst/_N24399;
dram_ctrl_inst/_N24460;
dram_ctrl_inst/_N24461;
dram_ctrl_inst/_N24466;
dram_ctrl_inst/_N24472;
dram_ctrl_inst/_N24484;
dram_ctrl_inst/_N24487;
dram_ctrl_inst/_N24489;
dram_ctrl_inst/_N24493;
dram_ctrl_inst/_N24497;
dram_ctrl_inst/_N24500;
dram_ctrl_inst/_N24504;
dram_ctrl_inst/_N24506;
dram_ctrl_inst/_N24508;
dram_ctrl_inst/_N24510;
dram_ctrl_inst/_N24513;
dram_ctrl_inst/_N24515;
dram_ctrl_inst/cnt_add;
dram_ctrl_inst/cnt_add_2;
dram_ctrl_inst/cnt_add_2_d1;
dram_ctrl_inst/cnt_add_2_neg;
dram_ctrl_inst/cnt_add_d1;
dram_ctrl_inst/cnt_add_neg;
dram_ctrl_inst/cnt_add_neg_pix;
dram_ctrl_inst/cnt_add_neg_pix_2;
dram_ctrl_inst/cnt_add_neg_pix_2_d1;
dram_ctrl_inst/cnt_add_neg_pix_2_d2;
dram_ctrl_inst/cnt_add_neg_pix_d1;
dram_ctrl_inst/cnt_add_neg_pix_d1_neg;
dram_ctrl_inst/cnt_add_neg_pix_d2;
dram_ctrl_inst/cnt_flag;
dram_ctrl_inst/cnt_key_0;
dram_ctrl_inst/cnt_key_1;
dram_ctrl_inst/cnt_key_2;
dram_ctrl_inst/cnt_key_3;
dram_ctrl_inst/state_0;
dram_ctrl_inst/state_1;
dram_ctrl_inst/state_2;
dram_ctrl_inst/state_3;
dram_ctrl_inst/state_4;
dram_ctrl_inst/state_5;
dram_ctrl_inst/state_6;
dram_ctrl_inst/state_7;
dram_ctrl_inst/state_8;
dram_ctrl_inst/state_9;
dram_ctrl_inst/state_10;
dram_ctrl_inst/state_11;
dram_ctrl_inst/vs_in_d1;
dram_ctrl_inst/vs_in_d2;
dram_rd_clk;
dram_wr_en;
eth_rd_trg;
eth_rst_n;
eth_rst_n_obuf/ntO;
eth_rx_ctl;
eth_rx_ctl_ibuf/ntD;
eth_rxc;
eth_rxc_ibuf/ntD;
eth_rxd_ibuf[0]/ntD;
eth_rxd_ibuf[1]/ntD;
eth_rxd_ibuf[2]/ntD;
eth_rxd_ibuf[3]/ntD;
eth_tx_ctl;
eth_txc;
eth_udp_loop/N117;
eth_udp_loop/_N9640;
eth_udp_loop/_N9642;
eth_udp_loop/_N9644;
eth_udp_loop/_N20174;
eth_udp_loop/_N20186;
eth_udp_loop/_N20198;
eth_udp_loop/_N20238;
eth_udp_loop/_N20243;
eth_udp_loop/_N20351;
eth_udp_loop/_N20353;
eth_udp_loop/_N20537;
eth_udp_loop/_N20544;
eth_udp_loop/_N20558;
eth_udp_loop/_N20559;
eth_udp_loop/_N20587;
eth_udp_loop/_N20729;
eth_udp_loop/_N23948;
eth_udp_loop/_N24069;
eth_udp_loop/_N24076;
eth_udp_loop/arp_gmii_tx_en;
eth_udp_loop/arp_rx_done;
eth_udp_loop/arp_rx_type;
eth_udp_loop/arp_tx_en;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N147;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/_N9801;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/_N9803;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/_N9805;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/_N9807;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/_N9812;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/_N9814;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/_N9816;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/_N9818;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/_N25404;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/_N25413;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/_N25414;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rempty;
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wfull;
eth_udp_loop/gmii_rx_dv;
eth_udp_loop/rec_en;
eth_udp_loop/rec_pkt_done;
eth_udp_loop/rec_pkt_done_d1;
eth_udp_loop/rec_pkt_done_d2;
eth_udp_loop/rx_buf_rden;
eth_udp_loop/tx_state_0;
eth_udp_loop/tx_state_1;
eth_udp_loop/tx_state_2;
eth_udp_loop/u_arp/_N20292;
eth_udp_loop/u_arp/_N20578;
eth_udp_loop/u_arp/_N20702;
eth_udp_loop/u_arp/_N20704;
eth_udp_loop/u_arp/crc_en;
eth_udp_loop/u_arp/tx_done;
eth_udp_loop/u_arp/u_arp_rx/N52;
eth_udp_loop/u_arp/u_arp_rx/N60;
eth_udp_loop/u_arp/u_arp_rx/N78;
eth_udp_loop/u_arp/u_arp_rx/N98;
eth_udp_loop/u_arp/u_arp_rx/N114;
eth_udp_loop/u_arp/u_arp_rx/N186;
eth_udp_loop/u_arp/u_arp_rx/N319;
eth_udp_loop/u_arp/u_arp_rx/N359;
eth_udp_loop/u_arp/u_arp_rx/N364;
eth_udp_loop/u_arp/u_arp_rx/N366;
eth_udp_loop/u_arp/u_arp_rx/N402;
eth_udp_loop/u_arp/u_arp_rx/N406;
eth_udp_loop/u_arp/u_arp_rx/N419;
eth_udp_loop/u_arp/u_arp_rx/N422;
eth_udp_loop/u_arp/u_arp_rx/N447;
eth_udp_loop/u_arp/u_arp_rx/N558;
eth_udp_loop/u_arp/u_arp_rx/N560;
eth_udp_loop/u_arp/u_arp_rx/N564;
eth_udp_loop/u_arp/u_arp_rx/N640;
eth_udp_loop/u_arp/u_arp_rx/N707;
eth_udp_loop/u_arp/u_arp_rx/N770;
eth_udp_loop/u_arp/u_arp_rx/N835;
eth_udp_loop/u_arp/u_arp_rx/N848;
eth_udp_loop/u_arp/u_arp_rx/N867;
eth_udp_loop/u_arp/u_arp_rx/N1058;
eth_udp_loop/u_arp/u_arp_rx/_N12766;
eth_udp_loop/u_arp/u_arp_rx/_N12767;
eth_udp_loop/u_arp/u_arp_rx/_N19329;
eth_udp_loop/u_arp/u_arp_rx/_N19473;
eth_udp_loop/u_arp/u_arp_rx/_N19894;
eth_udp_loop/u_arp/u_arp_rx/_N19895;
eth_udp_loop/u_arp/u_arp_rx/_N20258;
eth_udp_loop/u_arp/u_arp_rx/_N20288;
eth_udp_loop/u_arp/u_arp_rx/_N20352;
eth_udp_loop/u_arp/u_arp_rx/_N20355;
eth_udp_loop/u_arp/u_arp_rx/_N20526;
eth_udp_loop/u_arp/u_arp_rx/_N20608;
eth_udp_loop/u_arp/u_arp_rx/_N20900;
eth_udp_loop/u_arp/u_arp_rx/_N20904;
eth_udp_loop/u_arp/u_arp_rx/_N24744;
eth_udp_loop/u_arp/u_arp_rx/_N24748;
eth_udp_loop/u_arp/u_arp_rx/_N24752;
eth_udp_loop/u_arp/u_arp_rx/_N24756;
eth_udp_loop/u_arp/u_arp_rx/_N24760;
eth_udp_loop/u_arp/u_arp_rx/_N24764;
eth_udp_loop/u_arp/u_arp_rx/_N24768;
eth_udp_loop/u_arp/u_arp_rx/_N24790;
eth_udp_loop/u_arp/u_arp_rx/_N24791;
eth_udp_loop/u_arp/u_arp_rx/_N24792;
eth_udp_loop/u_arp/u_arp_rx/_N24801;
eth_udp_loop/u_arp/u_arp_rx/_N24805;
eth_udp_loop/u_arp/u_arp_rx/_N24809;
eth_udp_loop/u_arp/u_arp_rx/_N24813;
eth_udp_loop/u_arp/u_arp_rx/_N24817;
eth_udp_loop/u_arp/u_arp_rx/_N24821;
eth_udp_loop/u_arp/u_arp_rx/_N24823;
eth_udp_loop/u_arp/u_arp_rx/_N24828;
eth_udp_loop/u_arp/u_arp_rx/_N24835;
eth_udp_loop/u_arp/u_arp_rx/_N24839;
eth_udp_loop/u_arp/u_arp_rx/_N24843;
eth_udp_loop/u_arp/u_arp_rx/_N24847;
eth_udp_loop/u_arp/u_arp_rx/_N24851;
eth_udp_loop/u_arp/u_arp_rx/_N24855;
eth_udp_loop/u_arp/u_arp_rx/_N24857;
eth_udp_loop/u_arp/u_arp_rx/_N24862;
eth_udp_loop/u_arp/u_arp_rx/_N24871;
eth_udp_loop/u_arp/u_arp_rx/_N24872;
eth_udp_loop/u_arp/u_arp_rx/_N24873;
eth_udp_loop/u_arp/u_arp_rx/_N24883;
eth_udp_loop/u_arp/u_arp_rx/_N24889;
eth_udp_loop/u_arp/u_arp_rx/_N24902;
eth_udp_loop/u_arp/u_arp_rx/_N24903;
eth_udp_loop/u_arp/u_arp_rx/_N24904;
eth_udp_loop/u_arp/u_arp_rx/_N25294;
eth_udp_loop/u_arp/u_arp_rx/_N25295;
eth_udp_loop/u_arp/u_arp_rx/_N25306;
eth_udp_loop/u_arp/u_arp_rx/_N25307;
eth_udp_loop/u_arp/u_arp_rx/cur_state_0;
eth_udp_loop/u_arp/u_arp_rx/cur_state_1;
eth_udp_loop/u_arp/u_arp_rx/cur_state_2;
eth_udp_loop/u_arp/u_arp_rx/cur_state_3;
eth_udp_loop/u_arp/u_arp_rx/cur_state_4;
eth_udp_loop/u_arp/u_arp_rx/error_en;
eth_udp_loop/u_arp/u_arp_rx/skip_en;
eth_udp_loop/u_arp/u_arp_tx/N375_inv;
eth_udp_loop/u_arp/u_arp_tx/N408_inv;
eth_udp_loop/u_arp/u_arp_tx/N410;
eth_udp_loop/u_arp/u_arp_tx/N414;
eth_udp_loop/u_arp/u_arp_tx/N415;
eth_udp_loop/u_arp/u_arp_tx/N417;
eth_udp_loop/u_arp/u_arp_tx/N418;
eth_udp_loop/u_arp/u_arp_tx/N419;
eth_udp_loop/u_arp/u_arp_tx/N420;
eth_udp_loop/u_arp/u_arp_tx/N426;
eth_udp_loop/u_arp/u_arp_tx/N764;
eth_udp_loop/u_arp/u_arp_tx/N780;
eth_udp_loop/u_arp/u_arp_tx/N816;
eth_udp_loop/u_arp/u_arp_tx/N831;
eth_udp_loop/u_arp/u_arp_tx/N931;
eth_udp_loop/u_arp/u_arp_tx/_N9657;
eth_udp_loop/u_arp/u_arp_tx/_N9659;
eth_udp_loop/u_arp/u_arp_tx/_N11482;
eth_udp_loop/u_arp/u_arp_tx/_N11999;
eth_udp_loop/u_arp/u_arp_tx/_N12001;
eth_udp_loop/u_arp/u_arp_tx/_N12275;
eth_udp_loop/u_arp/u_arp_tx/_N12276;
eth_udp_loop/u_arp/u_arp_tx/_N12277;
eth_udp_loop/u_arp/u_arp_tx/_N12278;
eth_udp_loop/u_arp/u_arp_tx/_N12280;
eth_udp_loop/u_arp/u_arp_tx/_N12281;
eth_udp_loop/u_arp/u_arp_tx/_N12339;
eth_udp_loop/u_arp/u_arp_tx/_N12340;
eth_udp_loop/u_arp/u_arp_tx/_N12341;
eth_udp_loop/u_arp/u_arp_tx/_N12342;
eth_udp_loop/u_arp/u_arp_tx/_N12343;
eth_udp_loop/u_arp/u_arp_tx/_N12344;
eth_udp_loop/u_arp/u_arp_tx/_N12345;
eth_udp_loop/u_arp/u_arp_tx/_N12346;
eth_udp_loop/u_arp/u_arp_tx/_N12347;
eth_udp_loop/u_arp/u_arp_tx/_N12348;
eth_udp_loop/u_arp/u_arp_tx/_N12349;
eth_udp_loop/u_arp/u_arp_tx/_N12350;
eth_udp_loop/u_arp/u_arp_tx/_N12351;
eth_udp_loop/u_arp/u_arp_tx/_N12352;
eth_udp_loop/u_arp/u_arp_tx/_N12353;
eth_udp_loop/u_arp/u_arp_tx/_N12354;
eth_udp_loop/u_arp/u_arp_tx/_N12418;
eth_udp_loop/u_arp/u_arp_tx/_N12427;
eth_udp_loop/u_arp/u_arp_tx/_N12428;
eth_udp_loop/u_arp/u_arp_tx/_N12429;
eth_udp_loop/u_arp/u_arp_tx/_N12430;
eth_udp_loop/u_arp/u_arp_tx/_N12431;
eth_udp_loop/u_arp/u_arp_tx/_N12432;
eth_udp_loop/u_arp/u_arp_tx/_N12433;
eth_udp_loop/u_arp/u_arp_tx/_N12442;
eth_udp_loop/u_arp/u_arp_tx/_N20300;
eth_udp_loop/u_arp/u_arp_tx/_N20301;
eth_udp_loop/u_arp/u_arp_tx/_N20592;
eth_udp_loop/u_arp/u_arp_tx/_N20593;
eth_udp_loop/u_arp/u_arp_tx/_N20595;
eth_udp_loop/u_arp/u_arp_tx/_N20663;
eth_udp_loop/u_arp/u_arp_tx/_N22877_2;
eth_udp_loop/u_arp/u_arp_tx/_N22878_2;
eth_udp_loop/u_arp/u_arp_tx/_N22917_5;
eth_udp_loop/u_arp/u_arp_tx/_N22917_7;
eth_udp_loop/u_arp/u_arp_tx/_N22917_9;
eth_udp_loop/u_arp/u_arp_tx/_N22922_5;
eth_udp_loop/u_arp/u_arp_tx/_N22922_7;
eth_udp_loop/u_arp/u_arp_tx/_N22922_9;
eth_udp_loop/u_arp/u_arp_tx/_N22922_10;
eth_udp_loop/u_arp/u_arp_tx/_N22987_3;
eth_udp_loop/u_arp/u_arp_tx/_N22988_3;
eth_udp_loop/u_arp/u_arp_tx/_N22989_3;
eth_udp_loop/u_arp/u_arp_tx/_N22990_3;
eth_udp_loop/u_arp/u_arp_tx/_N22991_3;
eth_udp_loop/u_arp/u_arp_tx/_N22992_3;
eth_udp_loop/u_arp/u_arp_tx/_N22993_3;
eth_udp_loop/u_arp/u_arp_tx/_N22994_5;
eth_udp_loop/u_arp/u_arp_tx/_N22994_6;
eth_udp_loop/u_arp/u_arp_tx/_N24986;
eth_udp_loop/u_arp/u_arp_tx/_N25011;
eth_udp_loop/u_arp/u_arp_tx/_N25015;
eth_udp_loop/u_arp/u_arp_tx/_N25019;
eth_udp_loop/u_arp/u_arp_tx/_N25023;
eth_udp_loop/u_arp/u_arp_tx/_N25027;
eth_udp_loop/u_arp/u_arp_tx/_N25031;
eth_udp_loop/u_arp/u_arp_tx/_N25035;
eth_udp_loop/u_arp/u_arp_tx/_N25039;
eth_udp_loop/u_arp/u_arp_tx/_N25042;
eth_udp_loop/u_arp/u_arp_tx/_N25043;
eth_udp_loop/u_arp/u_arp_tx/_N25047;
eth_udp_loop/u_arp/u_arp_tx/_N25062;
eth_udp_loop/u_arp/u_arp_tx/_N25066;
eth_udp_loop/u_arp/u_arp_tx/_N25070;
eth_udp_loop/u_arp/u_arp_tx/_N25074;
eth_udp_loop/u_arp/u_arp_tx/_N25078;
eth_udp_loop/u_arp/u_arp_tx/_N25082;
eth_udp_loop/u_arp/u_arp_tx/_N25086;
eth_udp_loop/u_arp/u_arp_tx/_N25317_inv;
eth_udp_loop/u_arp/u_arp_tx/cur_state_0;
eth_udp_loop/u_arp/u_arp_tx/cur_state_1;
eth_udp_loop/u_arp/u_arp_tx/cur_state_2;
eth_udp_loop/u_arp/u_arp_tx/cur_state_3;
eth_udp_loop/u_arp/u_arp_tx/cur_state_4;
eth_udp_loop/u_arp/u_arp_tx/skip_en;
eth_udp_loop/u_arp/u_arp_tx/tx_done_t;
eth_udp_loop/u_arp/u_arp_tx/tx_en_d0;
eth_udp_loop/u_arp/u_arp_tx/tx_en_d1;
eth_udp_loop/u_arp/u_crc32_d8/N263;
eth_udp_loop/u_arp/u_crc32_d8/_N20290;
eth_udp_loop/u_arp/u_crc32_d8/_N20293;
eth_udp_loop/u_arp/u_crc32_d8/_N20294;
eth_udp_loop/u_arp/u_crc32_d8/_N20574;
eth_udp_loop/u_arp/u_crc32_d8/_N20575;
eth_udp_loop/u_arp/u_crc32_d8/_N20697;
eth_udp_loop/u_arp/u_crc32_d8/_N20705;
eth_udp_loop/u_arp/u_crc32_d8/_N25173;
eth_udp_loop/u_arp/u_crc32_d8/_N25181;
eth_udp_loop/u_arp/u_crc32_d8/_N25205;
eth_udp_loop/u_arp/u_crc32_d8/_N25214;
eth_udp_loop/u_eth_ctrl/arp_rx_flag;
eth_udp_loop/u_eth_ctrl/protocol_sw;
eth_udp_loop/u_eth_ctrl/udp_tx_busy;
eth_udp_loop/u_gmii_to_rgmii/gmii_tx_clk_deg;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/N4;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/N6;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/N12;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/N14;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/N20;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/N22;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/N28;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/N30;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/N37;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_tx_en_r_d1;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/ntO;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/ntT;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft2/ntO;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft2/ntT;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft3/ntO;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft3/ntT;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/ntO;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/ntT;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/ntO;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/ntT;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/ntO;
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/ntT;
eth_udp_loop/u_udp/_N20308;
eth_udp_loop/u_udp/_N20312;
eth_udp_loop/u_udp/_N20598;
eth_udp_loop/u_udp/_N20600;
eth_udp_loop/u_udp/_N20601;
eth_udp_loop/u_udp/_N20604;
eth_udp_loop/u_udp/_N20605;
eth_udp_loop/u_udp/_N20723;
eth_udp_loop/u_udp/crc_en;
eth_udp_loop/u_udp/u_crc32_d8/N263;
eth_udp_loop/u_udp/u_crc32_d8/_N20309;
eth_udp_loop/u_udp/u_crc32_d8/_N20715;
eth_udp_loop/u_udp/u_crc32_d8/_N20716;
eth_udp_loop/u_udp/u_crc32_d8/_N25098;
eth_udp_loop/u_udp/u_crc32_d8/_N25108;
eth_udp_loop/u_udp/u_crc32_d8/_N25122;
eth_udp_loop/u_udp/u_crc32_d8/_N25129;
eth_udp_loop/u_udp/u_crc32_d8/_N25153;
eth_udp_loop/u_udp/u_udp_rx/N72;
eth_udp_loop/u_udp/u_udp_rx/N90;
eth_udp_loop/u_udp/u_udp_rx/N119;
eth_udp_loop/u_udp/u_udp_rx/N167;
eth_udp_loop/u_udp/u_udp_rx/N369;
eth_udp_loop/u_udp/u_udp_rx/N371;
eth_udp_loop/u_udp/u_udp_rx/N427;
eth_udp_loop/u_udp/u_udp_rx/N451;
eth_udp_loop/u_udp/u_udp_rx/N455;
eth_udp_loop/u_udp/u_udp_rx/N456;
eth_udp_loop/u_udp/u_udp_rx/N571;
eth_udp_loop/u_udp/u_udp_rx/N575;
eth_udp_loop/u_udp/u_udp_rx/N577;
eth_udp_loop/u_udp/u_udp_rx/N579;
eth_udp_loop/u_udp/u_udp_rx/N593;
eth_udp_loop/u_udp/u_udp_rx/N607;
eth_udp_loop/u_udp/u_udp_rx/N626;
eth_udp_loop/u_udp/u_udp_rx/N635;
eth_udp_loop/u_udp/u_udp_rx/N648;
eth_udp_loop/u_udp/u_udp_rx/N662;
eth_udp_loop/u_udp/u_udp_rx/N689;
eth_udp_loop/u_udp/u_udp_rx/N698;
eth_udp_loop/u_udp/u_udp_rx/N752;
eth_udp_loop/u_udp/u_udp_rx/N786;
eth_udp_loop/u_udp/u_udp_rx/N818;
eth_udp_loop/u_udp/u_udp_rx/N837;
eth_udp_loop/u_udp/u_udp_rx/N856;
eth_udp_loop/u_udp/u_udp_rx/N867;
eth_udp_loop/u_udp/u_udp_rx/N870;
eth_udp_loop/u_udp/u_udp_rx/_N1805;
eth_udp_loop/u_udp/u_udp_rx/_N8718;
eth_udp_loop/u_udp/u_udp_rx/_N8720;
eth_udp_loop/u_udp/u_udp_rx/_N8722;
eth_udp_loop/u_udp/u_udp_rx/_N8724;
eth_udp_loop/u_udp/u_udp_rx/_N8726;
eth_udp_loop/u_udp/u_udp_rx/_N8728;
eth_udp_loop/u_udp/u_udp_rx/_N8730;
eth_udp_loop/u_udp/u_udp_rx/_N10795;
eth_udp_loop/u_udp/u_udp_rx/_N12483;
eth_udp_loop/u_udp/u_udp_rx/_N12484;
eth_udp_loop/u_udp/u_udp_rx/_N19382;
eth_udp_loop/u_udp/u_udp_rx/_N19383;
eth_udp_loop/u_udp/u_udp_rx/_N19412;
eth_udp_loop/u_udp/u_udp_rx/_N19697;
eth_udp_loop/u_udp/u_udp_rx/_N19698;
eth_udp_loop/u_udp/u_udp_rx/_N19844;
eth_udp_loop/u_udp/u_udp_rx/_N19859;
eth_udp_loop/u_udp/u_udp_rx/_N20318;
eth_udp_loop/u_udp/u_udp_rx/_N20320;
eth_udp_loop/u_udp/u_udp_rx/_N20401;
eth_udp_loop/u_udp/u_udp_rx/_N20403;
eth_udp_loop/u_udp/u_udp_rx/_N20545;
eth_udp_loop/u_udp/u_udp_rx/_N23892;
eth_udp_loop/u_udp/u_udp_rx/_N23901;
eth_udp_loop/u_udp/u_udp_rx/_N23911;
eth_udp_loop/u_udp/u_udp_rx/_N23915;
eth_udp_loop/u_udp/u_udp_rx/_N23919;
eth_udp_loop/u_udp/u_udp_rx/_N23923;
eth_udp_loop/u_udp/u_udp_rx/_N23927;
eth_udp_loop/u_udp/u_udp_rx/_N23931;
eth_udp_loop/u_udp/u_udp_rx/_N23943;
eth_udp_loop/u_udp/u_udp_rx/_N23958;
eth_udp_loop/u_udp/u_udp_rx/_N23962;
eth_udp_loop/u_udp/u_udp_rx/_N23966;
eth_udp_loop/u_udp/u_udp_rx/_N23970;
eth_udp_loop/u_udp/u_udp_rx/_N23974;
eth_udp_loop/u_udp/u_udp_rx/_N23978;
eth_udp_loop/u_udp/u_udp_rx/_N23981;
eth_udp_loop/u_udp/u_udp_rx/_N23985;
eth_udp_loop/u_udp/u_udp_rx/_N23990;
eth_udp_loop/u_udp/u_udp_rx/_N23995;
eth_udp_loop/u_udp/u_udp_rx/_N23999;
eth_udp_loop/u_udp/u_udp_rx/_N24003;
eth_udp_loop/u_udp/u_udp_rx/_N24007;
eth_udp_loop/u_udp/u_udp_rx/_N24011;
eth_udp_loop/u_udp/u_udp_rx/_N24013;
eth_udp_loop/u_udp/u_udp_rx/_N24015;
eth_udp_loop/u_udp/u_udp_rx/_N24025;
eth_udp_loop/u_udp/u_udp_rx/_N24029;
eth_udp_loop/u_udp/u_udp_rx/_N24033;
eth_udp_loop/u_udp/u_udp_rx/_N24037;
eth_udp_loop/u_udp/u_udp_rx/_N24039;
eth_udp_loop/u_udp/u_udp_rx/_N24044;
eth_udp_loop/u_udp/u_udp_rx/_N24048;
eth_udp_loop/u_udp/u_udp_rx/_N24052;
eth_udp_loop/u_udp/u_udp_rx/_N25282;
eth_udp_loop/u_udp/u_udp_rx/_N25283;
eth_udp_loop/u_udp/u_udp_rx/cur_state_0;
eth_udp_loop/u_udp/u_udp_rx/cur_state_1;
eth_udp_loop/u_udp/u_udp_rx/cur_state_2;
eth_udp_loop/u_udp/u_udp_rx/cur_state_3;
eth_udp_loop/u_udp/u_udp_rx/cur_state_4;
eth_udp_loop/u_udp/u_udp_rx/cur_state_5;
eth_udp_loop/u_udp/u_udp_rx/cur_state_6;
eth_udp_loop/u_udp/u_udp_rx/error_en;
eth_udp_loop/u_udp/u_udp_rx/skip_en;
eth_udp_loop/u_udp/u_udp_tx/N357_inv;
eth_udp_loop/u_udp/u_udp_tx/N386;
eth_udp_loop/u_udp/u_udp_tx/N497;
eth_udp_loop/u_udp/u_udp_tx/N633;
eth_udp_loop/u_udp/u_udp_tx/N642;
eth_udp_loop/u_udp/u_udp_tx/N643;
eth_udp_loop/u_udp/u_udp_tx/N644;
eth_udp_loop/u_udp/u_udp_tx/N645;
eth_udp_loop/u_udp/u_udp_tx/N646;
eth_udp_loop/u_udp/u_udp_tx/N647;
eth_udp_loop/u_udp/u_udp_tx/N653;
eth_udp_loop/u_udp/u_udp_tx/N656;
eth_udp_loop/u_udp/u_udp_tx/N661;
eth_udp_loop/u_udp/u_udp_tx/N956;
eth_udp_loop/u_udp/u_udp_tx/N958;
eth_udp_loop/u_udp/u_udp_tx/N979;
eth_udp_loop/u_udp/u_udp_tx/N982;
eth_udp_loop/u_udp/u_udp_tx/N990;
eth_udp_loop/u_udp/u_udp_tx/N1001;
eth_udp_loop/u_udp/u_udp_tx/N1056;
eth_udp_loop/u_udp/u_udp_tx/N1142;
eth_udp_loop/u_udp/u_udp_tx/N1157;
eth_udp_loop/u_udp/u_udp_tx/N1174;
eth_udp_loop/u_udp/u_udp_tx/N1788;
eth_udp_loop/u_udp/u_udp_tx/N2679;
eth_udp_loop/u_udp/u_udp_tx/N2681;
eth_udp_loop/u_udp/u_udp_tx/_N1976;
eth_udp_loop/u_udp/u_udp_tx/_N2013;
eth_udp_loop/u_udp/u_udp_tx/_N8682;
eth_udp_loop/u_udp/u_udp_tx/_N8684;
eth_udp_loop/u_udp/u_udp_tx/_N8686;
eth_udp_loop/u_udp/u_udp_tx/_N8688;
eth_udp_loop/u_udp/u_udp_tx/_N8690;
eth_udp_loop/u_udp/u_udp_tx/_N8692;
eth_udp_loop/u_udp/u_udp_tx/_N8694;
eth_udp_loop/u_udp/u_udp_tx/_N8744;
eth_udp_loop/u_udp/u_udp_tx/_N8746;
eth_udp_loop/u_udp/u_udp_tx/_N8748;
eth_udp_loop/u_udp/u_udp_tx/_N8750;
eth_udp_loop/u_udp/u_udp_tx/_N8752;
eth_udp_loop/u_udp/u_udp_tx/_N8754;
eth_udp_loop/u_udp/u_udp_tx/_N8756;
eth_udp_loop/u_udp/u_udp_tx/_N9236;
eth_udp_loop/u_udp/u_udp_tx/_N9238;
eth_udp_loop/u_udp/u_udp_tx/_N9240;
eth_udp_loop/u_udp/u_udp_tx/_N9242;
eth_udp_loop/u_udp/u_udp_tx/_N9244;
eth_udp_loop/u_udp/u_udp_tx/_N9246;
eth_udp_loop/u_udp/u_udp_tx/_N9248;
eth_udp_loop/u_udp/u_udp_tx/_N9686;
eth_udp_loop/u_udp/u_udp_tx/_N9688;
eth_udp_loop/u_udp/u_udp_tx/_N9690;
eth_udp_loop/u_udp/u_udp_tx/_N9692;
eth_udp_loop/u_udp/u_udp_tx/_N9694;
eth_udp_loop/u_udp/u_udp_tx/_N9696;
eth_udp_loop/u_udp/u_udp_tx/_N9698;
eth_udp_loop/u_udp/u_udp_tx/_N9702;
eth_udp_loop/u_udp/u_udp_tx/_N9704;
eth_udp_loop/u_udp/u_udp_tx/_N9706;
eth_udp_loop/u_udp/u_udp_tx/_N9708;
eth_udp_loop/u_udp/u_udp_tx/_N9710;
eth_udp_loop/u_udp/u_udp_tx/_N9712;
eth_udp_loop/u_udp/u_udp_tx/_N9714;
eth_udp_loop/u_udp/u_udp_tx/_N9718;
eth_udp_loop/u_udp/u_udp_tx/_N9720;
eth_udp_loop/u_udp/u_udp_tx/_N9722;
eth_udp_loop/u_udp/u_udp_tx/_N9724;
eth_udp_loop/u_udp/u_udp_tx/_N9726;
eth_udp_loop/u_udp/u_udp_tx/_N9728;
eth_udp_loop/u_udp/u_udp_tx/_N9730;
eth_udp_loop/u_udp/u_udp_tx/_N9735;
eth_udp_loop/u_udp/u_udp_tx/_N9737;
eth_udp_loop/u_udp/u_udp_tx/_N9739;
eth_udp_loop/u_udp/u_udp_tx/_N9741;
eth_udp_loop/u_udp/u_udp_tx/_N9743;
eth_udp_loop/u_udp/u_udp_tx/_N9745;
eth_udp_loop/u_udp/u_udp_tx/_N9747;
eth_udp_loop/u_udp/u_udp_tx/_N9749;
eth_udp_loop/u_udp/u_udp_tx/_N9751;
eth_udp_loop/u_udp/u_udp_tx/_N9756;
eth_udp_loop/u_udp/u_udp_tx/_N9758;
eth_udp_loop/u_udp/u_udp_tx/_N9760;
eth_udp_loop/u_udp/u_udp_tx/_N9762;
eth_udp_loop/u_udp/u_udp_tx/_N9764;
eth_udp_loop/u_udp/u_udp_tx/_N9766;
eth_udp_loop/u_udp/u_udp_tx/_N9768;
eth_udp_loop/u_udp/u_udp_tx/_N9770;
eth_udp_loop/u_udp/u_udp_tx/_N9781;
eth_udp_loop/u_udp/u_udp_tx/_N9783;
eth_udp_loop/u_udp/u_udp_tx/_N9785;
eth_udp_loop/u_udp/u_udp_tx/_N9787;
eth_udp_loop/u_udp/u_udp_tx/_N9789;
eth_udp_loop/u_udp/u_udp_tx/_N9791;
eth_udp_loop/u_udp/u_udp_tx/_N9793;
eth_udp_loop/u_udp/u_udp_tx/_N9795;
eth_udp_loop/u_udp/u_udp_tx/_N9797;
eth_udp_loop/u_udp/u_udp_tx/_N11860;
eth_udp_loop/u_udp/u_udp_tx/_N11861;
eth_udp_loop/u_udp/u_udp_tx/_N11862;
eth_udp_loop/u_udp/u_udp_tx/_N11863;
eth_udp_loop/u_udp/u_udp_tx/_N11864;
eth_udp_loop/u_udp/u_udp_tx/_N11865;
eth_udp_loop/u_udp/u_udp_tx/_N11866;
eth_udp_loop/u_udp/u_udp_tx/_N11948;
eth_udp_loop/u_udp/u_udp_tx/_N11949;
eth_udp_loop/u_udp/u_udp_tx/_N11950;
eth_udp_loop/u_udp/u_udp_tx/_N11951;
eth_udp_loop/u_udp/u_udp_tx/_N11952;
eth_udp_loop/u_udp/u_udp_tx/_N11953;
eth_udp_loop/u_udp/u_udp_tx/_N11954;
eth_udp_loop/u_udp/u_udp_tx/_N11963;
eth_udp_loop/u_udp/u_udp_tx/_N12502;
eth_udp_loop/u_udp/u_udp_tx/_N12517;
eth_udp_loop/u_udp/u_udp_tx/_N12664;
eth_udp_loop/u_udp/u_udp_tx/_N12729;
eth_udp_loop/u_udp/u_udp_tx/_N12749;
eth_udp_loop/u_udp/u_udp_tx/_N14088;
eth_udp_loop/u_udp/u_udp_tx/_N14089;
eth_udp_loop/u_udp/u_udp_tx/_N14090;
eth_udp_loop/u_udp/u_udp_tx/_N14091;
eth_udp_loop/u_udp/u_udp_tx/_N14092;
eth_udp_loop/u_udp/u_udp_tx/_N14093;
eth_udp_loop/u_udp/u_udp_tx/_N14094;
eth_udp_loop/u_udp/u_udp_tx/_N14095;
eth_udp_loop/u_udp/u_udp_tx/_N14857;
eth_udp_loop/u_udp/u_udp_tx/_N17452;
eth_udp_loop/u_udp/u_udp_tx/_N19425;
eth_udp_loop/u_udp/u_udp_tx/_N19914;
eth_udp_loop/u_udp/u_udp_tx/_N19919;
eth_udp_loop/u_udp/u_udp_tx/_N20200;
eth_udp_loop/u_udp/u_udp_tx/_N20229;
eth_udp_loop/u_udp/u_udp_tx/_N20232;
eth_udp_loop/u_udp/u_udp_tx/_N20333;
eth_udp_loop/u_udp/u_udp_tx/_N20340;
eth_udp_loop/u_udp/u_udp_tx/_N20508;
eth_udp_loop/u_udp/u_udp_tx/_N20527;
eth_udp_loop/u_udp/u_udp_tx/_N20548;
eth_udp_loop/u_udp/u_udp_tx/_N20612;
eth_udp_loop/u_udp/u_udp_tx/_N24910;
eth_udp_loop/u_udp/u_udp_tx/_N24916;
eth_udp_loop/u_udp/u_udp_tx/_N24928;
eth_udp_loop/u_udp/u_udp_tx/_N24962;
eth_udp_loop/u_udp/u_udp_tx/_N24968;
eth_udp_loop/u_udp/u_udp_tx/_N24977;
eth_udp_loop/u_udp/u_udp_tx/_N25096;
eth_udp_loop/u_udp/u_udp_tx/_N25114;
eth_udp_loop/u_udp/u_udp_tx/_N25137;
eth_udp_loop/u_udp/u_udp_tx/_N25300;
eth_udp_loop/u_udp/u_udp_tx/_N25301;
eth_udp_loop/u_udp/u_udp_tx/cur_state_0;
eth_udp_loop/u_udp/u_udp_tx/cur_state_1;
eth_udp_loop/u_udp/u_udp_tx/cur_state_2;
eth_udp_loop/u_udp/u_udp_tx/cur_state_3;
eth_udp_loop/u_udp/u_udp_tx/cur_state_4;
eth_udp_loop/u_udp/u_udp_tx/cur_state_5;
eth_udp_loop/u_udp/u_udp_tx/cur_state_6;
eth_udp_loop/u_udp/u_udp_tx/skip_en;
eth_udp_loop/u_udp/u_udp_tx/start_en_d0;
eth_udp_loop/u_udp/u_udp_tx/start_en_d1;
eth_udp_loop/u_udp/u_udp_tx/trig_tx_en;
eth_udp_loop/u_udp/u_udp_tx/tx_done_t;
eth_udp_loop/udp_gmii_tx_en;
eth_udp_loop/udp_tx_done;
eth_wr_full;
eth_wr_full1;
fft_data_valid;
fft_data_valid_1;
fft_fifo_full;
fft_fifo_full_1;
fft_fifo_rden;
fft_fifo_rden_1;
free_clk;
free_clk_g;
free_clk_ibuf/ntD;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8386;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8388;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8390;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8392;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8468;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8470;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8472;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8474;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25402;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25403;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25409;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25410;
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rempty;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8396;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8398;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8400;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8402;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8406;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8408;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8410;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8412;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25418;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25419;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25420;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25421;
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rempty;
g_in_ibuf[2]/ntD;
g_in_ibuf[3]/ntD;
g_in_ibuf[4]/ntD;
g_in_ibuf[5]/ntD;
g_in_ibuf[6]/ntD;
g_in_ibuf[7]/ntD;
g_out_obuf[0]/ntO;
g_out_obuf[1]/ntO;
g_out_obuf[2]/ntO;
g_out_obuf[3]/ntO;
g_out_obuf[4]/ntO;
g_out_obuf[5]/ntO;
g_out_obuf[6]/ntO;
g_out_obuf[7]/ntO;
gmii_tx_clk;
hdmi_tx_inst/N5;
hdmi_tx_inst/N33;
hdmi_tx_inst/N107;
hdmi_tx_inst/N118;
hdmi_tx_inst/_N9295;
hdmi_tx_inst/_N9297;
hdmi_tx_inst/_N9299;
hdmi_tx_inst/_N9301;
hdmi_tx_inst/_N9303;
hdmi_tx_inst/_N9305;
hdmi_tx_inst/_N9307;
hdmi_tx_inst/_N24086;
hdmi_tx_inst/_N24090;
hdmi_tx_inst/_N24094;
hdmi_tx_inst/buffer_rd_en;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9869;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9871;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9873;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9875;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9877;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9879;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9883;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9885;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9887;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9889;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9891;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N25411;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N25412;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rempty;
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wfull;
hdmi_tx_inst/state_0;
hdmi_tx_inst/state_1;
hdmi_tx_inst/state_2;
hdmi_tx_inst/state_3;
hdmi_tx_inst/state_4;
hdmi_tx_inst/state_5;
hdmi_tx_inst/state_6;
hdmi_tx_inst/video_frame_sync;
hdmi_tx_inst/vs_pclk_d0;
hdmi_tx_inst/vs_pclk_d1;
hdmi_tx_inst/vs_pclk_d2;
hdmi_tx_inst/vs_tx_clk_d0;
hdmi_tx_inst/vs_tx_clk_d1;
hdmi_tx_inst/vs_tx_clk_d2;
hs;
hs_out;
hs_out_obuf/ntO;
hsst_ad_inst/N27;
hsst_ad_inst/_N9331;
hsst_ad_inst/_N9333;
hsst_ad_inst/_N9335;
hsst_ad_inst/_N24367;
hsst_ad_inst/fifo_rd_en;
hsst_ad_inst/fifo_rd_en_d1;
hsst_ad_inst/fifo_wr_en;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/_N9908;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/_N9910;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/_N9912;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/_N9914;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/_N9918;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/_N9920;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/_N9922;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/_N9924;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/_N25395;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/_N25396;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/_N25397;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/_N25417;
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rempty;
hsst_ad_inst/wr_full;
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N9823;
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N9825;
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N9827;
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N9829;
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N9833;
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N9835;
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N9837;
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rempty;
hsst_test_dut_top_inst/U_INST/P_LANE_PD_3;
hsst_test_dut_top_inst/U_INST/P_LANE_RST_3;
hsst_test_dut_top_inst/U_INST/P_LANE_SYNC_0;
hsst_test_dut_top_inst/U_INST/P_LANE_SYNC_EN_0;
hsst_test_dut_top_inst/U_INST/P_PCS_RX_RST_2;
hsst_test_dut_top_inst/U_INST/P_PCS_RX_RST_3;
hsst_test_dut_top_inst/U_INST/P_PCS_TX_RST_3;
hsst_test_dut_top_inst/U_INST/P_PLLPOWERDOWN_0;
hsst_test_dut_top_inst/U_INST/P_PLL_RST_0;
hsst_test_dut_top_inst/U_INST/P_RATE_CHANGE_TCLK_ON_0;
hsst_test_dut_top_inst/U_INST/P_RX_LANE_PD_2;
hsst_test_dut_top_inst/U_INST/P_RX_LANE_PD_3;
hsst_test_dut_top_inst/U_INST/P_RX_PMA_RST_2;
hsst_test_dut_top_inst/U_INST/P_RX_PMA_RST_3;
hsst_test_dut_top_inst/U_INST/P_TX_LANE_PD_3;
hsst_test_dut_top_inst/U_INST/P_TX_PMA_RST_3;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/_N10096;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/_N10098;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/_N10100;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/_N10102;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/_N10104;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/_N20794;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/_N24349;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/_N24350;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/_N24357;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/_N24358;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N40;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/_N9896;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/_N9898;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/_N9900;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/_N9902;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/_N9904;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/_N24298;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/_N24299;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/_N24300;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_neg;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_async_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N3_inv;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N12_inv;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N34;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/_N10214;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/_N10216;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/_N10218;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/_N10220;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/_N10285;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/_N10287;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/_N10289;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/_N10291;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_lock_0;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N9928;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N9930;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N9932;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N9934;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N9936;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N9938;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N20828;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N24282;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N24290;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N24309;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_0;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_1;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_2;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_ready_0;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/wtchdg_rstn_0;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N229;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N81;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N82;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N83;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N86;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N90;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N2382;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N9990;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N9992;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N9994;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N9996;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N9998;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10003;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10005;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10011;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10013;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10015;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10017;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10019;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10021;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10025;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10027;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10029;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10031;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10372;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10374;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10376;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10378;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10380;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10382;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10819_inv;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10825_inv;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N19524;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N19534;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N20391;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N23147_2;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24196;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24232;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24234;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24236;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24245;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24248;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24251;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24257;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24258;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24261;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24271;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24272;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24273;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24275;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24276;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24328;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N24329;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_1;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_2;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_3;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_4;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_5;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_6;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_7;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_8;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N229;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N530;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N81;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N82;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N83;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N86;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N90;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N2420;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10049;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10051;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10053;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10055;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10057;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10062;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10064;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10070;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10072;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10074;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10076;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10078;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10080;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10084;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10086;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10088;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10090;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10387;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10389;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10391;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10393;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10395;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10397;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10828_inv;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N10834_inv;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N19501;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N19512;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N20339;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N21718;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N23148_2;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N24108;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N24144;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N24145;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N24148;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N24156;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N24161;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N24163;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N24172;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N24176;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N24185;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N24191;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N24321;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_1;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_2;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_3;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_4;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_5;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_6;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_7;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_8;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N40;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N9966;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N9968;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N9970;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N9972;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N9974;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N24207;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N24208;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N24209;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_neg;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N40;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N9942;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N9944;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N9946;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N9948;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N9950;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N22606;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N24218;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N24219;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N24220;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_async_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].word_align_sync/sig_async_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N40;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/_N9954;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/_N9956;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/_N9958;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/_N9960;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/_N9962;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/_N24119;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/_N24120;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/_N24121;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_neg;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_sync/sig_async_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N40;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/_N9978;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/_N9980;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/_N9982;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/_N9984;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/_N9986;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/_N22604;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/_N24130;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/_N24131;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/_N24132;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_b_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_b_neg;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_sync/sig_async_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/_N20392;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/_N24186;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/_N24187;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N349;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N452;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N465;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N468;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N25;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N26;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N33;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N10127;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N10129;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N10131;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N10133;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N10135;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N10141;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N10143;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N10149;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N10151;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N20744;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N20746;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N23854;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N23857;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N23868;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N23869;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N23870;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N23873;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N23881;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N24339;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_1;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_2;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_3;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_4;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_0_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_0_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/rate_change_tclk_on_0_ff;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/_N20412;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/_N20636;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/_N24109;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/_N25400;
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/o_pll_done_0;
hsst_test_dut_top_inst/U_INST/o_p_lx_cdr_align_2;
hsst_test_dut_top_inst/U_INST/o_p_lx_cdr_align_3;
hsst_test_dut_top_inst/U_INST/o_p_pcs_lsm_synced_2;
hsst_test_dut_top_inst/U_INST/o_p_pcs_lsm_synced_3;
hsst_test_dut_top_inst/U_INST/o_p_pll_lock_0;
hsst_test_dut_top_inst/U_INST/o_p_rx_sigdet_sta_2;
hsst_test_dut_top_inst/U_INST/o_p_rx_sigdet_sta_3;
hsst_test_dut_top_inst/chk_rst;
i_p_l2rxn;
i_p_l2rxp;
i_p_l3rxn;
i_p_l3rxp;
i_p_refckn_0;
i_p_refckp_0;
iic_scl;
iic_scl_obuf/ntO;
iic_tx_scl;
iic_tx_scl_obuf/ntO;
key1_pulse;
key_filter_inst1/N35;
key_filter_inst1/_N10165;
key_filter_inst1/_N10167;
key_filter_inst1/_N10169;
key_filter_inst1/_N10171;
key_filter_inst1/_N10173;
key_filter_inst1/_N10175;
key_filter_inst1/_N10177;
key_filter_inst1/_N10179;
key_filter_inst1/_N10181;
key_filter_inst1/_N23634;
key_filter_inst1/_N23641;
key_filter_inst1/_N23645;
key_filter_inst1/_N23649;
key_filter_inst1/_N23652;
key_filter_inst2/_N10185;
key_filter_inst2/_N10187;
key_filter_inst2/_N10189;
key_filter_inst2/_N10191;
key_filter_inst2/_N10193;
key_filter_inst2/_N10195;
key_filter_inst2/_N10197;
key_filter_inst2/_N10199;
key_filter_inst2/_N10201;
key_filter_inst2/_N23614;
key_filter_inst2/_N23621;
key_filter_inst2/_N23625;
key_filter_inst2/_N23629;
key_filter_inst2/_N23631;
key_filter_inst2/_N23632;
key_flag;
key_flag_2;
key_in;
key_in_2;
key_in_2_ibuf/ntD;
key_in_ibuf/ntD;
key_udp_send;
key_udp_send_d0;
key_udp_send_d1;
key_udp_send_ibuf/ntD;
ms72xx_ctl_inst.iic_sda_tri/ntI;
ms72xx_ctl_inst.iic_sda_tri/ntO;
ms72xx_ctl_inst.iic_sda_tri/ntT;
ms72xx_ctl_inst.iic_tx_sda_tri/ntI;
ms72xx_ctl_inst.iic_tx_sda_tri/ntO;
ms72xx_ctl_inst.iic_tx_sda_tri/ntT;
ms72xx_ctl_inst/busy_rx;
ms72xx_ctl_inst/busy_tx;
ms72xx_ctl_inst/byte_over_rx;
ms72xx_ctl_inst/byte_over_tx;
ms72xx_ctl_inst/iic_dri_rx/N72;
ms72xx_ctl_inst/iic_dri_rx/N80;
ms72xx_ctl_inst/iic_dri_rx/N165;
ms72xx_ctl_inst/iic_dri_rx/N434;
ms72xx_ctl_inst/iic_dri_rx/N460;
ms72xx_ctl_inst/iic_dri_rx/N493;
ms72xx_ctl_inst/iic_dri_rx/N499;
ms72xx_ctl_inst/iic_dri_rx/N504;
ms72xx_ctl_inst/iic_dri_rx/_N4;
ms72xx_ctl_inst/iic_dri_rx/_N10839;
ms72xx_ctl_inst/iic_dri_rx/_N10840;
ms72xx_ctl_inst/iic_dri_rx/_N10841;
ms72xx_ctl_inst/iic_dri_rx/_N13018;
ms72xx_ctl_inst/iic_dri_rx/_N13021;
ms72xx_ctl_inst/iic_dri_rx/_N15162;
ms72xx_ctl_inst/iic_dri_rx/_N15164;
ms72xx_ctl_inst/iic_dri_rx/_N15789;
ms72xx_ctl_inst/iic_dri_rx/_N15795;
ms72xx_ctl_inst/iic_dri_rx/_N15800;
ms72xx_ctl_inst/iic_dri_rx/_N15806;
ms72xx_ctl_inst/iic_dri_rx/_N15811;
ms72xx_ctl_inst/iic_dri_rx/_N19580;
ms72xx_ctl_inst/iic_dri_rx/_N19584;
ms72xx_ctl_inst/iic_dri_rx/_N20405;
ms72xx_ctl_inst/iic_dri_rx/_N20407;
ms72xx_ctl_inst/iic_dri_rx/_N20644;
ms72xx_ctl_inst/iic_dri_rx/_N23149_3;
ms72xx_ctl_inst/iic_dri_rx/_N23161;
ms72xx_ctl_inst/iic_dri_rx/_N23239;
ms72xx_ctl_inst/iic_dri_rx/_N23328;
ms72xx_ctl_inst/iic_dri_rx/_N23358;
ms72xx_ctl_inst/iic_dri_rx/dsu;
ms72xx_ctl_inst/iic_dri_rx/full_cycle;
ms72xx_ctl_inst/iic_dri_rx/half_cycle;
ms72xx_ctl_inst/iic_dri_rx/pluse_1d;
ms72xx_ctl_inst/iic_dri_rx/pluse_2d;
ms72xx_ctl_inst/iic_dri_rx/pluse_3d;
ms72xx_ctl_inst/iic_dri_rx/start;
ms72xx_ctl_inst/iic_dri_rx/start_en;
ms72xx_ctl_inst/iic_dri_rx/start_h;
ms72xx_ctl_inst/iic_dri_rx/state_0;
ms72xx_ctl_inst/iic_dri_rx/state_1;
ms72xx_ctl_inst/iic_dri_rx/state_2;
ms72xx_ctl_inst/iic_dri_rx/state_3;
ms72xx_ctl_inst/iic_dri_rx/state_4;
ms72xx_ctl_inst/iic_dri_rx/state_5;
ms72xx_ctl_inst/iic_dri_rx/state_6;
ms72xx_ctl_inst/iic_dri_rx/trans_en;
ms72xx_ctl_inst/iic_dri_rx/twr_en;
ms72xx_ctl_inst/iic_dri_rx/w_r_1d;
ms72xx_ctl_inst/iic_dri_rx/w_r_2d;
ms72xx_ctl_inst/iic_dri_tx/N72;
ms72xx_ctl_inst/iic_dri_tx/N80;
ms72xx_ctl_inst/iic_dri_tx/N165;
ms72xx_ctl_inst/iic_dri_tx/N434;
ms72xx_ctl_inst/iic_dri_tx/N460;
ms72xx_ctl_inst/iic_dri_tx/N493;
ms72xx_ctl_inst/iic_dri_tx/N499;
ms72xx_ctl_inst/iic_dri_tx/N504;
ms72xx_ctl_inst/iic_dri_tx/_N4;
ms72xx_ctl_inst/iic_dri_tx/_N9;
ms72xx_ctl_inst/iic_dri_tx/_N10848;
ms72xx_ctl_inst/iic_dri_tx/_N10849;
ms72xx_ctl_inst/iic_dri_tx/_N10850;
ms72xx_ctl_inst/iic_dri_tx/_N13025;
ms72xx_ctl_inst/iic_dri_tx/_N13028;
ms72xx_ctl_inst/iic_dri_tx/_N15167;
ms72xx_ctl_inst/iic_dri_tx/_N15169;
ms72xx_ctl_inst/iic_dri_tx/_N15834;
ms72xx_ctl_inst/iic_dri_tx/_N15838;
ms72xx_ctl_inst/iic_dri_tx/_N15843;
ms72xx_ctl_inst/iic_dri_tx/_N19629;
ms72xx_ctl_inst/iic_dri_tx/_N19633;
ms72xx_ctl_inst/iic_dri_tx/_N19662;
ms72xx_ctl_inst/iic_dri_tx/_N20400;
ms72xx_ctl_inst/iic_dri_tx/_N20420;
ms72xx_ctl_inst/iic_dri_tx/_N20647;
ms72xx_ctl_inst/iic_dri_tx/_N23163;
ms72xx_ctl_inst/iic_dri_tx/_N23167;
ms72xx_ctl_inst/iic_dri_tx/_N23448;
ms72xx_ctl_inst/iic_dri_tx/_N23464;
ms72xx_ctl_inst/iic_dri_tx/dsu;
ms72xx_ctl_inst/iic_dri_tx/full_cycle;
ms72xx_ctl_inst/iic_dri_tx/half_cycle;
ms72xx_ctl_inst/iic_dri_tx/pluse_1d;
ms72xx_ctl_inst/iic_dri_tx/pluse_2d;
ms72xx_ctl_inst/iic_dri_tx/pluse_3d;
ms72xx_ctl_inst/iic_dri_tx/start;
ms72xx_ctl_inst/iic_dri_tx/start_en;
ms72xx_ctl_inst/iic_dri_tx/start_h;
ms72xx_ctl_inst/iic_dri_tx/state_0;
ms72xx_ctl_inst/iic_dri_tx/state_1;
ms72xx_ctl_inst/iic_dri_tx/state_2;
ms72xx_ctl_inst/iic_dri_tx/state_3;
ms72xx_ctl_inst/iic_dri_tx/state_4;
ms72xx_ctl_inst/iic_dri_tx/state_5;
ms72xx_ctl_inst/iic_dri_tx/state_6;
ms72xx_ctl_inst/iic_dri_tx/trans_en;
ms72xx_ctl_inst/iic_dri_tx/twr_en;
ms72xx_ctl_inst/iic_dri_tx/w_r_1d;
ms72xx_ctl_inst/iic_dri_tx/w_r_2d;
ms72xx_ctl_inst/iic_trig_rx;
ms72xx_ctl_inst/iic_trig_tx;
ms72xx_ctl_inst/ms7200_ctl/N8;
ms72xx_ctl_inst/ms7200_ctl/N261;
ms72xx_ctl_inst/ms7200_ctl/N1366;
ms72xx_ctl_inst/ms7200_ctl/N1386;
ms72xx_ctl_inst/ms7200_ctl/N1388;
ms72xx_ctl_inst/ms7200_ctl/N1415;
ms72xx_ctl_inst/ms7200_ctl/N1797;
ms72xx_ctl_inst/ms7200_ctl/N1834;
ms72xx_ctl_inst/ms7200_ctl/N1845;
ms72xx_ctl_inst/ms7200_ctl/N1872;
ms72xx_ctl_inst/ms7200_ctl/N1879;
ms72xx_ctl_inst/ms7200_ctl/N1895;
ms72xx_ctl_inst/ms7200_ctl/N1918;
ms72xx_ctl_inst/ms7200_ctl/N1953;
ms72xx_ctl_inst/ms7200_ctl/N1955;
ms72xx_ctl_inst/ms7200_ctl/N2031_inv;
ms72xx_ctl_inst/ms7200_ctl/N2070;
ms72xx_ctl_inst/ms7200_ctl/N2076;
ms72xx_ctl_inst/ms7200_ctl/N2083;
ms72xx_ctl_inst/ms7200_ctl/N2085;
ms72xx_ctl_inst/ms7200_ctl/_N10205;
ms72xx_ctl_inst/ms7200_ctl/_N10207;
ms72xx_ctl_inst/ms7200_ctl/_N10209;
ms72xx_ctl_inst/ms7200_ctl/_N10401;
ms72xx_ctl_inst/ms7200_ctl/_N10403;
ms72xx_ctl_inst/ms7200_ctl/_N10405;
ms72xx_ctl_inst/ms7200_ctl/_N10407;
ms72xx_ctl_inst/ms7200_ctl/_N17953;
ms72xx_ctl_inst/ms7200_ctl/_N19820;
ms72xx_ctl_inst/ms7200_ctl/_N20201;
ms72xx_ctl_inst/ms7200_ctl/_N20206;
ms72xx_ctl_inst/ms7200_ctl/_N20236;
ms72xx_ctl_inst/ms7200_ctl/_N20341;
ms72xx_ctl_inst/ms7200_ctl/_N20437;
ms72xx_ctl_inst/ms7200_ctl/_N22252;
ms72xx_ctl_inst/ms7200_ctl/_N22350;
ms72xx_ctl_inst/ms7200_ctl/_N23242;
ms72xx_ctl_inst/ms7200_ctl/_N23251;
ms72xx_ctl_inst/ms7200_ctl/_N23258;
ms72xx_ctl_inst/ms7200_ctl/_N23260;
ms72xx_ctl_inst/ms7200_ctl/_N23276;
ms72xx_ctl_inst/ms7200_ctl/_N23278;
ms72xx_ctl_inst/ms7200_ctl/_N23290;
ms72xx_ctl_inst/ms7200_ctl/_N23295;
ms72xx_ctl_inst/ms7200_ctl/_N23301;
ms72xx_ctl_inst/ms7200_ctl/_N23314;
ms72xx_ctl_inst/ms7200_ctl/_N23325;
ms72xx_ctl_inst/ms7200_ctl/_N23348;
ms72xx_ctl_inst/ms7200_ctl/busy_1d;
ms72xx_ctl_inst/ms7200_ctl/busy_falling;
ms72xx_ctl_inst/ms7200_ctl/freq_ensure;
ms72xx_ctl_inst/ms7200_ctl/state_0;
ms72xx_ctl_inst/ms7200_ctl/state_1;
ms72xx_ctl_inst/ms7200_ctl/state_2;
ms72xx_ctl_inst/ms7200_ctl/state_3;
ms72xx_ctl_inst/ms7200_ctl/state_4;
ms72xx_ctl_inst/ms7210_ctl/N382;
ms72xx_ctl_inst/ms7210_ctl/N390;
ms72xx_ctl_inst/ms7210_ctl/N405;
ms72xx_ctl_inst/ms7210_ctl/N527;
ms72xx_ctl_inst/ms7210_ctl/N537;
ms72xx_ctl_inst/ms7210_ctl/N539;
ms72xx_ctl_inst/ms7210_ctl/N556;
ms72xx_ctl_inst/ms7210_ctl/N580;
ms72xx_ctl_inst/ms7210_ctl/N586;
ms72xx_ctl_inst/ms7210_ctl/N589;
ms72xx_ctl_inst/ms7210_ctl/N591;
ms72xx_ctl_inst/ms7210_ctl/_N10411;
ms72xx_ctl_inst/ms7210_ctl/_N10413;
ms72xx_ctl_inst/ms7210_ctl/_N10415;
ms72xx_ctl_inst/ms7210_ctl/_N10417;
ms72xx_ctl_inst/ms7210_ctl/_N10419;
ms72xx_ctl_inst/ms7210_ctl/_N10421;
ms72xx_ctl_inst/ms7210_ctl/_N10423;
ms72xx_ctl_inst/ms7210_ctl/_N10425;
ms72xx_ctl_inst/ms7210_ctl/_N10427;
ms72xx_ctl_inst/ms7210_ctl/_N10429;
ms72xx_ctl_inst/ms7210_ctl/_N10432;
ms72xx_ctl_inst/ms7210_ctl/_N10434;
ms72xx_ctl_inst/ms7210_ctl/_N18943;
ms72xx_ctl_inst/ms7210_ctl/_N19261;
ms72xx_ctl_inst/ms7210_ctl/_N20175;
ms72xx_ctl_inst/ms7210_ctl/_N20450;
ms72xx_ctl_inst/ms7210_ctl/_N23377;
ms72xx_ctl_inst/ms7210_ctl/_N23379;
ms72xx_ctl_inst/ms7210_ctl/_N23385;
ms72xx_ctl_inst/ms7210_ctl/_N23394;
ms72xx_ctl_inst/ms7210_ctl/_N23399;
ms72xx_ctl_inst/ms7210_ctl/_N23403;
ms72xx_ctl_inst/ms7210_ctl/_N23407;
ms72xx_ctl_inst/ms7210_ctl/_N23408;
ms72xx_ctl_inst/ms7210_ctl/_N23416;
ms72xx_ctl_inst/ms7210_ctl/busy_1d;
ms72xx_ctl_inst/ms7210_ctl/busy_falling;
ms72xx_ctl_inst/ms7210_ctl/state_1;
ms72xx_ctl_inst/ms7210_ctl/state_2;
ms72xx_ctl_inst/ms7210_ctl/state_3;
ms72xx_ctl_inst/ms7210_ctl/state_4;
ms72xx_ctl_inst/ms7210_ctl/state_5;
ms72xx_ctl_inst/rstn;
ms72xx_ctl_inst/rstn_temp1;
ms72xx_ctl_inst/rstn_temp2;
ms72xx_ctl_inst/sda_out;
ms72xx_ctl_inst/sda_tx_out;
ms72xx_ctl_inst/w_r_rx;
ms72xx_ctl_inst/w_r_tx;
nt_ad_clk;
nt_de_in;
nt_de_out;
nt_free_clk;
nt_hard_wire_0;
nt_hard_wire_1;
nt_hard_wire_2;
nt_hard_wire_3;
nt_hard_wire_4;
nt_hard_wire_5;
nt_hard_wire_6;
nt_hard_wire_7;
nt_hard_wire_8;
nt_hard_wire_9;
nt_hard_wire_10;
nt_hard_wire_11;
nt_hard_wire_12;
nt_hard_wire_13;
nt_hard_wire_14;
nt_hard_wire_15;
nt_hard_wire_16;
nt_hard_wire_17;
nt_hard_wire_18;
nt_hard_wire_19;
nt_hard_wire_20;
nt_hard_wire_21;
nt_hard_wire_22;
nt_hard_wire_23;
nt_hard_wire_24;
nt_hard_wire_25;
nt_hard_wire_26;
nt_hard_wire_27;
nt_hard_wire_28;
nt_hard_wire_29;
nt_hard_wire_30;
nt_hard_wire_31;
nt_hard_wire_32;
nt_hard_wire_33;
nt_hard_wire_34;
nt_hard_wire_35;
nt_hard_wire_36;
nt_hard_wire_37;
nt_hard_wire_38;
nt_hard_wire_39;
nt_hard_wire_40;
nt_hard_wire_41;
nt_hard_wire_42;
nt_hard_wire_43;
nt_hard_wire_44;
nt_hard_wire_45;
nt_hard_wire_46;
nt_hard_wire_47;
nt_hard_wire_48;
nt_hard_wire_49;
nt_hard_wire_50;
nt_hard_wire_51;
nt_hard_wire_52;
nt_hard_wire_53;
nt_hard_wire_54;
nt_hard_wire_55;
nt_hard_wire_56;
nt_hard_wire_57;
nt_hard_wire_58;
nt_hard_wire_59;
nt_hard_wire_60;
nt_hard_wire_61;
nt_hard_wire_62;
nt_hard_wire_63;
nt_hard_wire_64;
nt_hard_wire_65;
nt_hard_wire_66;
nt_hard_wire_67;
nt_hard_wire_68;
nt_hard_wire_69;
nt_hard_wire_70;
nt_hard_wire_71;
nt_hs_out;
nt_iic_scl;
nt_iic_sda;
nt_iic_tx_scl;
nt_iic_tx_sda;
nt_key_in;
nt_key_in_2;
nt_key_udp_send;
nt_pix_clk;
nt_rst_n;
nt_vs_in;
nt_vs_out;
ntclkbufg_0;
ntclkbufg_1;
ntclkbufg_2;
ntclkbufg_3;
ntclkbufg_4;
ntclkbufg_5;
ntclkbufg_6;
ntclkbufg_7;
ntclkbufg_8;
o_p_l2txn;
o_p_l2txp;
o_p_l3txn;
o_p_l3txp;
pattern_vg_inst/N130;
pattern_vg_inst/N166;
pattern_vg_inst/N367;
pattern_vg_inst/N427;
pattern_vg_inst/N439;
pattern_vg_inst/N447;
pattern_vg_inst/N525;
pattern_vg_inst/N533;
pattern_vg_inst/N611;
pattern_vg_inst/N691;
pattern_vg_inst/N712;
pattern_vg_inst/N806;
pattern_vg_inst/N1371;
pattern_vg_inst/N1379;
pattern_vg_inst/N2474;
pattern_vg_inst/N2487;
pattern_vg_inst/N2514;
pattern_vg_inst/N2517;
pattern_vg_inst/N2518;
pattern_vg_inst/N2519;
pattern_vg_inst/N2520;
pattern_vg_inst/N2521;
pattern_vg_inst/N2522;
pattern_vg_inst/N2525;
pattern_vg_inst/N2526;
pattern_vg_inst/N2527;
pattern_vg_inst/N2529;
pattern_vg_inst/N3281;
pattern_vg_inst/N3286;
pattern_vg_inst/N3290;
pattern_vg_inst/N3401;
pattern_vg_inst/N3521;
pattern_vg_inst/N5447;
pattern_vg_inst/N5608;
pattern_vg_inst/N5754;
pattern_vg_inst/N5869;
pattern_vg_inst/N5873;
pattern_vg_inst/N5880;
pattern_vg_inst/N5884;
pattern_vg_inst/N5897;
pattern_vg_inst/N5920;
pattern_vg_inst/N5935;
pattern_vg_inst/N5941;
pattern_vg_inst/_N2721;
pattern_vg_inst/_N2729;
pattern_vg_inst/_N2757;
pattern_vg_inst/_N2840;
pattern_vg_inst/_N2866;
pattern_vg_inst/_N2874;
pattern_vg_inst/_N2978;
pattern_vg_inst/_N3028;
pattern_vg_inst/_N3048;
pattern_vg_inst/_N3056;
pattern_vg_inst/_N3096;
pattern_vg_inst/_N3188;
pattern_vg_inst/_N3214;
pattern_vg_inst/_N3290;
pattern_vg_inst/_N3316;
pattern_vg_inst/_N3326;
pattern_vg_inst/_N3364;
pattern_vg_inst/_N3372;
pattern_vg_inst/_N13060;
pattern_vg_inst/_N13069;
pattern_vg_inst/_N13075;
pattern_vg_inst/_N13076;
pattern_vg_inst/_N13078;
pattern_vg_inst/_N13107;
pattern_vg_inst/_N13116;
pattern_vg_inst/_N13117;
pattern_vg_inst/_N13146;
pattern_vg_inst/_N13147;
pattern_vg_inst/_N13174;
pattern_vg_inst/_N13175;
pattern_vg_inst/_N13198;
pattern_vg_inst/_N13199;
pattern_vg_inst/_N13202;
pattern_vg_inst/_N13203;
pattern_vg_inst/_N13220;
pattern_vg_inst/_N13221;
pattern_vg_inst/_N13250;
pattern_vg_inst/_N13266;
pattern_vg_inst/_N13269;
pattern_vg_inst/_N13270;
pattern_vg_inst/_N13340;
pattern_vg_inst/_N13341;
pattern_vg_inst/_N13342;
pattern_vg_inst/_N13343;
pattern_vg_inst/_N13344;
pattern_vg_inst/_N13345;
pattern_vg_inst/_N13358;
pattern_vg_inst/_N13359;
pattern_vg_inst/_N13360;
pattern_vg_inst/_N13361;
pattern_vg_inst/_N13362;
pattern_vg_inst/_N13363;
pattern_vg_inst/_N13382;
pattern_vg_inst/_N13383;
pattern_vg_inst/_N13384;
pattern_vg_inst/_N13385;
pattern_vg_inst/_N13386;
pattern_vg_inst/_N13387;
pattern_vg_inst/_N13400;
pattern_vg_inst/_N13401;
pattern_vg_inst/_N13402;
pattern_vg_inst/_N13403;
pattern_vg_inst/_N13404;
pattern_vg_inst/_N13405;
pattern_vg_inst/_N13424;
pattern_vg_inst/_N13425;
pattern_vg_inst/_N13426;
pattern_vg_inst/_N13427;
pattern_vg_inst/_N13428;
pattern_vg_inst/_N13429;
pattern_vg_inst/_N19237;
pattern_vg_inst/_N19277;
pattern_vg_inst/_N19496;
pattern_vg_inst/_N19747;
pattern_vg_inst/_N19757;
pattern_vg_inst/_N19825;
pattern_vg_inst/_N19887;
pattern_vg_inst/_N20192;
pattern_vg_inst/_N20241;
pattern_vg_inst/_N20259;
pattern_vg_inst/_N20267;
pattern_vg_inst/_N20316;
pattern_vg_inst/_N20362;
pattern_vg_inst/_N20453;
pattern_vg_inst/_N20457;
pattern_vg_inst/_N20458;
pattern_vg_inst/_N20473;
pattern_vg_inst/_N20495;
pattern_vg_inst/_N20496;
pattern_vg_inst/_N20511;
pattern_vg_inst/_N20519;
pattern_vg_inst/_N20753;
pattern_vg_inst/_N20754;
pattern_vg_inst/_N20755;
pattern_vg_inst/_N20756;
pattern_vg_inst/_N20799;
pattern_vg_inst/_N20800;
pattern_vg_inst/_N22615_3;
pattern_vg_inst/_N22615_8;
pattern_vg_inst/_N22615_9;
pattern_vg_inst/_N22615_12;
pattern_vg_inst/_N22625_2;
pattern_vg_inst/_N22625_4;
pattern_vg_inst/_N22625_5;
pattern_vg_inst/_N22636_2;
pattern_vg_inst/_N22636_4;
pattern_vg_inst/_N22636_5;
pattern_vg_inst/_N22637_2;
pattern_vg_inst/_N22637_4;
pattern_vg_inst/_N22637_5;
pattern_vg_inst/_N22739_4;
pattern_vg_inst/_N22746_2;
pattern_vg_inst/_N22746_4;
pattern_vg_inst/_N22747_2;
pattern_vg_inst/_N22747_4;
pattern_vg_inst/_N22754_4;
pattern_vg_inst/_N22783_3;
pattern_vg_inst/_N22825_6;
pattern_vg_inst/_N22826_4;
pattern_vg_inst/_N22827_4;
pattern_vg_inst/_N22865_5;
pattern_vg_inst/_N23050_2;
pattern_vg_inst/_N23050_4;
pattern_vg_inst/_N23087_2;
pattern_vg_inst/_N23088_2;
pattern_vg_inst/_N23091_2;
pattern_vg_inst/_N23094_2;
pattern_vg_inst/_N23097_2;
pattern_vg_inst/_N23098_2;
pattern_vg_inst/_N23103_2;
pattern_vg_inst/_N23104_2;
pattern_vg_inst/_N23107_2;
pattern_vg_inst/_N23108_2;
pattern_vg_inst/_N23115_2;
pattern_vg_inst/_N23121_2;
pattern_vg_inst/_N23125_2;
pattern_vg_inst/_N23136_2;
pattern_vg_inst/_N23137_3;
pattern_vg_inst/_N23139_1;
pattern_vg_inst/_N23139_3;
pattern_vg_inst/_N23501;
pattern_vg_inst/_N23510;
pattern_vg_inst/_N23511;
pattern_vg_inst/_N23523;
pattern_vg_inst/_N23529;
pattern_vg_inst/_N23530;
pattern_vg_inst/_N23531;
pattern_vg_inst/_N23537;
pattern_vg_inst/_N23548;
pattern_vg_inst/_N23551;
pattern_vg_inst/_N23552;
pattern_vg_inst/_N23564;
pattern_vg_inst/_N23567;
pattern_vg_inst/_N23568;
pattern_vg_inst/_N23569;
pattern_vg_inst/_N23581;
pattern_vg_inst/_N23584;
pattern_vg_inst/_N23585;
pattern_vg_inst/_N23597;
pattern_vg_inst/_N23600;
pattern_vg_inst/_N23601;
pattern_vg_inst/_N23602;
pattern_vg_inst/_N24532;
pattern_vg_inst/_N24546;
pattern_vg_inst/_N24550;
pattern_vg_inst/_N24556;
pattern_vg_inst/_N24562;
pattern_vg_inst/_N24567;
pattern_vg_inst/_N24569;
pattern_vg_inst/_N24571;
pattern_vg_inst/_N24574;
pattern_vg_inst/_N24577;
pattern_vg_inst/_N24582;
pattern_vg_inst/_N24586;
pattern_vg_inst/_N24590;
pattern_vg_inst/_N24596;
pattern_vg_inst/_N24606;
pattern_vg_inst/_N24609;
pattern_vg_inst/_N24610;
pattern_vg_inst/_N24612;
pattern_vg_inst/_N24615;
pattern_vg_inst/_N24623;
pattern_vg_inst/_N24627;
pattern_vg_inst/_N24633;
pattern_vg_inst/_N24639;
pattern_vg_inst/_N24644;
pattern_vg_inst/_N24645;
pattern_vg_inst/_N24646;
pattern_vg_inst/_N24655;
pattern_vg_inst/_N24659;
pattern_vg_inst/_N24665;
pattern_vg_inst/_N24671;
pattern_vg_inst/_N24674;
pattern_vg_inst/_N24675;
pattern_vg_inst/_N24676;
pattern_vg_inst/_N24685;
pattern_vg_inst/_N24689;
pattern_vg_inst/_N24701;
pattern_vg_inst/_N24704;
pattern_vg_inst/_N24705;
pattern_vg_inst/_N24706;
pattern_vg_inst/_N24711;
pattern_vg_inst/_N24713;
pattern_vg_inst/_N24714;
pattern_vg_inst/_N24718;
pattern_vg_inst/_N24719;
pattern_vg_inst/_N24721;
pattern_vg_inst/_N24722;
pattern_vg_inst/_N25394;
pattern_vg_inst/o_data_0;
pix_clk;
pix_clk_obuf/ntO;
pixclk_in;
pixclk_in_ibuf/ntD;
pll_1_inst/u_pll_e3/ntCLKFB;
pll_lock;
point_done;
r_in_ibuf[3]/ntD;
r_in_ibuf[4]/ntD;
r_in_ibuf[5]/ntD;
r_in_ibuf[6]/ntD;
r_in_ibuf[7]/ntD;
r_out_obuf[0]/ntO;
r_out_obuf[1]/ntO;
r_out_obuf[2]/ntO;
r_out_obuf[3]/ntO;
r_out_obuf[4]/ntO;
r_out_obuf[5]/ntO;
r_out_obuf[6]/ntO;
r_out_obuf[7]/ntO;
real_data_valid;
real_data_valid_1;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8734;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8736;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8738;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8740;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N9381;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N9383;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N9385;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N9387;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25405;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25406;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25407;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25408;
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rempty;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8843;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8845;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8847;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N8849;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N9663;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N9665;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N9667;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N9669;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25398;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25399;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25415;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/_N25416;
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rempty;
real_fifo_full;
real_fifo_full_1;
real_fifo_rden;
real_fifo_rden_1;
rst_n;
rst_n_ibuf/ntD;
rx2_clk;
sync_vg_inst/N45;
sync_vg_inst/N54;
sync_vg_inst/N82;
sync_vg_inst/_N198;
sync_vg_inst/_N206;
sync_vg_inst/_N258;
sync_vg_inst/_N292_inv_1;
sync_vg_inst/_N1829;
sync_vg_inst/_N2207;
sync_vg_inst/_N8376;
sync_vg_inst/_N8378;
sync_vg_inst/_N8380;
sync_vg_inst/_N8382;
sync_vg_inst/_N9841;
sync_vg_inst/_N9843;
sync_vg_inst/_N9845;
sync_vg_inst/_N9847;
sync_vg_inst/_N9849;
sync_vg_inst/_N20614;
sync_vg_inst/_N20623;
sync_vg_inst/_N20735;
sync_vg_inst/_N20787;
sync_vg_inst/_N21997;
sync_vg_inst/_N23481;
sync_vg_inst/_N23485;
sync_vg_inst/_N23486;
sync_vg_inst/_N23609;
sync_vg_inst/_N23612;
sync_vg_inst/_N25401;
sync_vg_inst/h_count[11:0]_or;
sync_vg_inst/v_count[0]_inv;
sync_vg_inst/x_act[11:0]_or;
sync_vg_inst/y_act[11:0]_or;
sys_rst_n;
tx_req;
tx_req1;
u_CORES/capt_o;
u_CORES/conf_tdi;
u_CORES/drck_o;
u_CORES/sel1_wire;
u_CORES/shift_d;
u_CORES/shift_wire;
u_CORES/tdo1_wire;
u_CORES/u_debug_core_0/_N2;
u_CORES/u_debug_core_0/_N7;
u_CORES/u_debug_core_0/_N8;
u_CORES/u_debug_core_0/_N9;
u_CORES/u_debug_core_0/_N10;
u_CORES/u_debug_core_0/_N11;
u_CORES/u_debug_core_0/_N13;
u_CORES/u_debug_core_0/_N14;
u_CORES/u_debug_core_0/_N15;
u_CORES/u_debug_core_0/_N16;
u_CORES/u_debug_core_0/_N17;
u_CORES/u_debug_core_0/_N18;
u_CORES/u_debug_core_0/_N19;
u_CORES/u_debug_core_0/_N20;
u_CORES/u_debug_core_0/_N21;
u_CORES/u_debug_core_0/_N22;
u_CORES/u_debug_core_0/_N23;
u_CORES/u_debug_core_0/_N24;
u_CORES/u_debug_core_0/_N25;
u_CORES/u_debug_core_0/_N26;
u_CORES/u_debug_core_0/_N27;
u_CORES/u_debug_core_0/_N28;
u_CORES/u_debug_core_0/_N29;
u_CORES/u_debug_core_0/_N30;
u_CORES/u_debug_core_0/_N31;
u_CORES/u_debug_core_0/_N32;
u_CORES/u_debug_core_0/_N33;
u_CORES/u_debug_core_0/_N34;
u_CORES/u_debug_core_0/_N35;
u_CORES/u_debug_core_0/_N37;
u_CORES/u_debug_core_0/_N38;
u_CORES/u_debug_core_0/_N39;
u_CORES/u_debug_core_0/_N41;
u_CORES/u_debug_core_0/_N42;
u_CORES/u_debug_core_0/_N43;
u_CORES/u_debug_core_0/_N44;
u_CORES/u_debug_core_0/_N45;
u_CORES/u_debug_core_0/_N46;
u_CORES/u_debug_core_0/_N47;
u_CORES/u_debug_core_0/_N49;
u_CORES/u_debug_core_0/_N50;
u_CORES/u_debug_core_0/_N51;
u_CORES/u_debug_core_0/_N52;
u_CORES/u_debug_core_0/_N53;
u_CORES/u_debug_core_0/_N54;
u_CORES/u_debug_core_0/_N55;
u_CORES/u_debug_core_0/_N56;
u_CORES/u_debug_core_0/_N57;
u_CORES/u_debug_core_0/_N58;
u_CORES/u_debug_core_0/_N59;
u_CORES/u_debug_core_0/_N60;
u_CORES/u_debug_core_0/_N61;
u_CORES/u_debug_core_0/_N62;
u_CORES/u_debug_core_0/_N63;
u_CORES/u_debug_core_0/_N64;
u_CORES/u_debug_core_0/_N65;
u_CORES/u_debug_core_0/_N66;
u_CORES/u_debug_core_0/_N67;
u_CORES/u_debug_core_0/_N68;
u_CORES/u_debug_core_0/_N69;
u_CORES/u_debug_core_0/_N70;
u_CORES/u_debug_core_0/_N71;
u_CORES/u_debug_core_0/_N73;
u_CORES/u_debug_core_0/_N74;
u_CORES/u_debug_core_0/_N75;
u_CORES/u_debug_core_0/_N77;
u_CORES/u_debug_core_0/_N78;
u_CORES/u_debug_core_0/_N2195;
u_CORES/u_debug_core_0/_N2197;
u_CORES/u_debug_core_0/_N2207;
u_CORES/u_debug_core_0/_N2903;
u_CORES/u_debug_core_0/conf_rst;
u_CORES/u_debug_core_0/conf_sel_o;
u_CORES/u_debug_core_0/conf_tdi;
u_CORES/u_debug_core_0/data_start;
u_CORES/u_debug_core_0/data_start_d1;
u_CORES/u_debug_core_0/operation_ind;
u_CORES/u_debug_core_0/ram_wdat0;
u_CORES/u_debug_core_0/ram_wren;
u_CORES/u_debug_core_0/resetn;
u_CORES/u_debug_core_0/rstn_i_d1;
u_CORES/u_debug_core_0/start;
u_CORES/u_debug_core_0/start_d1;
u_CORES/u_debug_core_0/start_d2;
u_CORES/u_debug_core_0/start_d3;
u_CORES/u_debug_core_0/trigger;
u_CORES/u_debug_core_0/u0_trig_unit/N2261;
u_CORES/u_debug_core_0/u0_trig_unit/_N2790;
u_CORES/u_debug_core_0/u0_trig_unit/_N2794;
u_CORES/u_debug_core_0/u0_trig_unit/_N2798;
u_CORES/u_debug_core_0/u0_trig_unit/_N2805;
u_CORES/u_debug_core_0/u0_trig_unit/_N2809;
u_CORES/u_debug_core_0/u0_trig_unit/_N2813;
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N154;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N156;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N525;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N556;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N564;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N566;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N581;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N597;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N612;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N614;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2919;
u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N12;
u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N36;
u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N40;
u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N48;
u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N72;
u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N76;
u_CORES/u_debug_core_0/u_Storage_Condition/N272_inv;
u_CORES/u_debug_core_0/u_Storage_Condition/N289;
u_CORES/u_debug_core_0/u_Storage_Condition/N350;
u_CORES/u_debug_core_0/u_Storage_Condition/N362;
u_CORES/u_debug_core_0/u_Storage_Condition/N371;
u_CORES/u_debug_core_0/u_Storage_Condition/N424;
u_CORES/u_debug_core_0/u_Storage_Condition/N428;
u_CORES/u_debug_core_0/u_Storage_Condition/N432;
u_CORES/u_debug_core_0/u_Storage_Condition/N436;
u_CORES/u_debug_core_0/u_Storage_Condition/N444;
u_CORES/u_debug_core_0/u_Storage_Condition/_N116;
u_CORES/u_debug_core_0/u_Storage_Condition/_N118;
u_CORES/u_debug_core_0/u_Storage_Condition/_N120;
u_CORES/u_debug_core_0/u_Storage_Condition/_N122;
u_CORES/u_debug_core_0/u_Storage_Condition/_N124;
u_CORES/u_debug_core_0/u_Storage_Condition/_N126;
u_CORES/u_debug_core_0/u_Storage_Condition/_N160;
u_CORES/u_debug_core_0/u_Storage_Condition/_N162;
u_CORES/u_debug_core_0/u_Storage_Condition/_N164;
u_CORES/u_debug_core_0/u_Storage_Condition/_N166;
u_CORES/u_debug_core_0/u_Storage_Condition/_N168;
u_CORES/u_debug_core_0/u_Storage_Condition/_N170;
u_CORES/u_debug_core_0/u_Storage_Condition/_N172;
u_CORES/u_debug_core_0/u_Storage_Condition/_N176;
u_CORES/u_debug_core_0/u_Storage_Condition/_N178;
u_CORES/u_debug_core_0/u_Storage_Condition/_N180;
u_CORES/u_debug_core_0/u_Storage_Condition/_N182;
u_CORES/u_debug_core_0/u_Storage_Condition/_N184;
u_CORES/u_debug_core_0/u_Storage_Condition/_N186;
u_CORES/u_debug_core_0/u_Storage_Condition/_N618;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2741;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2745;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2749;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2763;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2766;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2769;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2772;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2774;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2775;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2778;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2779;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2781;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2782;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2783;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2784;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2858;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2862;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2864;
u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p;
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N81;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N295;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N656;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N659;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N666;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N2174;
u_CORES/u_debug_core_0/u_Trigger_Condition/N129;
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N131;
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164;
u_CORES/u_debug_core_0/u_hub_data_decode/N110;
u_CORES/u_debug_core_0/u_hub_data_decode/N255;
u_CORES/u_debug_core_0/u_hub_data_decode/N257;
u_CORES/u_debug_core_0/u_hub_data_decode/N258;
u_CORES/u_debug_core_0/u_hub_data_decode/N368;
u_CORES/u_debug_core_0/u_hub_data_decode/N1210;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2009;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2167;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2169;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2171;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2175;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2190;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2894;
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1;
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_rb;
u_CORES/u_debug_core_0/u_rd_addr_gen/N143;
u_CORES/u_debug_core_0/u_rd_addr_gen/N490;
u_CORES/u_debug_core_0/u_rd_addr_gen/N498;
u_CORES/u_debug_core_0/u_rd_addr_gen/N501;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N131;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N133;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N135;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N139;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N141;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N143;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N145;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N147;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N149;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N199;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N261;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N263;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1883;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1887;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1915;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1917;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1921;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1924;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1927;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1928;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1930;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1931;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1932;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1933;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1934;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1937;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1959;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2061;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2065;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2066;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2075;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2081;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2084;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2090;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2117;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2123;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2160;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2161;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2163;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2164;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2165;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2166;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2172;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2176;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2177;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2179;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2180;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2181;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2182;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2183;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2184;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2187;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2189;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2199;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2655_2;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2712;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2728;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2729;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2735;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2736;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2737;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2825;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2826;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2828;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2829;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2831;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2832;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2835;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2836;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2867;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2868;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2869;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2871;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2872;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2873;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2875;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2876;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2877;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2883;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2886;
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1;
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_ram;
u_CORES/u_jtag_hub/N140;
u_CORES/u_jtag_hub/N176;
u_CORES/u_jtag_hub/_N237_4;
u_CORES/u_jtag_hub/data_ctrl;
u_CORES/u_jtag_hub/shift;
u_CORES/update_wire;
vs;
vs_in;
vs_in_ibuf/ntD;
vs_out;
vs_out_obuf/ntO;
word_align_inst/N85;
word_align_inst/_N12874;
word_align_inst/_N12883;
word_align_inst/shift_cnt_0;
word_align_inst/shift_cnt_1;
word_align_inst/shift_cnt_2;
word_align_inst/shift_cnt_3;
ad_data[0];
ad_data[1];
ad_data[2];
ad_data[3];
ad_data[4];
ad_data[5];
ad_data[6];
ad_data[7];
ad_data_1[0];
ad_data_1[1];
ad_data_1[2];
ad_data_1[3];
ad_data_1[4];
ad_data_1[5];
ad_data_1[6];
ad_data_1[7];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [0];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [1];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [3];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [4];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [5];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [6];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [7];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [8];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [0];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [1];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [3];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [4];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [5];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [6];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N128.co [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N131.co [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rbin [6];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [0];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [1];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [3];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [4];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [5];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [6];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [0];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [1];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [3];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [4];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [5];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [6];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [3];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [4];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [5];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [6];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [7];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [8];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [3];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [4];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [5];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [6];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [7];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [8];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2_b [3];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2_b [4];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2_b [5];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2_b [6];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2_b [7];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wbin [8];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [3];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [4];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [5];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [6];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [7];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [8];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [0];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [1];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [3];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [4];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [5];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [6];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [0];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [1];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [3];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [4];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [5];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [6];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2_b [1];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2_b [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2_b [3];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2_b [4];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2_b [5];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [1];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [2];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [3];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [4];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [5];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [6];
ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [7];
ad_data_inst/U_ipml_fifo_fifo_eth/rd_addr [0];
ad_data_inst/U_ipml_fifo_fifo_eth/rd_addr [1];
ad_data_inst/U_ipml_fifo_fifo_eth/rd_addr [2];
ad_data_inst/U_ipml_fifo_fifo_eth/rd_addr [3];
ad_data_inst/U_ipml_fifo_fifo_eth/rd_addr [4];
ad_data_inst/U_ipml_fifo_fifo_eth/rd_addr [5];
ad_data_inst/U_ipml_fifo_fifo_eth/wr_addr [0];
ad_data_inst/U_ipml_fifo_fifo_eth/wr_addr [1];
ad_data_inst/U_ipml_fifo_fifo_eth/wr_addr [2];
ad_data_inst/U_ipml_fifo_fifo_eth/wr_addr [3];
ad_data_inst/U_ipml_fifo_fifo_eth/wr_addr [4];
ad_data_inst/U_ipml_fifo_fifo_eth/wr_addr [5];
ad_data_inst/U_ipml_fifo_fifo_eth/wr_addr [6];
ad_data_inst/U_ipml_fifo_fifo_eth/wr_addr [7];
adc_fft_top_inst/N7 [0];
adc_fft_top_inst/N7 [1];
adc_fft_top_inst/N7 [2];
adc_fft_top_inst/N7 [3];
adc_fft_top_inst/N7 [4];
adc_fft_top_inst/N7 [5];
adc_fft_top_inst/N7 [6];
adc_fft_top_inst/N7 [7];
adc_fft_top_inst/N7 [8];
adc_fft_top_inst/N8 [0];
adc_fft_top_inst/N8 [1];
adc_fft_top_inst/N8 [2];
adc_fft_top_inst/N8 [3];
adc_fft_top_inst/N8 [4];
adc_fft_top_inst/N8 [5];
adc_fft_top_inst/N8 [6];
adc_fft_top_inst/N8 [7];
adc_fft_top_inst/N8 [8];
adc_fft_top_inst/N8 [9];
adc_fft_top_inst/N8 [10];
adc_fft_top_inst/N8 [11];
adc_fft_top_inst/N8 [12];
adc_fft_top_inst/N8 [13];
adc_fft_top_inst/N8 [14];
adc_fft_top_inst/N8 [15];
adc_fft_top_inst/data_modulus_inst/N19 [0];
adc_fft_top_inst/data_modulus_inst/N19 [1];
adc_fft_top_inst/data_modulus_inst/N19 [2];
adc_fft_top_inst/data_modulus_inst/N19 [3];
adc_fft_top_inst/data_modulus_inst/N19 [4];
adc_fft_top_inst/data_modulus_inst/N19 [5];
adc_fft_top_inst/data_modulus_inst/N19 [6];
adc_fft_top_inst/data_modulus_inst/N19 [7];
adc_fft_top_inst/data_modulus_inst/N19 [8];
adc_fft_top_inst/data_modulus_inst/N19 [9];
adc_fft_top_inst/data_modulus_inst/N19 [10];
adc_fft_top_inst/data_modulus_inst/N19 [11];
adc_fft_top_inst/data_modulus_inst/N19 [12];
adc_fft_top_inst/data_modulus_inst/N19 [13];
adc_fft_top_inst/data_modulus_inst/N19 [14];
adc_fft_top_inst/data_modulus_inst/N19 [15];
adc_fft_top_inst/data_modulus_inst/N19 [16];
adc_fft_top_inst/data_modulus_inst/N19 [17];
adc_fft_top_inst/data_modulus_inst/N19 [18];
adc_fft_top_inst/data_modulus_inst/N19 [19];
adc_fft_top_inst/data_modulus_inst/N19 [20];
adc_fft_top_inst/data_modulus_inst/N19 [21];
adc_fft_top_inst/data_modulus_inst/N19 [22];
adc_fft_top_inst/data_modulus_inst/N19 [23];
adc_fft_top_inst/data_modulus_inst/N19 [24];
adc_fft_top_inst/data_modulus_inst/N19 [25];
adc_fft_top_inst/data_modulus_inst/N19 [26];
adc_fft_top_inst/data_modulus_inst/N19 [27];
adc_fft_top_inst/data_modulus_inst/N19 [28];
adc_fft_top_inst/data_modulus_inst/N19 [29];
adc_fft_top_inst/data_modulus_inst/N19 [30];
adc_fft_top_inst/data_modulus_inst/N19 [31];
adc_fft_top_inst/data_modulus_inst/N67 [1];
adc_fft_top_inst/data_modulus_inst/N67 [2];
adc_fft_top_inst/data_modulus_inst/N67 [3];
adc_fft_top_inst/data_modulus_inst/N67 [4];
adc_fft_top_inst/data_modulus_inst/N67 [5];
adc_fft_top_inst/data_modulus_inst/N67 [6];
adc_fft_top_inst/data_modulus_inst/N67 [7];
adc_fft_top_inst/data_modulus_inst/N67 [8];
adc_fft_top_inst/data_modulus_inst/N68 [1];
adc_fft_top_inst/data_modulus_inst/N68 [2];
adc_fft_top_inst/data_modulus_inst/N68 [3];
adc_fft_top_inst/data_modulus_inst/N68 [4];
adc_fft_top_inst/data_modulus_inst/N68 [5];
adc_fft_top_inst/data_modulus_inst/N68 [6];
adc_fft_top_inst/data_modulus_inst/N68 [7];
adc_fft_top_inst/data_modulus_inst/N68 [8];
adc_fft_top_inst/data_modulus_inst/N68 [9];
adc_fft_top_inst/data_modulus_inst/N68 [10];
adc_fft_top_inst/data_modulus_inst/N68 [11];
adc_fft_top_inst/data_modulus_inst/N68 [12];
adc_fft_top_inst/data_modulus_inst/N68 [13];
adc_fft_top_inst/data_modulus_inst/N68 [14];
adc_fft_top_inst/data_modulus_inst/N68 [15];
adc_fft_top_inst/data_modulus_inst/cnt [0];
adc_fft_top_inst/data_modulus_inst/cnt [1];
adc_fft_top_inst/data_modulus_inst/cnt [2];
adc_fft_top_inst/data_modulus_inst/cnt [3];
adc_fft_top_inst/data_modulus_inst/cnt [4];
adc_fft_top_inst/data_modulus_inst/cnt [5];
adc_fft_top_inst/data_modulus_inst/cnt [6];
adc_fft_top_inst/data_modulus_inst/cnt [7];
adc_fft_top_inst/data_modulus_inst/cnt [8];
adc_fft_top_inst/data_modulus_inst/cnt_19 [0];
adc_fft_top_inst/data_modulus_inst/cnt_19 [1];
adc_fft_top_inst/data_modulus_inst/cnt_19 [2];
adc_fft_top_inst/data_modulus_inst/cnt_19 [3];
adc_fft_top_inst/data_modulus_inst/cnt_19 [4];
adc_fft_top_inst/data_modulus_inst/cnt_19 [5];
adc_fft_top_inst/data_modulus_inst/cnt_19 [6];
adc_fft_top_inst/data_modulus_inst/cnt_19 [7];
adc_fft_top_inst/data_modulus_inst/cnt_19 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[1] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[2] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[3] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[4] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[5] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[6] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[7] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[8] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[9] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[10] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[11] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[12] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[13] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[14] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[15] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/D[16] [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N38.co [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N38.co [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N38.co [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N38.co [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N76.co [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N76.co [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N76.co [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N76.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N114.co [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N114.co [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N114.co [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N114.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N152.co [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N152.co [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N152.co [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N152.co [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N152.co [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.co [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.co [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.co [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.co [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.co [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227 [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.co [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.co [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.co [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.co [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.co [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.co [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N228.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N265 [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.co [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.co [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.co [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.co [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.co [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.co [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N266.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N303 [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.co [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.co [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.co [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.co [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.co [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.co [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N304.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N341 [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.co [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.co [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.co [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.co [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.co [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.co [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N342.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N379 [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.co [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.co [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.co [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.co [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.co [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.co [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N380.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N417 [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.co [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.co [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.co [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.co [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.co [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.co [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N418.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N455 [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.co [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.co [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.co [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.co [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.co [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.co [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N456.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N493 [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.co [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.co [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.co [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.co [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.co [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.co [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N494.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N531 [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.co [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.co [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.co [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.co [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.co [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.co [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N532.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N569 [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.co [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.co [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.co [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.co [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.co [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.co [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N570.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [16];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [17];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [19];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [20];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [21];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [23];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [24];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [25];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [27];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [28];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [29];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [30];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N600 [31];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.co [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.co [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.co [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.co [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.co [18];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.co [22];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N601.co [26];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N659 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N673 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N701 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N701 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N701 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N701 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N701 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N701 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N715 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N715 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N715 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N715 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N715 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N715 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N715 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N729 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N729 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N729 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N729 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N729 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N729 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N729 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N729 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N743 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N743 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N743 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N743 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N743 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N743 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N743 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N743 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N743 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N757 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N757 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N757 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N757 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N757 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N757 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N757 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N757 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N757 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N757 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N771 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N771 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N771 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N771 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N771 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N771 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N771 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N771 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N771 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N771 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N771 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N785 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N785 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N785 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N785 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N785 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N785 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N785 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N785 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N785 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N785 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N785 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N785 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N799 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N813 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N827 [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[1] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[2] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[3] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[4] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[7] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[8] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[9] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[10] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[10] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[10] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[10] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[10] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[10] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[13] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[13] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[13] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[14] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[14] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[15] [15];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[1] [0];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[2] [1];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[3] [2];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[4] [3];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[5] [4];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[6] [5];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[7] [6];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[8] [7];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[9] [8];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[10] [9];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[11] [10];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[12] [11];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[13] [12];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[14] [13];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[15] [14];
adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[16] [15];
adc_fft_top_inst/data_modulus_inst/source_data [0];
adc_fft_top_inst/data_modulus_inst/source_data [1];
adc_fft_top_inst/data_modulus_inst/source_data [2];
adc_fft_top_inst/data_modulus_inst/source_data [3];
adc_fft_top_inst/data_modulus_inst/source_data [4];
adc_fft_top_inst/data_modulus_inst/source_data [5];
adc_fft_top_inst/data_modulus_inst/source_data [6];
adc_fft_top_inst/data_modulus_inst/source_data [7];
adc_fft_top_inst/data_modulus_inst/source_data [8];
adc_fft_top_inst/data_modulus_inst/source_data [9];
adc_fft_top_inst/data_modulus_inst/source_data [10];
adc_fft_top_inst/data_modulus_inst/source_data [11];
adc_fft_top_inst/data_modulus_inst/source_data [12];
adc_fft_top_inst/data_modulus_inst/source_data [13];
adc_fft_top_inst/data_modulus_inst/source_data [14];
adc_fft_top_inst/data_modulus_inst/source_data [15];
adc_fft_top_inst/data_modulus_inst/source_data [16];
adc_fft_top_inst/data_modulus_inst/source_data [17];
adc_fft_top_inst/data_modulus_inst/source_data [18];
adc_fft_top_inst/data_modulus_inst/source_data [19];
adc_fft_top_inst/data_modulus_inst/source_data [20];
adc_fft_top_inst/data_modulus_inst/source_data [21];
adc_fft_top_inst/data_modulus_inst/source_data [22];
adc_fft_top_inst/data_modulus_inst/source_data [23];
adc_fft_top_inst/data_modulus_inst/source_data [24];
adc_fft_top_inst/data_modulus_inst/source_data [25];
adc_fft_top_inst/data_modulus_inst/source_data [26];
adc_fft_top_inst/data_modulus_inst/source_data [27];
adc_fft_top_inst/data_modulus_inst/source_data [28];
adc_fft_top_inst/data_modulus_inst/source_data [29];
adc_fft_top_inst/data_modulus_inst/source_data [30];
adc_fft_top_inst/data_modulus_inst/source_data [31];
adc_fft_top_inst/fft_data_gen_inst/N22 [8];
adc_fft_top_inst/fft_data_gen_inst/N38 [8];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd [0];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd [1];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd [2];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd [3];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd [4];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd [5];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd [6];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd [7];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_rd [8];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [0];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [1];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [2];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [3];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [4];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [5];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [6];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [7];
adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/p_im_full [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/p_im_full [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/p_re_full [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/p_re_full [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [39];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [40];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [41];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [42];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [43];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [44];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [45];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [46];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [47];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [39];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [40];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [41];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [42];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [43];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [44];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [45];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [46];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [47];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [39];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [40];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [41];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [42];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [43];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [44];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [45];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [46];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [47];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [39];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [40];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [41];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [42];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [43];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [44];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [45];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [46];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [47];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.co [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.co [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.co [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.co [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.co [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.co [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216_1.co [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216_1.co [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N88 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N88 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N88 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N88 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N88 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N88 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N97 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99_1.co [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99_1.co [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N100.co [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N190 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N190 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N190 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N190 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N190 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N190 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N245 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/last_stage_end_c1_dly [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/last_stage_end_c1_dly [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/last_stage_end_c1_dly [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_data_sel_dly [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3 [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage_dly [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage_dly [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage_dly [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [39];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [40];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [41];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [42];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [43];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [44];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [45];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [46];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [47];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [48];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [49];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [39];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [40];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [41];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [42];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [43];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [44];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [45];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [46];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [47];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [48];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [49];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wr_sel [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [39];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [40];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [41];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [42];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [43];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [44];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [45];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [46];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [47];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [48];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [49];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [7];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [8];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [9];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [10];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [11];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [12];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [13];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [14];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [15];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [16];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [17];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [18];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [19];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [20];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [21];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [22];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [23];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [24];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [25];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [26];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [27];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [28];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [29];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [30];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [31];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [32];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [33];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [34];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [35];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [36];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [37];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [38];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [39];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [40];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [41];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [42];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [43];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [44];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [45];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [46];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [47];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [48];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [49];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wr_sel [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wr_sel [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [2];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [3];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [4];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [5];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [6];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/stage_p4 [0];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/stage_p4 [1];
adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/stage_p4 [2];
adc_fft_top_inst/u_fft_wrapper/xn_index [0];
adc_fft_top_inst/u_fft_wrapper/xn_index [1];
adc_fft_top_inst/u_fft_wrapper/xn_index [2];
adc_fft_top_inst/u_fft_wrapper/xn_index [3];
adc_fft_top_inst/u_fft_wrapper/xn_index [4];
adc_fft_top_inst/u_fft_wrapper/xn_index [5];
adc_fft_top_inst/u_fft_wrapper/xn_index [6];
adc_fft_top_inst/u_fft_wrapper/xn_index [7];
adc_fft_top_inst_1/N7 [0];
adc_fft_top_inst_1/N7 [1];
adc_fft_top_inst_1/N7 [2];
adc_fft_top_inst_1/N7 [3];
adc_fft_top_inst_1/N7 [4];
adc_fft_top_inst_1/N7 [5];
adc_fft_top_inst_1/N7 [6];
adc_fft_top_inst_1/N7 [7];
adc_fft_top_inst_1/N7 [8];
adc_fft_top_inst_1/N8 [0];
adc_fft_top_inst_1/N8 [1];
adc_fft_top_inst_1/N8 [2];
adc_fft_top_inst_1/N8 [3];
adc_fft_top_inst_1/N8 [4];
adc_fft_top_inst_1/N8 [5];
adc_fft_top_inst_1/N8 [6];
adc_fft_top_inst_1/N8 [7];
adc_fft_top_inst_1/N8 [8];
adc_fft_top_inst_1/N8 [9];
adc_fft_top_inst_1/N8 [10];
adc_fft_top_inst_1/N8 [11];
adc_fft_top_inst_1/N8 [12];
adc_fft_top_inst_1/N8 [13];
adc_fft_top_inst_1/N8 [14];
adc_fft_top_inst_1/N8 [15];
adc_fft_top_inst_1/data_modulus_inst/N19 [0];
adc_fft_top_inst_1/data_modulus_inst/N19 [1];
adc_fft_top_inst_1/data_modulus_inst/N19 [2];
adc_fft_top_inst_1/data_modulus_inst/N19 [3];
adc_fft_top_inst_1/data_modulus_inst/N19 [4];
adc_fft_top_inst_1/data_modulus_inst/N19 [5];
adc_fft_top_inst_1/data_modulus_inst/N19 [6];
adc_fft_top_inst_1/data_modulus_inst/N19 [7];
adc_fft_top_inst_1/data_modulus_inst/N19 [8];
adc_fft_top_inst_1/data_modulus_inst/N19 [9];
adc_fft_top_inst_1/data_modulus_inst/N19 [10];
adc_fft_top_inst_1/data_modulus_inst/N19 [11];
adc_fft_top_inst_1/data_modulus_inst/N19 [12];
adc_fft_top_inst_1/data_modulus_inst/N19 [13];
adc_fft_top_inst_1/data_modulus_inst/N19 [14];
adc_fft_top_inst_1/data_modulus_inst/N19 [15];
adc_fft_top_inst_1/data_modulus_inst/N19 [16];
adc_fft_top_inst_1/data_modulus_inst/N19 [17];
adc_fft_top_inst_1/data_modulus_inst/N19 [18];
adc_fft_top_inst_1/data_modulus_inst/N19 [19];
adc_fft_top_inst_1/data_modulus_inst/N19 [20];
adc_fft_top_inst_1/data_modulus_inst/N19 [21];
adc_fft_top_inst_1/data_modulus_inst/N19 [22];
adc_fft_top_inst_1/data_modulus_inst/N19 [23];
adc_fft_top_inst_1/data_modulus_inst/N19 [24];
adc_fft_top_inst_1/data_modulus_inst/N19 [25];
adc_fft_top_inst_1/data_modulus_inst/N19 [26];
adc_fft_top_inst_1/data_modulus_inst/N19 [27];
adc_fft_top_inst_1/data_modulus_inst/N19 [28];
adc_fft_top_inst_1/data_modulus_inst/N19 [29];
adc_fft_top_inst_1/data_modulus_inst/N19 [30];
adc_fft_top_inst_1/data_modulus_inst/N19 [31];
adc_fft_top_inst_1/data_modulus_inst/N67 [1];
adc_fft_top_inst_1/data_modulus_inst/N67 [2];
adc_fft_top_inst_1/data_modulus_inst/N67 [3];
adc_fft_top_inst_1/data_modulus_inst/N67 [4];
adc_fft_top_inst_1/data_modulus_inst/N67 [5];
adc_fft_top_inst_1/data_modulus_inst/N67 [6];
adc_fft_top_inst_1/data_modulus_inst/N67 [7];
adc_fft_top_inst_1/data_modulus_inst/N67 [8];
adc_fft_top_inst_1/data_modulus_inst/N68 [1];
adc_fft_top_inst_1/data_modulus_inst/N68 [2];
adc_fft_top_inst_1/data_modulus_inst/N68 [3];
adc_fft_top_inst_1/data_modulus_inst/N68 [4];
adc_fft_top_inst_1/data_modulus_inst/N68 [5];
adc_fft_top_inst_1/data_modulus_inst/N68 [6];
adc_fft_top_inst_1/data_modulus_inst/N68 [7];
adc_fft_top_inst_1/data_modulus_inst/N68 [8];
adc_fft_top_inst_1/data_modulus_inst/N68 [9];
adc_fft_top_inst_1/data_modulus_inst/N68 [10];
adc_fft_top_inst_1/data_modulus_inst/N68 [11];
adc_fft_top_inst_1/data_modulus_inst/N68 [12];
adc_fft_top_inst_1/data_modulus_inst/N68 [13];
adc_fft_top_inst_1/data_modulus_inst/N68 [14];
adc_fft_top_inst_1/data_modulus_inst/N68 [15];
adc_fft_top_inst_1/data_modulus_inst/cnt [0];
adc_fft_top_inst_1/data_modulus_inst/cnt [1];
adc_fft_top_inst_1/data_modulus_inst/cnt [2];
adc_fft_top_inst_1/data_modulus_inst/cnt [3];
adc_fft_top_inst_1/data_modulus_inst/cnt [4];
adc_fft_top_inst_1/data_modulus_inst/cnt [5];
adc_fft_top_inst_1/data_modulus_inst/cnt [6];
adc_fft_top_inst_1/data_modulus_inst/cnt [7];
adc_fft_top_inst_1/data_modulus_inst/cnt [8];
adc_fft_top_inst_1/data_modulus_inst/cnt_19 [0];
adc_fft_top_inst_1/data_modulus_inst/cnt_19 [1];
adc_fft_top_inst_1/data_modulus_inst/cnt_19 [2];
adc_fft_top_inst_1/data_modulus_inst/cnt_19 [3];
adc_fft_top_inst_1/data_modulus_inst/cnt_19 [4];
adc_fft_top_inst_1/data_modulus_inst/cnt_19 [5];
adc_fft_top_inst_1/data_modulus_inst/cnt_19 [6];
adc_fft_top_inst_1/data_modulus_inst/cnt_19 [7];
adc_fft_top_inst_1/data_modulus_inst/cnt_19 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[1] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[2] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[3] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[4] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[5] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[6] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[7] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[8] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[9] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[10] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[11] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[12] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[13] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[14] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[15] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/D[16] [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N38.co [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N38.co [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N38.co [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N38.co [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N76.co [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N76.co [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N76.co [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N76.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N114.co [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N114.co [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N114.co [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N114.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N152.co [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N152.co [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N152.co [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N152.co [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N152.co [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.co [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.co [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.co [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.co [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.co [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227 [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.co [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.co [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.co [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.co [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.co [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.co [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N228.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303 [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.co [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.co [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.co [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.co [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.co [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.co [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N304.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N341 [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.co [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.co [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.co [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.co [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.co [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.co [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N342.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N379 [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.co [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.co [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.co [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.co [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.co [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.co [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N380.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N417 [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.co [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.co [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.co [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.co [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.co [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.co [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N418.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N455 [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.co [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.co [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.co [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.co [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.co [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.co [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N456.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N493 [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.co [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.co [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.co [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.co [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.co [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.co [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N494.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N531 [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.co [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.co [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.co [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.co [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.co [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.co [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N532.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N569 [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.co [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.co [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.co [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.co [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.co [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.co [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N570.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [16];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [17];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [19];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [20];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [21];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [23];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [24];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [25];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [27];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [28];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [29];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [30];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N600 [31];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.co [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.co [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.co [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.co [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.co [18];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.co [22];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N601.co [26];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N659 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N673 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N687 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N687 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N687 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N687 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N687 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N701 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N701 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N701 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N701 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N701 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N701 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N715 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N715 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N715 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N715 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N715 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N715 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N715 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N729 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N729 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N729 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N729 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N729 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N729 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N729 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N729 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N743 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N743 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N743 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N743 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N743 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N743 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N743 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N743 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N743 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N757 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N757 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N757 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N757 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N757 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N757 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N757 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N757 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N757 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N757 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N771 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N771 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N771 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N771 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N771 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N771 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N771 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N771 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N771 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N771 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N771 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N785 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N785 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N785 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N785 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N785 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N785 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N785 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N785 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N785 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N785 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N785 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N785 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N799 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N813 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N827 [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[1] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[2] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[3] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[4] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[5] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[6] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[7] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[8] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[10] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[10] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[10] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[10] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[10] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[10] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[11] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[11] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[11] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[11] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[11] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[12] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[12] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[12] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[12] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[13] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[13] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[13] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[14] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[14] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[15] [15];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[1] [0];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[2] [1];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[3] [2];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[4] [3];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[5] [4];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[6] [5];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[7] [6];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[8] [7];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[9] [8];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[10] [9];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[11] [10];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[12] [11];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[13] [12];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[14] [13];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[15] [14];
adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[16] [15];
adc_fft_top_inst_1/data_modulus_inst/source_data [0];
adc_fft_top_inst_1/data_modulus_inst/source_data [1];
adc_fft_top_inst_1/data_modulus_inst/source_data [2];
adc_fft_top_inst_1/data_modulus_inst/source_data [3];
adc_fft_top_inst_1/data_modulus_inst/source_data [4];
adc_fft_top_inst_1/data_modulus_inst/source_data [5];
adc_fft_top_inst_1/data_modulus_inst/source_data [6];
adc_fft_top_inst_1/data_modulus_inst/source_data [7];
adc_fft_top_inst_1/data_modulus_inst/source_data [8];
adc_fft_top_inst_1/data_modulus_inst/source_data [9];
adc_fft_top_inst_1/data_modulus_inst/source_data [10];
adc_fft_top_inst_1/data_modulus_inst/source_data [11];
adc_fft_top_inst_1/data_modulus_inst/source_data [12];
adc_fft_top_inst_1/data_modulus_inst/source_data [13];
adc_fft_top_inst_1/data_modulus_inst/source_data [14];
adc_fft_top_inst_1/data_modulus_inst/source_data [15];
adc_fft_top_inst_1/data_modulus_inst/source_data [16];
adc_fft_top_inst_1/data_modulus_inst/source_data [17];
adc_fft_top_inst_1/data_modulus_inst/source_data [18];
adc_fft_top_inst_1/data_modulus_inst/source_data [19];
adc_fft_top_inst_1/data_modulus_inst/source_data [20];
adc_fft_top_inst_1/data_modulus_inst/source_data [21];
adc_fft_top_inst_1/data_modulus_inst/source_data [22];
adc_fft_top_inst_1/data_modulus_inst/source_data [23];
adc_fft_top_inst_1/data_modulus_inst/source_data [24];
adc_fft_top_inst_1/data_modulus_inst/source_data [25];
adc_fft_top_inst_1/data_modulus_inst/source_data [26];
adc_fft_top_inst_1/data_modulus_inst/source_data [27];
adc_fft_top_inst_1/data_modulus_inst/source_data [28];
adc_fft_top_inst_1/data_modulus_inst/source_data [29];
adc_fft_top_inst_1/data_modulus_inst/source_data [30];
adc_fft_top_inst_1/data_modulus_inst/source_data [31];
adc_fft_top_inst_1/fft_data_gen_inst/N22 [8];
adc_fft_top_inst_1/fft_data_gen_inst/N38 [8];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd [0];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd [1];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd [2];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd [3];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd [4];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd [5];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd [6];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd [7];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_rd [8];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr [0];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr [1];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr [2];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr [3];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr [4];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr [5];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr [6];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr [7];
adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_im_out [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_a_re_out [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_in [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_im_out [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_in [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bf_b_re_out [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/bfcnt_p4 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_im_d1 [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1 [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_im_d1 [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_im_in_dly_ext [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/a_re_in_dly_ext [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/p_im_full [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/p_im_full [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/p_re_full [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/p_re_full [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/theta [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_im [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/twiddle_re [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult1_cpo [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/mult3_cpo [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [39];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [40];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [41];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [42];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [43];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [44];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [45];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [46];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cpo[0] [47];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_0/cxo[0] [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/N64.co [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [39];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [40];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [41];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [42];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [43];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [44];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [45];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [46];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cpo[0] [47];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/cxo[0] [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1/p [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [39];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [40];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [41];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [42];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [43];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [44];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [45];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [46];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cpo[0] [47];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2/cxo[0] [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [39];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [40];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [41];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [42];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [43];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [44];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [45];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [46];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cpo[0] [47];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/cxo[0] [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3/p [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1 [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1 [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum1 [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum2 [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N28 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N29 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N39 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N49_1.co [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52 [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.co [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.co [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.co [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.co [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.co [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N52_1.co [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216_1.co [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/N216_1.co [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_im [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/rom_rdata_re [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[0] [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_adder/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum1 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_im_add/no_use_apm.u_lut_addsub/sum2 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum1 [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_two_addsub.u_re_add/no_use_apm.u_lut_addsub/sum2 [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N88 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N88 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N88 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N88 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N88 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N88 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N97 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99_1.co [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N99_1.co [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N100.co [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N164 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N190 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N190 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N190 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N190 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N190 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N190 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N245 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr1_c4 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr2_c4 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/addr_c3 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bf_addr_c2 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1_bit0_dly [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/cnt_int_group_c1 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_addr_c2 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/group_inc_val_c2 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/last_stage_end_c1_dly [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/last_stage_end_c1_dly [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/last_stage_end_c1_dly [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_cnt [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_data_sel_dly [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_c3 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/pair_addr_diff_c3 [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/ram0_raddr_dly [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage_dly [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage_dly [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/stage_dly [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_raddr [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [39];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [40];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [41];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [42];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [43];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [44];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [45];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [46];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [47];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [48];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_rdata [49];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [39];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [40];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [41];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [42];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [43];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [44];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [45];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [46];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [47];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [48];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wdata [49];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram0_wr_sel [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_raddr [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [39];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [40];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [41];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [42];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [43];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [44];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [45];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [46];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [47];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [48];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_rdata [49];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [7];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [8];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [9];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [10];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [11];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [12];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [13];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [14];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [15];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [16];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [17];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [18];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [19];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [20];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [21];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [22];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [23];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [24];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [25];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [26];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [27];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [28];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [29];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [30];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [31];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [32];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [33];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [34];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [35];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [36];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [37];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [38];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [39];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [40];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [41];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [42];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [43];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [44];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [45];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [46];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [47];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [48];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wdata [49];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wr_sel [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram1_wr_sel [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [2];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [3];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [4];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [5];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/ram_waddr [6];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/stage_p4 [0];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/stage_p4 [1];
adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/stage_p4 [2];
adc_fft_top_inst_1/u_fft_wrapper/xn_index [0];
adc_fft_top_inst_1/u_fft_wrapper/xn_index [1];
adc_fft_top_inst_1/u_fft_wrapper/xn_index [2];
adc_fft_top_inst_1/u_fft_wrapper/xn_index [3];
adc_fft_top_inst_1/u_fft_wrapper/xn_index [4];
adc_fft_top_inst_1/u_fft_wrapper/xn_index [5];
adc_fft_top_inst_1/u_fft_wrapper/xn_index [6];
adc_fft_top_inst_1/u_fft_wrapper/xn_index [7];
align_rxd[0];
align_rxd[1];
align_rxd[2];
align_rxd[3];
align_rxd[4];
align_rxd[5];
align_rxd[6];
align_rxd[7];
align_rxk[0];
align_rxk[1];
align_rxk[2];
align_rxk[3];
b_in[3];
b_in[4];
b_in[5];
b_in[6];
b_in[7];
b_out[0];
b_out[1];
b_out[2];
b_out[3];
b_out[4];
b_out[5];
b_out[6];
b_out[7];
dram_ctrl_inst/N96 [1];
dram_ctrl_inst/N96 [2];
dram_ctrl_inst/N96 [3];
dram_ctrl_inst/N96 [4];
dram_ctrl_inst/N96 [5];
dram_ctrl_inst/N96 [6];
dram_ctrl_inst/N96 [7];
dram_ctrl_inst/N96 [8];
dram_ctrl_inst/N96 [9];
dram_ctrl_inst/N96 [10];
dram_ctrl_inst/N1162 [9];
dram_ctrl_inst/cnt [0];
dram_ctrl_inst/cnt [1];
dram_ctrl_inst/cnt [2];
dram_ctrl_inst/cnt [3];
dram_ctrl_inst/cnt [4];
dram_ctrl_inst/cnt [5];
dram_ctrl_inst/cnt [6];
dram_ctrl_inst/cnt [7];
dram_ctrl_inst/cnt [8];
dram_ctrl_inst/cnt [9];
dram_ctrl_inst/cnt [10];
dram_ctrl_inst/cnt [11];
dram_ctrl_inst/cnt [12];
dram_ctrl_inst/cnt [13];
dram_ctrl_inst/cnt [14];
dram_ctrl_inst/cnt [15];
dram_ctrl_inst/cnt [16];
dram_ctrl_inst/cnt [17];
dram_ctrl_inst/cnt [18];
dram_ctrl_inst/cnt [19];
dram_ctrl_inst/cnt [20];
dram_ctrl_inst/cnt [21];
dram_ctrl_inst/cnt [22];
dram_ctrl_inst/cnt [23];
dram_ctrl_inst/cnt [24];
dram_rd_addr[0];
dram_rd_addr[1];
dram_rd_addr[2];
dram_rd_addr[3];
dram_rd_addr[4];
dram_rd_addr[5];
dram_rd_addr[6];
dram_rd_addr[7];
dram_rd_addr[8];
dram_rd_addr[9];
dram_rd_addr[10];
dram_rd_data[0];
dram_rd_data[1];
dram_rd_data[2];
dram_rd_data[3];
dram_rd_data[4];
dram_rd_data[5];
dram_rd_data[6];
dram_rd_data[7];
dram_rd_data[8];
dram_rd_data[9];
dram_wr_addr[0];
dram_wr_addr[1];
dram_wr_addr[2];
dram_wr_addr[3];
dram_wr_addr[4];
dram_wr_addr[5];
dram_wr_addr[6];
dram_wr_addr[7];
dram_wr_addr[8];
dram_wr_addr[9];
dram_wr_addr[10];
dram_wr_data[0];
dram_wr_data[1];
dram_wr_data[2];
dram_wr_data[3];
dram_wr_data[4];
dram_wr_data[5];
dram_wr_data[6];
dram_wr_data[7];
dram_wr_data[8];
dram_wr_data[9];
dram_wr_data[10];
dram_wr_data[11];
dram_wr_data[12];
dram_wr_data[13];
dram_wr_data[14];
dram_wr_data[15];
eth_rxd[0];
eth_rxd[1];
eth_rxd[2];
eth_rxd[3];
eth_udp_loop/N71 [1];
eth_udp_loop/N71 [2];
eth_udp_loop/N71 [3];
eth_udp_loop/N71 [4];
eth_udp_loop/N71 [5];
eth_udp_loop/N71 [6];
eth_udp_loop/N71 [7];
eth_udp_loop/N94 [0];
eth_udp_loop/N139 [1];
eth_udp_loop/arp_gmii_txd [0];
eth_udp_loop/arp_gmii_txd [1];
eth_udp_loop/arp_gmii_txd [2];
eth_udp_loop/arp_gmii_txd [3];
eth_udp_loop/arp_gmii_txd [4];
eth_udp_loop/arp_gmii_txd [5];
eth_udp_loop/arp_gmii_txd [6];
eth_udp_loop/arp_gmii_txd [7];
eth_udp_loop/des_ip [0];
eth_udp_loop/des_ip [1];
eth_udp_loop/des_ip [2];
eth_udp_loop/des_ip [3];
eth_udp_loop/des_ip [4];
eth_udp_loop/des_ip [5];
eth_udp_loop/des_ip [6];
eth_udp_loop/des_ip [7];
eth_udp_loop/des_ip [8];
eth_udp_loop/des_ip [9];
eth_udp_loop/des_ip [10];
eth_udp_loop/des_ip [11];
eth_udp_loop/des_ip [12];
eth_udp_loop/des_ip [13];
eth_udp_loop/des_ip [14];
eth_udp_loop/des_ip [15];
eth_udp_loop/des_ip [16];
eth_udp_loop/des_ip [17];
eth_udp_loop/des_ip [18];
eth_udp_loop/des_ip [19];
eth_udp_loop/des_ip [20];
eth_udp_loop/des_ip [21];
eth_udp_loop/des_ip [22];
eth_udp_loop/des_ip [23];
eth_udp_loop/des_ip [24];
eth_udp_loop/des_ip [25];
eth_udp_loop/des_ip [26];
eth_udp_loop/des_ip [27];
eth_udp_loop/des_ip [28];
eth_udp_loop/des_ip [29];
eth_udp_loop/des_ip [30];
eth_udp_loop/des_ip [31];
eth_udp_loop/des_mac [0];
eth_udp_loop/des_mac [1];
eth_udp_loop/des_mac [2];
eth_udp_loop/des_mac [3];
eth_udp_loop/des_mac [4];
eth_udp_loop/des_mac [5];
eth_udp_loop/des_mac [6];
eth_udp_loop/des_mac [7];
eth_udp_loop/des_mac [8];
eth_udp_loop/des_mac [9];
eth_udp_loop/des_mac [10];
eth_udp_loop/des_mac [11];
eth_udp_loop/des_mac [12];
eth_udp_loop/des_mac [13];
eth_udp_loop/des_mac [14];
eth_udp_loop/des_mac [15];
eth_udp_loop/des_mac [16];
eth_udp_loop/des_mac [17];
eth_udp_loop/des_mac [18];
eth_udp_loop/des_mac [19];
eth_udp_loop/des_mac [20];
eth_udp_loop/des_mac [21];
eth_udp_loop/des_mac [22];
eth_udp_loop/des_mac [23];
eth_udp_loop/des_mac [24];
eth_udp_loop/des_mac [25];
eth_udp_loop/des_mac [26];
eth_udp_loop/des_mac [27];
eth_udp_loop/des_mac [28];
eth_udp_loop/des_mac [29];
eth_udp_loop/des_mac [30];
eth_udp_loop/des_mac [31];
eth_udp_loop/des_mac [32];
eth_udp_loop/des_mac [33];
eth_udp_loop/des_mac [34];
eth_udp_loop/des_mac [35];
eth_udp_loop/des_mac [36];
eth_udp_loop/des_mac [37];
eth_udp_loop/des_mac [38];
eth_udp_loop/des_mac [39];
eth_udp_loop/des_mac [40];
eth_udp_loop/des_mac [41];
eth_udp_loop/des_mac [42];
eth_udp_loop/des_mac [43];
eth_udp_loop/des_mac [44];
eth_udp_loop/des_mac [45];
eth_udp_loop/des_mac [46];
eth_udp_loop/des_mac [47];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N2 [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N2 [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N2 [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N2 [3];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N2 [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N2 [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N2 [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N2 [7];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N2 [8];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N2 [9];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N74 [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N74 [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N74 [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N74 [3];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N74 [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N74 [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N74 [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N74 [7];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N74 [8];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N74 [9];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N147.co [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N147.co [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N150.co [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/N150.co [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rbin [9];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rptr [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rptr [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rptr [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rptr [3];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rptr [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rptr [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rptr [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rptr [7];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rptr [8];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rptr [9];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rrptr [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rrptr [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rrptr [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rrptr [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rrptr [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rrptr [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rrptr [8];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rrptr [9];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr1 [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr1 [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr1 [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr1 [3];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr1 [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr1 [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr1 [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr1 [7];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr1 [8];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr1 [9];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2 [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2 [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2 [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2 [3];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2 [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2 [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2 [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2 [7];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2 [8];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/rwptr2 [9];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wbin [9];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wptr [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wptr [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wptr [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wptr [3];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wptr [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wptr [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wptr [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wptr [7];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wptr [8];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wptr [9];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr [7];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr1 [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr1 [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr1 [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr1 [3];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr1 [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr1 [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr1 [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr1 [7];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr1 [8];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr1 [9];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2 [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2 [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2 [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2 [3];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2 [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2 [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2 [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2 [7];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2 [8];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wrptr2 [9];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wwptr [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wwptr [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wwptr [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wwptr [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wwptr [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wwptr [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wwptr [7];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/wwptr [8];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/rd_addr [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/rd_addr [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/rd_addr [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/rd_addr [3];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/rd_addr [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/rd_addr [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/rd_addr [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/rd_addr [7];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/rd_addr [8];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/wr_addr [0];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/wr_addr [1];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/wr_addr [2];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/wr_addr [3];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/wr_addr [4];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/wr_addr [5];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/wr_addr [6];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/wr_addr [7];
eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/wr_addr [8];
eth_udp_loop/gmii_rxd [0];
eth_udp_loop/gmii_rxd [1];
eth_udp_loop/gmii_rxd [2];
eth_udp_loop/gmii_rxd [3];
eth_udp_loop/gmii_rxd [4];
eth_udp_loop/gmii_rxd [5];
eth_udp_loop/gmii_rxd [6];
eth_udp_loop/gmii_rxd [7];
eth_udp_loop/hsst_tx_cnt [0];
eth_udp_loop/hsst_tx_cnt [1];
eth_udp_loop/hsst_tx_cnt [2];
eth_udp_loop/hsst_tx_cnt [3];
eth_udp_loop/hsst_tx_cnt [4];
eth_udp_loop/hsst_tx_cnt [5];
eth_udp_loop/hsst_tx_cnt [6];
eth_udp_loop/hsst_tx_cnt [7];
eth_udp_loop/rec_data [0];
eth_udp_loop/rec_data [1];
eth_udp_loop/rec_data [2];
eth_udp_loop/rec_data [3];
eth_udp_loop/rec_data [4];
eth_udp_loop/rec_data [5];
eth_udp_loop/rec_data [6];
eth_udp_loop/rec_data [7];
eth_udp_loop/rec_data [8];
eth_udp_loop/rec_data [9];
eth_udp_loop/rec_data [10];
eth_udp_loop/rec_data [11];
eth_udp_loop/rec_data [12];
eth_udp_loop/rec_data [13];
eth_udp_loop/rec_data [14];
eth_udp_loop/rec_data [15];
eth_udp_loop/rec_data [16];
eth_udp_loop/rec_data [17];
eth_udp_loop/rec_data [18];
eth_udp_loop/rec_data [19];
eth_udp_loop/rec_data [20];
eth_udp_loop/rec_data [21];
eth_udp_loop/rec_data [22];
eth_udp_loop/rec_data [23];
eth_udp_loop/rec_data [24];
eth_udp_loop/rec_data [25];
eth_udp_loop/rec_data [26];
eth_udp_loop/rec_data [27];
eth_udp_loop/rec_data [28];
eth_udp_loop/rec_data [29];
eth_udp_loop/rec_data [30];
eth_udp_loop/rec_data [31];
eth_udp_loop/rx_buf_rddata [0];
eth_udp_loop/rx_buf_rddata [1];
eth_udp_loop/rx_buf_rddata [2];
eth_udp_loop/rx_buf_rddata [3];
eth_udp_loop/rx_buf_rddata [4];
eth_udp_loop/rx_buf_rddata [5];
eth_udp_loop/rx_buf_rddata [6];
eth_udp_loop/rx_buf_rddata [7];
eth_udp_loop/rx_buf_rddata [8];
eth_udp_loop/rx_buf_rddata [9];
eth_udp_loop/rx_buf_rddata [10];
eth_udp_loop/rx_buf_rddata [11];
eth_udp_loop/rx_buf_rddata [12];
eth_udp_loop/rx_buf_rddata [13];
eth_udp_loop/rx_buf_rddata [14];
eth_udp_loop/rx_buf_rddata [15];
eth_udp_loop/rx_buf_rddata [16];
eth_udp_loop/rx_buf_rddata [17];
eth_udp_loop/rx_buf_rddata [18];
eth_udp_loop/rx_buf_rddata [19];
eth_udp_loop/rx_buf_rddata [20];
eth_udp_loop/rx_buf_rddata [21];
eth_udp_loop/rx_buf_rddata [22];
eth_udp_loop/rx_buf_rddata [23];
eth_udp_loop/rx_buf_rddata [24];
eth_udp_loop/rx_buf_rddata [25];
eth_udp_loop/rx_buf_rddata [26];
eth_udp_loop/rx_buf_rddata [27];
eth_udp_loop/rx_buf_rddata [28];
eth_udp_loop/rx_buf_rddata [29];
eth_udp_loop/rx_buf_rddata [30];
eth_udp_loop/rx_buf_rddata [31];
eth_udp_loop/u_arp/crc_data [0];
eth_udp_loop/u_arp/crc_data [1];
eth_udp_loop/u_arp/crc_data [2];
eth_udp_loop/u_arp/crc_data [3];
eth_udp_loop/u_arp/crc_data [4];
eth_udp_loop/u_arp/crc_data [5];
eth_udp_loop/u_arp/crc_data [6];
eth_udp_loop/u_arp/crc_data [7];
eth_udp_loop/u_arp/crc_data [8];
eth_udp_loop/u_arp/crc_data [9];
eth_udp_loop/u_arp/crc_data [10];
eth_udp_loop/u_arp/crc_data [11];
eth_udp_loop/u_arp/crc_data [12];
eth_udp_loop/u_arp/crc_data [13];
eth_udp_loop/u_arp/crc_data [14];
eth_udp_loop/u_arp/crc_data [15];
eth_udp_loop/u_arp/crc_data [16];
eth_udp_loop/u_arp/crc_data [17];
eth_udp_loop/u_arp/crc_data [18];
eth_udp_loop/u_arp/crc_data [19];
eth_udp_loop/u_arp/crc_data [20];
eth_udp_loop/u_arp/crc_data [21];
eth_udp_loop/u_arp/crc_data [22];
eth_udp_loop/u_arp/crc_data [23];
eth_udp_loop/u_arp/crc_data [31];
eth_udp_loop/u_arp/crc_next [26];
eth_udp_loop/u_arp/crc_next [27];
eth_udp_loop/u_arp/crc_next [28];
eth_udp_loop/u_arp/crc_next [30];
eth_udp_loop/u_arp/u_arp_rx/N58 [3];
eth_udp_loop/u_arp/u_arp_rx/N58 [4];
eth_udp_loop/u_arp/u_arp_rx/N643 [0];
eth_udp_loop/u_arp/u_arp_rx/N643 [1];
eth_udp_loop/u_arp/u_arp_rx/N643 [2];
eth_udp_loop/u_arp/u_arp_rx/N643 [3];
eth_udp_loop/u_arp/u_arp_rx/N643 [4];
eth_udp_loop/u_arp/u_arp_rx/N643 [5];
eth_udp_loop/u_arp/u_arp_rx/N643 [6];
eth_udp_loop/u_arp/u_arp_rx/N643 [7];
eth_udp_loop/u_arp/u_arp_rx/cnt [0];
eth_udp_loop/u_arp/u_arp_rx/cnt [1];
eth_udp_loop/u_arp/u_arp_rx/cnt [2];
eth_udp_loop/u_arp/u_arp_rx/cnt [3];
eth_udp_loop/u_arp/u_arp_rx/cnt [4];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [0];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [1];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [2];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [3];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [4];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [5];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [6];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [7];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [8];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [9];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [10];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [11];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [12];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [13];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [14];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [15];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [16];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [17];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [18];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [19];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [20];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [21];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [22];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [23];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [24];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [25];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [26];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [27];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [28];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [29];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [30];
eth_udp_loop/u_arp/u_arp_rx/des_ip_t [31];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [0];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [1];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [2];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [3];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [4];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [5];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [6];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [7];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [8];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [9];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [10];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [11];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [12];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [13];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [14];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [15];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [16];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [17];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [18];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [19];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [20];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [21];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [22];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [23];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [24];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [25];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [26];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [27];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [28];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [29];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [30];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [31];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [32];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [33];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [34];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [35];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [36];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [37];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [38];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [39];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [40];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [41];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [42];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [43];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [44];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [45];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [46];
eth_udp_loop/u_arp/u_arp_rx/des_mac_t [47];
eth_udp_loop/u_arp/u_arp_rx/eth_type [8];
eth_udp_loop/u_arp/u_arp_rx/eth_type [9];
eth_udp_loop/u_arp/u_arp_rx/eth_type [10];
eth_udp_loop/u_arp/u_arp_rx/eth_type [11];
eth_udp_loop/u_arp/u_arp_rx/eth_type [12];
eth_udp_loop/u_arp/u_arp_rx/eth_type [13];
eth_udp_loop/u_arp/u_arp_rx/eth_type [14];
eth_udp_loop/u_arp/u_arp_rx/eth_type [15];
eth_udp_loop/u_arp/u_arp_rx/next_state [0];
eth_udp_loop/u_arp/u_arp_rx/next_state [1];
eth_udp_loop/u_arp/u_arp_rx/next_state [2];
eth_udp_loop/u_arp/u_arp_rx/next_state [3];
eth_udp_loop/u_arp/u_arp_rx/next_state [4];
eth_udp_loop/u_arp/u_arp_rx/op_data [0];
eth_udp_loop/u_arp/u_arp_rx/op_data [1];
eth_udp_loop/u_arp/u_arp_rx/op_data [2];
eth_udp_loop/u_arp/u_arp_rx/op_data [3];
eth_udp_loop/u_arp/u_arp_rx/op_data [4];
eth_udp_loop/u_arp/u_arp_rx/op_data [5];
eth_udp_loop/u_arp/u_arp_rx/op_data [6];
eth_udp_loop/u_arp/u_arp_rx/op_data [7];
eth_udp_loop/u_arp/u_arp_rx/op_data [8];
eth_udp_loop/u_arp/u_arp_rx/op_data [9];
eth_udp_loop/u_arp/u_arp_rx/op_data [10];
eth_udp_loop/u_arp/u_arp_rx/op_data [11];
eth_udp_loop/u_arp/u_arp_rx/op_data [12];
eth_udp_loop/u_arp/u_arp_rx/op_data [13];
eth_udp_loop/u_arp/u_arp_rx/op_data [14];
eth_udp_loop/u_arp/u_arp_rx/op_data [15];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [0];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [1];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [2];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [3];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [4];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [5];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [6];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [7];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [8];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [9];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [10];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [11];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [12];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [13];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [14];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [15];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [16];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [17];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [18];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [19];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [20];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [21];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [22];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [23];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [24];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [25];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [26];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [27];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [28];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [29];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [30];
eth_udp_loop/u_arp/u_arp_rx/src_ip_t [31];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [0];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [1];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [2];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [3];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [4];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [5];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [6];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [7];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [8];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [9];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [10];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [11];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [12];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [13];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [14];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [15];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [16];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [17];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [18];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [19];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [20];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [21];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [22];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [23];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [24];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [25];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [26];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [27];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [28];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [29];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [30];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [31];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [32];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [33];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [34];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [35];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [36];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [37];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [38];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [39];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [40];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [41];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [42];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [43];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [44];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [45];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [46];
eth_udp_loop/u_arp/u_arp_rx/src_mac_t [47];
eth_udp_loop/u_arp/u_arp_tx/N184 [1];
eth_udp_loop/u_arp/u_arp_tx/N184 [2];
eth_udp_loop/u_arp/u_arp_tx/N184 [3];
eth_udp_loop/u_arp/u_arp_tx/N184 [5];
eth_udp_loop/u_arp/u_arp_tx/N218 [0];
eth_udp_loop/u_arp/u_arp_tx/N218 [1];
eth_udp_loop/u_arp/u_arp_tx/N218 [2];
eth_udp_loop/u_arp/u_arp_tx/N218 [3];
eth_udp_loop/u_arp/u_arp_tx/N218 [4];
eth_udp_loop/u_arp/u_arp_tx/N218 [5];
eth_udp_loop/u_arp/u_arp_tx/N218 [6];
eth_udp_loop/u_arp/u_arp_tx/N218 [7];
eth_udp_loop/u_arp/u_arp_tx/arp_data[7] [0];
eth_udp_loop/u_arp/u_arp_tx/arp_data[7] [1];
eth_udp_loop/u_arp/u_arp_tx/arp_data[18] [0];
eth_udp_loop/u_arp/u_arp_tx/arp_data[18] [1];
eth_udp_loop/u_arp/u_arp_tx/arp_data[18] [2];
eth_udp_loop/u_arp/u_arp_tx/arp_data[18] [3];
eth_udp_loop/u_arp/u_arp_tx/arp_data[18] [4];
eth_udp_loop/u_arp/u_arp_tx/arp_data[18] [5];
eth_udp_loop/u_arp/u_arp_tx/arp_data[18] [6];
eth_udp_loop/u_arp/u_arp_tx/arp_data[18] [7];
eth_udp_loop/u_arp/u_arp_tx/arp_data[19] [0];
eth_udp_loop/u_arp/u_arp_tx/arp_data[19] [1];
eth_udp_loop/u_arp/u_arp_tx/arp_data[19] [2];
eth_udp_loop/u_arp/u_arp_tx/arp_data[19] [3];
eth_udp_loop/u_arp/u_arp_tx/arp_data[19] [4];
eth_udp_loop/u_arp/u_arp_tx/arp_data[19] [5];
eth_udp_loop/u_arp/u_arp_tx/arp_data[19] [6];
eth_udp_loop/u_arp/u_arp_tx/arp_data[19] [7];
eth_udp_loop/u_arp/u_arp_tx/arp_data[20] [0];
eth_udp_loop/u_arp/u_arp_tx/arp_data[20] [1];
eth_udp_loop/u_arp/u_arp_tx/arp_data[20] [2];
eth_udp_loop/u_arp/u_arp_tx/arp_data[20] [3];
eth_udp_loop/u_arp/u_arp_tx/arp_data[20] [4];
eth_udp_loop/u_arp/u_arp_tx/arp_data[20] [5];
eth_udp_loop/u_arp/u_arp_tx/arp_data[20] [6];
eth_udp_loop/u_arp/u_arp_tx/arp_data[20] [7];
eth_udp_loop/u_arp/u_arp_tx/arp_data[21] [0];
eth_udp_loop/u_arp/u_arp_tx/arp_data[21] [1];
eth_udp_loop/u_arp/u_arp_tx/arp_data[21] [2];
eth_udp_loop/u_arp/u_arp_tx/arp_data[21] [3];
eth_udp_loop/u_arp/u_arp_tx/arp_data[21] [4];
eth_udp_loop/u_arp/u_arp_tx/arp_data[21] [5];
eth_udp_loop/u_arp/u_arp_tx/arp_data[21] [6];
eth_udp_loop/u_arp/u_arp_tx/arp_data[21] [7];
eth_udp_loop/u_arp/u_arp_tx/arp_data[22] [0];
eth_udp_loop/u_arp/u_arp_tx/arp_data[22] [1];
eth_udp_loop/u_arp/u_arp_tx/arp_data[22] [2];
eth_udp_loop/u_arp/u_arp_tx/arp_data[22] [3];
eth_udp_loop/u_arp/u_arp_tx/arp_data[22] [4];
eth_udp_loop/u_arp/u_arp_tx/arp_data[22] [5];
eth_udp_loop/u_arp/u_arp_tx/arp_data[22] [6];
eth_udp_loop/u_arp/u_arp_tx/arp_data[22] [7];
eth_udp_loop/u_arp/u_arp_tx/arp_data[23] [0];
eth_udp_loop/u_arp/u_arp_tx/arp_data[23] [1];
eth_udp_loop/u_arp/u_arp_tx/arp_data[23] [2];
eth_udp_loop/u_arp/u_arp_tx/arp_data[23] [3];
eth_udp_loop/u_arp/u_arp_tx/arp_data[23] [4];
eth_udp_loop/u_arp/u_arp_tx/arp_data[23] [5];
eth_udp_loop/u_arp/u_arp_tx/arp_data[23] [6];
eth_udp_loop/u_arp/u_arp_tx/arp_data[23] [7];
eth_udp_loop/u_arp/u_arp_tx/arp_data[24] [0];
eth_udp_loop/u_arp/u_arp_tx/arp_data[24] [1];
eth_udp_loop/u_arp/u_arp_tx/arp_data[24] [2];
eth_udp_loop/u_arp/u_arp_tx/arp_data[24] [3];
eth_udp_loop/u_arp/u_arp_tx/arp_data[24] [4];
eth_udp_loop/u_arp/u_arp_tx/arp_data[24] [5];
eth_udp_loop/u_arp/u_arp_tx/arp_data[24] [6];
eth_udp_loop/u_arp/u_arp_tx/arp_data[24] [7];
eth_udp_loop/u_arp/u_arp_tx/arp_data[25] [0];
eth_udp_loop/u_arp/u_arp_tx/arp_data[25] [1];
eth_udp_loop/u_arp/u_arp_tx/arp_data[25] [2];
eth_udp_loop/u_arp/u_arp_tx/arp_data[25] [3];
eth_udp_loop/u_arp/u_arp_tx/arp_data[25] [4];
eth_udp_loop/u_arp/u_arp_tx/arp_data[25] [5];
eth_udp_loop/u_arp/u_arp_tx/arp_data[25] [6];
eth_udp_loop/u_arp/u_arp_tx/arp_data[25] [7];
eth_udp_loop/u_arp/u_arp_tx/arp_data[26] [0];
eth_udp_loop/u_arp/u_arp_tx/arp_data[26] [1];
eth_udp_loop/u_arp/u_arp_tx/arp_data[26] [2];
eth_udp_loop/u_arp/u_arp_tx/arp_data[26] [3];
eth_udp_loop/u_arp/u_arp_tx/arp_data[26] [4];
eth_udp_loop/u_arp/u_arp_tx/arp_data[26] [5];
eth_udp_loop/u_arp/u_arp_tx/arp_data[26] [6];
eth_udp_loop/u_arp/u_arp_tx/arp_data[26] [7];
eth_udp_loop/u_arp/u_arp_tx/arp_data[27] [0];
eth_udp_loop/u_arp/u_arp_tx/arp_data[27] [1];
eth_udp_loop/u_arp/u_arp_tx/arp_data[27] [2];
eth_udp_loop/u_arp/u_arp_tx/arp_data[27] [3];
eth_udp_loop/u_arp/u_arp_tx/arp_data[27] [4];
eth_udp_loop/u_arp/u_arp_tx/arp_data[27] [5];
eth_udp_loop/u_arp/u_arp_tx/arp_data[27] [6];
eth_udp_loop/u_arp/u_arp_tx/arp_data[27] [7];
eth_udp_loop/u_arp/u_arp_tx/cnt [0];
eth_udp_loop/u_arp/u_arp_tx/cnt [1];
eth_udp_loop/u_arp/u_arp_tx/cnt [2];
eth_udp_loop/u_arp/u_arp_tx/cnt [3];
eth_udp_loop/u_arp/u_arp_tx/cnt [4];
eth_udp_loop/u_arp/u_arp_tx/cnt [5];
eth_udp_loop/u_arp/u_arp_tx/data_cnt [0];
eth_udp_loop/u_arp/u_arp_tx/data_cnt [1];
eth_udp_loop/u_arp/u_arp_tx/data_cnt [2];
eth_udp_loop/u_arp/u_arp_tx/data_cnt [3];
eth_udp_loop/u_arp/u_arp_tx/data_cnt [4];
eth_udp_loop/u_arp/u_arp_tx/next_state [1];
eth_udp_loop/u_arp/u_arp_tx/next_state [2];
eth_udp_loop/u_arp/u_arp_tx/next_state [3];
eth_udp_loop/u_arp/u_arp_tx/next_state [4];
eth_udp_loop/u_arp/u_crc32_d8/crc_data [24];
eth_udp_loop/u_arp/u_crc32_d8/crc_data [25];
eth_udp_loop/u_arp/u_crc32_d8/crc_data [26];
eth_udp_loop/u_arp/u_crc32_d8/crc_data [27];
eth_udp_loop/u_arp/u_crc32_d8/crc_data [28];
eth_udp_loop/u_arp/u_crc32_d8/crc_data [29];
eth_udp_loop/u_arp/u_crc32_d8/crc_data [30];
eth_udp_loop/u_arp/u_crc32_d8/crc_next [0];
eth_udp_loop/u_arp/u_crc32_d8/crc_next [1];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_low [0];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_low [1];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_low [2];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_low [3];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r [0];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r [1];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r [2];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r [3];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r [4];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r [5];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r [6];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r [7];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r_d1 [0];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r_d1 [1];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r_d1 [2];
eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gmii_txd_r_d1 [3];
eth_udp_loop/u_udp/crc_data [0];
eth_udp_loop/u_udp/crc_data [1];
eth_udp_loop/u_udp/crc_data [2];
eth_udp_loop/u_udp/crc_data [3];
eth_udp_loop/u_udp/crc_data [4];
eth_udp_loop/u_udp/crc_data [5];
eth_udp_loop/u_udp/crc_data [6];
eth_udp_loop/u_udp/crc_data [7];
eth_udp_loop/u_udp/crc_data [8];
eth_udp_loop/u_udp/crc_data [9];
eth_udp_loop/u_udp/crc_data [10];
eth_udp_loop/u_udp/crc_data [11];
eth_udp_loop/u_udp/crc_data [12];
eth_udp_loop/u_udp/crc_data [13];
eth_udp_loop/u_udp/crc_data [14];
eth_udp_loop/u_udp/crc_data [15];
eth_udp_loop/u_udp/crc_data [16];
eth_udp_loop/u_udp/crc_data [17];
eth_udp_loop/u_udp/crc_data [18];
eth_udp_loop/u_udp/crc_data [19];
eth_udp_loop/u_udp/crc_data [20];
eth_udp_loop/u_udp/crc_data [21];
eth_udp_loop/u_udp/crc_data [22];
eth_udp_loop/u_udp/crc_data [23];
eth_udp_loop/u_udp/crc_data [26];
eth_udp_loop/u_udp/crc_data [27];
eth_udp_loop/u_udp/crc_data [28];
eth_udp_loop/u_udp/crc_data [29];
eth_udp_loop/u_udp/crc_data [31];
eth_udp_loop/u_udp/crc_next [0];
eth_udp_loop/u_udp/u_crc32_d8/crc_data [24];
eth_udp_loop/u_udp/u_crc32_d8/crc_data [25];
eth_udp_loop/u_udp/u_crc32_d8/crc_data [30];
eth_udp_loop/u_udp/u_crc32_d8/crc_next [1];
eth_udp_loop/u_udp/u_udp_rx/N70 [4];
eth_udp_loop/u_udp/u_udp_rx/N188.co [2];
eth_udp_loop/u_udp/u_udp_rx/N226_1.co [2];
eth_udp_loop/u_udp/u_udp_rx/N226_1.co [4];
eth_udp_loop/u_udp/u_udp_rx/N226_1.co [6];
eth_udp_loop/u_udp/u_udp_rx/N226_1.co [8];
eth_udp_loop/u_udp/u_udp_rx/N226_1.co [10];
eth_udp_loop/u_udp/u_udp_rx/N249 [1];
eth_udp_loop/u_udp/u_udp_rx/N249 [2];
eth_udp_loop/u_udp/u_udp_rx/N249 [3];
eth_udp_loop/u_udp/u_udp_rx/N249 [4];
eth_udp_loop/u_udp/u_udp_rx/N249 [5];
eth_udp_loop/u_udp/u_udp_rx/N249 [6];
eth_udp_loop/u_udp/u_udp_rx/N249 [7];
eth_udp_loop/u_udp/u_udp_rx/N249 [8];
eth_udp_loop/u_udp/u_udp_rx/N249 [9];
eth_udp_loop/u_udp/u_udp_rx/N249 [10];
eth_udp_loop/u_udp/u_udp_rx/N249 [11];
eth_udp_loop/u_udp/u_udp_rx/N249 [12];
eth_udp_loop/u_udp/u_udp_rx/N249 [13];
eth_udp_loop/u_udp/u_udp_rx/N249 [14];
eth_udp_loop/u_udp/u_udp_rx/N249 [15];
eth_udp_loop/u_udp/u_udp_rx/N249_1.co [2];
eth_udp_loop/u_udp/u_udp_rx/N249_1.co [4];
eth_udp_loop/u_udp/u_udp_rx/N249_1.co [6];
eth_udp_loop/u_udp/u_udp_rx/N249_1.co [8];
eth_udp_loop/u_udp/u_udp_rx/N249_1.co [10];
eth_udp_loop/u_udp/u_udp_rx/N249_1.co [12];
eth_udp_loop/u_udp/u_udp_rx/N249_1.co [14];
eth_udp_loop/u_udp/u_udp_rx/N250.co [2];
eth_udp_loop/u_udp/u_udp_rx/N250.co [6];
eth_udp_loop/u_udp/u_udp_rx/N250.co [10];
eth_udp_loop/u_udp/u_udp_rx/cnt [0];
eth_udp_loop/u_udp/u_udp_rx/cnt [1];
eth_udp_loop/u_udp/u_udp_rx/cnt [2];
eth_udp_loop/u_udp/u_udp_rx/cnt [3];
eth_udp_loop/u_udp/u_udp_rx/cnt [4];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [0];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [1];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [2];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [3];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [4];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [5];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [6];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [7];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [8];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [9];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [10];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [11];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [12];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [13];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [14];
eth_udp_loop/u_udp/u_udp_rx/data_byte_num [15];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [0];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [1];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [2];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [3];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [4];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [5];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [6];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [7];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [8];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [9];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [10];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [11];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [12];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [13];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [14];
eth_udp_loop/u_udp/u_udp_rx/data_cnt [15];
eth_udp_loop/u_udp/u_udp_rx/des_ip [0];
eth_udp_loop/u_udp/u_udp_rx/des_ip [1];
eth_udp_loop/u_udp/u_udp_rx/des_ip [2];
eth_udp_loop/u_udp/u_udp_rx/des_ip [3];
eth_udp_loop/u_udp/u_udp_rx/des_ip [4];
eth_udp_loop/u_udp/u_udp_rx/des_ip [5];
eth_udp_loop/u_udp/u_udp_rx/des_ip [6];
eth_udp_loop/u_udp/u_udp_rx/des_ip [7];
eth_udp_loop/u_udp/u_udp_rx/des_ip [8];
eth_udp_loop/u_udp/u_udp_rx/des_ip [9];
eth_udp_loop/u_udp/u_udp_rx/des_ip [10];
eth_udp_loop/u_udp/u_udp_rx/des_ip [11];
eth_udp_loop/u_udp/u_udp_rx/des_ip [12];
eth_udp_loop/u_udp/u_udp_rx/des_ip [13];
eth_udp_loop/u_udp/u_udp_rx/des_ip [14];
eth_udp_loop/u_udp/u_udp_rx/des_ip [15];
eth_udp_loop/u_udp/u_udp_rx/des_ip [16];
eth_udp_loop/u_udp/u_udp_rx/des_ip [17];
eth_udp_loop/u_udp/u_udp_rx/des_ip [18];
eth_udp_loop/u_udp/u_udp_rx/des_ip [19];
eth_udp_loop/u_udp/u_udp_rx/des_ip [20];
eth_udp_loop/u_udp/u_udp_rx/des_ip [21];
eth_udp_loop/u_udp/u_udp_rx/des_ip [22];
eth_udp_loop/u_udp/u_udp_rx/des_ip [23];
eth_udp_loop/u_udp/u_udp_rx/des_mac [0];
eth_udp_loop/u_udp/u_udp_rx/des_mac [1];
eth_udp_loop/u_udp/u_udp_rx/des_mac [2];
eth_udp_loop/u_udp/u_udp_rx/des_mac [3];
eth_udp_loop/u_udp/u_udp_rx/des_mac [4];
eth_udp_loop/u_udp/u_udp_rx/des_mac [5];
eth_udp_loop/u_udp/u_udp_rx/des_mac [6];
eth_udp_loop/u_udp/u_udp_rx/des_mac [7];
eth_udp_loop/u_udp/u_udp_rx/des_mac [8];
eth_udp_loop/u_udp/u_udp_rx/des_mac [9];
eth_udp_loop/u_udp/u_udp_rx/des_mac [10];
eth_udp_loop/u_udp/u_udp_rx/des_mac [11];
eth_udp_loop/u_udp/u_udp_rx/des_mac [12];
eth_udp_loop/u_udp/u_udp_rx/des_mac [13];
eth_udp_loop/u_udp/u_udp_rx/des_mac [14];
eth_udp_loop/u_udp/u_udp_rx/des_mac [15];
eth_udp_loop/u_udp/u_udp_rx/des_mac [16];
eth_udp_loop/u_udp/u_udp_rx/des_mac [17];
eth_udp_loop/u_udp/u_udp_rx/des_mac [18];
eth_udp_loop/u_udp/u_udp_rx/des_mac [19];
eth_udp_loop/u_udp/u_udp_rx/des_mac [20];
eth_udp_loop/u_udp/u_udp_rx/des_mac [21];
eth_udp_loop/u_udp/u_udp_rx/des_mac [22];
eth_udp_loop/u_udp/u_udp_rx/des_mac [23];
eth_udp_loop/u_udp/u_udp_rx/des_mac [24];
eth_udp_loop/u_udp/u_udp_rx/des_mac [25];
eth_udp_loop/u_udp/u_udp_rx/des_mac [26];
eth_udp_loop/u_udp/u_udp_rx/des_mac [27];
eth_udp_loop/u_udp/u_udp_rx/des_mac [28];
eth_udp_loop/u_udp/u_udp_rx/des_mac [29];
eth_udp_loop/u_udp/u_udp_rx/des_mac [30];
eth_udp_loop/u_udp/u_udp_rx/des_mac [31];
eth_udp_loop/u_udp/u_udp_rx/des_mac [32];
eth_udp_loop/u_udp/u_udp_rx/des_mac [33];
eth_udp_loop/u_udp/u_udp_rx/des_mac [34];
eth_udp_loop/u_udp/u_udp_rx/des_mac [35];
eth_udp_loop/u_udp/u_udp_rx/des_mac [36];
eth_udp_loop/u_udp/u_udp_rx/des_mac [37];
eth_udp_loop/u_udp/u_udp_rx/des_mac [38];
eth_udp_loop/u_udp/u_udp_rx/des_mac [39];
eth_udp_loop/u_udp/u_udp_rx/des_mac [40];
eth_udp_loop/u_udp/u_udp_rx/des_mac [41];
eth_udp_loop/u_udp/u_udp_rx/des_mac [42];
eth_udp_loop/u_udp/u_udp_rx/des_mac [43];
eth_udp_loop/u_udp/u_udp_rx/des_mac [44];
eth_udp_loop/u_udp/u_udp_rx/des_mac [45];
eth_udp_loop/u_udp/u_udp_rx/des_mac [46];
eth_udp_loop/u_udp/u_udp_rx/des_mac [47];
eth_udp_loop/u_udp/u_udp_rx/eth_type [8];
eth_udp_loop/u_udp/u_udp_rx/eth_type [9];
eth_udp_loop/u_udp/u_udp_rx/eth_type [10];
eth_udp_loop/u_udp/u_udp_rx/eth_type [11];
eth_udp_loop/u_udp/u_udp_rx/eth_type [12];
eth_udp_loop/u_udp/u_udp_rx/eth_type [13];
eth_udp_loop/u_udp/u_udp_rx/eth_type [14];
eth_udp_loop/u_udp/u_udp_rx/eth_type [15];
eth_udp_loop/u_udp/u_udp_rx/ip_head_byte_num [2];
eth_udp_loop/u_udp/u_udp_rx/ip_head_byte_num [3];
eth_udp_loop/u_udp/u_udp_rx/ip_head_byte_num [4];
eth_udp_loop/u_udp/u_udp_rx/ip_head_byte_num [5];
eth_udp_loop/u_udp/u_udp_rx/next_state [0];
eth_udp_loop/u_udp/u_udp_rx/next_state [1];
eth_udp_loop/u_udp/u_udp_rx/next_state [2];
eth_udp_loop/u_udp/u_udp_rx/next_state [3];
eth_udp_loop/u_udp/u_udp_rx/next_state [4];
eth_udp_loop/u_udp/u_udp_rx/next_state [5];
eth_udp_loop/u_udp/u_udp_rx/next_state [6];
eth_udp_loop/u_udp/u_udp_rx/rec_en_cnt [0];
eth_udp_loop/u_udp/u_udp_rx/rec_en_cnt [1];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [0];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [1];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [2];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [3];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [4];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [5];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [6];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [7];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [8];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [9];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [10];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [11];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [12];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [13];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [14];
eth_udp_loop/u_udp/u_udp_rx/udp_byte_num [15];
eth_udp_loop/u_udp/u_udp_tx/N186 [2];
eth_udp_loop/u_udp/u_udp_tx/N248 [0];
eth_udp_loop/u_udp/u_udp_tx/N248 [1];
eth_udp_loop/u_udp/u_udp_tx/N248 [2];
eth_udp_loop/u_udp/u_udp_tx/N248 [3];
eth_udp_loop/u_udp/u_udp_tx/N248 [4];
eth_udp_loop/u_udp/u_udp_tx/N248 [5];
eth_udp_loop/u_udp/u_udp_tx/N248 [6];
eth_udp_loop/u_udp/u_udp_tx/N248 [7];
eth_udp_loop/u_udp/u_udp_tx/N310.co [6];
eth_udp_loop/u_udp/u_udp_tx/N310.co [10];
eth_udp_loop/u_udp/u_udp_tx/N321.co [6];
eth_udp_loop/u_udp/u_udp_tx/N321.co [10];
eth_udp_loop/u_udp/u_udp_tx/N328 [0];
eth_udp_loop/u_udp/u_udp_tx/N328 [1];
eth_udp_loop/u_udp/u_udp_tx/N328 [2];
eth_udp_loop/u_udp/u_udp_tx/N328 [3];
eth_udp_loop/u_udp/u_udp_tx/N328 [4];
eth_udp_loop/u_udp/u_udp_tx/N328 [5];
eth_udp_loop/u_udp/u_udp_tx/N328 [6];
eth_udp_loop/u_udp/u_udp_tx/N328 [7];
eth_udp_loop/u_udp/u_udp_tx/N328 [8];
eth_udp_loop/u_udp/u_udp_tx/N328 [9];
eth_udp_loop/u_udp/u_udp_tx/N328 [10];
eth_udp_loop/u_udp/u_udp_tx/N328 [11];
eth_udp_loop/u_udp/u_udp_tx/N328 [12];
eth_udp_loop/u_udp/u_udp_tx/N328 [13];
eth_udp_loop/u_udp/u_udp_tx/N328 [14];
eth_udp_loop/u_udp/u_udp_tx/N328 [15];
eth_udp_loop/u_udp/u_udp_tx/N331.co [2];
eth_udp_loop/u_udp/u_udp_tx/N331.co [6];
eth_udp_loop/u_udp/u_udp_tx/N331.co [12];
eth_udp_loop/u_udp/u_udp_tx/N3656 [1];
eth_udp_loop/u_udp/u_udp_tx/N3656 [2];
eth_udp_loop/u_udp/u_udp_tx/N3656 [3];
eth_udp_loop/u_udp/u_udp_tx/N3656 [4];
eth_udp_loop/u_udp/u_udp_tx/N3656 [5];
eth_udp_loop/u_udp/u_udp_tx/N3656 [6];
eth_udp_loop/u_udp/u_udp_tx/N3656 [7];
eth_udp_loop/u_udp/u_udp_tx/N3656 [8];
eth_udp_loop/u_udp/u_udp_tx/N3656 [9];
eth_udp_loop/u_udp/u_udp_tx/N3656 [10];
eth_udp_loop/u_udp/u_udp_tx/N3656 [11];
eth_udp_loop/u_udp/u_udp_tx/N3656 [12];
eth_udp_loop/u_udp/u_udp_tx/N3656 [13];
eth_udp_loop/u_udp/u_udp_tx/N3656 [14];
eth_udp_loop/u_udp/u_udp_tx/N3656 [15];
eth_udp_loop/u_udp/u_udp_tx/N3656 [16];
eth_udp_loop/u_udp/u_udp_tx/N3662 [0];
eth_udp_loop/u_udp/u_udp_tx/N3662 [1];
eth_udp_loop/u_udp/u_udp_tx/N3662 [2];
eth_udp_loop/u_udp/u_udp_tx/N3662 [3];
eth_udp_loop/u_udp/u_udp_tx/N3662 [4];
eth_udp_loop/u_udp/u_udp_tx/N3662 [5];
eth_udp_loop/u_udp/u_udp_tx/N3662 [6];
eth_udp_loop/u_udp/u_udp_tx/N3662 [7];
eth_udp_loop/u_udp/u_udp_tx/N3662 [8];
eth_udp_loop/u_udp/u_udp_tx/N3662 [9];
eth_udp_loop/u_udp/u_udp_tx/N3662 [10];
eth_udp_loop/u_udp/u_udp_tx/N3662 [11];
eth_udp_loop/u_udp/u_udp_tx/N3662 [12];
eth_udp_loop/u_udp/u_udp_tx/N3662 [13];
eth_udp_loop/u_udp/u_udp_tx/N3662 [14];
eth_udp_loop/u_udp/u_udp_tx/N3662 [15];
eth_udp_loop/u_udp/u_udp_tx/N3662 [16];
eth_udp_loop/u_udp/u_udp_tx/N3665 [2];
eth_udp_loop/u_udp/u_udp_tx/N3665 [3];
eth_udp_loop/u_udp/u_udp_tx/N3665 [4];
eth_udp_loop/u_udp/u_udp_tx/N3665 [5];
eth_udp_loop/u_udp/u_udp_tx/N3665 [6];
eth_udp_loop/u_udp/u_udp_tx/N3665 [7];
eth_udp_loop/u_udp/u_udp_tx/N3665 [8];
eth_udp_loop/u_udp/u_udp_tx/N3665 [9];
eth_udp_loop/u_udp/u_udp_tx/N3665 [10];
eth_udp_loop/u_udp/u_udp_tx/N3665 [11];
eth_udp_loop/u_udp/u_udp_tx/N3665 [12];
eth_udp_loop/u_udp/u_udp_tx/N3665 [13];
eth_udp_loop/u_udp/u_udp_tx/N3665 [14];
eth_udp_loop/u_udp/u_udp_tx/N3665 [15];
eth_udp_loop/u_udp/u_udp_tx/N3665 [16];
eth_udp_loop/u_udp/u_udp_tx/N3668 [2];
eth_udp_loop/u_udp/u_udp_tx/N3668 [3];
eth_udp_loop/u_udp/u_udp_tx/N3668 [4];
eth_udp_loop/u_udp/u_udp_tx/N3668 [5];
eth_udp_loop/u_udp/u_udp_tx/N3668 [6];
eth_udp_loop/u_udp/u_udp_tx/N3668 [7];
eth_udp_loop/u_udp/u_udp_tx/N3668 [8];
eth_udp_loop/u_udp/u_udp_tx/N3668 [9];
eth_udp_loop/u_udp/u_udp_tx/N3668 [10];
eth_udp_loop/u_udp/u_udp_tx/N3668 [11];
eth_udp_loop/u_udp/u_udp_tx/N3668 [12];
eth_udp_loop/u_udp/u_udp_tx/N3668 [13];
eth_udp_loop/u_udp/u_udp_tx/N3668 [14];
eth_udp_loop/u_udp/u_udp_tx/N3668 [15];
eth_udp_loop/u_udp/u_udp_tx/N3668 [16];
eth_udp_loop/u_udp/u_udp_tx/N3668 [17];
eth_udp_loop/u_udp/u_udp_tx/N3671 [0];
eth_udp_loop/u_udp/u_udp_tx/N3671 [1];
eth_udp_loop/u_udp/u_udp_tx/N3671 [2];
eth_udp_loop/u_udp/u_udp_tx/N3671 [3];
eth_udp_loop/u_udp/u_udp_tx/N3671 [4];
eth_udp_loop/u_udp/u_udp_tx/N3671 [5];
eth_udp_loop/u_udp/u_udp_tx/N3671 [6];
eth_udp_loop/u_udp/u_udp_tx/N3671 [7];
eth_udp_loop/u_udp/u_udp_tx/N3671 [8];
eth_udp_loop/u_udp/u_udp_tx/N3671 [9];
eth_udp_loop/u_udp/u_udp_tx/N3671 [10];
eth_udp_loop/u_udp/u_udp_tx/N3671 [11];
eth_udp_loop/u_udp/u_udp_tx/N3671 [12];
eth_udp_loop/u_udp/u_udp_tx/N3671 [13];
eth_udp_loop/u_udp/u_udp_tx/N3671 [14];
eth_udp_loop/u_udp/u_udp_tx/N3671 [15];
eth_udp_loop/u_udp/u_udp_tx/N3671 [16];
eth_udp_loop/u_udp/u_udp_tx/N3671 [17];
eth_udp_loop/u_udp/u_udp_tx/N3671 [18];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [0];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [1];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [2];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [3];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [4];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [5];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [6];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [7];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [8];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [9];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [10];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [11];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [12];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [13];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [14];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [15];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [16];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [17];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [18];
eth_udp_loop/u_udp/u_udp_tx/check_buffer [19];
eth_udp_loop/u_udp/u_udp_tx/cnt [0];
eth_udp_loop/u_udp/u_udp_tx/cnt [1];
eth_udp_loop/u_udp/u_udp_tx/cnt [2];
eth_udp_loop/u_udp/u_udp_tx/cnt [3];
eth_udp_loop/u_udp/u_udp_tx/cnt [4];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [0];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [1];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [2];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [3];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [4];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [5];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [6];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [7];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [8];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [9];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [10];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [11];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [12];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [13];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [14];
eth_udp_loop/u_udp/u_udp_tx/data_cnt [15];
eth_udp_loop/u_udp/u_udp_tx/eth_head[0] [0];
eth_udp_loop/u_udp/u_udp_tx/eth_head[0] [1];
eth_udp_loop/u_udp/u_udp_tx/eth_head[0] [2];
eth_udp_loop/u_udp/u_udp_tx/eth_head[0] [3];
eth_udp_loop/u_udp/u_udp_tx/eth_head[0] [4];
eth_udp_loop/u_udp/u_udp_tx/eth_head[0] [5];
eth_udp_loop/u_udp/u_udp_tx/eth_head[0] [6];
eth_udp_loop/u_udp/u_udp_tx/eth_head[0] [7];
eth_udp_loop/u_udp/u_udp_tx/eth_head[1] [0];
eth_udp_loop/u_udp/u_udp_tx/eth_head[1] [1];
eth_udp_loop/u_udp/u_udp_tx/eth_head[1] [2];
eth_udp_loop/u_udp/u_udp_tx/eth_head[1] [3];
eth_udp_loop/u_udp/u_udp_tx/eth_head[1] [4];
eth_udp_loop/u_udp/u_udp_tx/eth_head[1] [5];
eth_udp_loop/u_udp/u_udp_tx/eth_head[1] [6];
eth_udp_loop/u_udp/u_udp_tx/eth_head[1] [7];
eth_udp_loop/u_udp/u_udp_tx/eth_head[2] [0];
eth_udp_loop/u_udp/u_udp_tx/eth_head[2] [1];
eth_udp_loop/u_udp/u_udp_tx/eth_head[2] [2];
eth_udp_loop/u_udp/u_udp_tx/eth_head[2] [3];
eth_udp_loop/u_udp/u_udp_tx/eth_head[2] [4];
eth_udp_loop/u_udp/u_udp_tx/eth_head[2] [5];
eth_udp_loop/u_udp/u_udp_tx/eth_head[2] [6];
eth_udp_loop/u_udp/u_udp_tx/eth_head[2] [7];
eth_udp_loop/u_udp/u_udp_tx/eth_head[3] [0];
eth_udp_loop/u_udp/u_udp_tx/eth_head[3] [1];
eth_udp_loop/u_udp/u_udp_tx/eth_head[3] [2];
eth_udp_loop/u_udp/u_udp_tx/eth_head[3] [3];
eth_udp_loop/u_udp/u_udp_tx/eth_head[3] [4];
eth_udp_loop/u_udp/u_udp_tx/eth_head[3] [5];
eth_udp_loop/u_udp/u_udp_tx/eth_head[3] [6];
eth_udp_loop/u_udp/u_udp_tx/eth_head[3] [7];
eth_udp_loop/u_udp/u_udp_tx/eth_head[4] [0];
eth_udp_loop/u_udp/u_udp_tx/eth_head[4] [1];
eth_udp_loop/u_udp/u_udp_tx/eth_head[4] [2];
eth_udp_loop/u_udp/u_udp_tx/eth_head[4] [3];
eth_udp_loop/u_udp/u_udp_tx/eth_head[4] [4];
eth_udp_loop/u_udp/u_udp_tx/eth_head[4] [5];
eth_udp_loop/u_udp/u_udp_tx/eth_head[4] [6];
eth_udp_loop/u_udp/u_udp_tx/eth_head[4] [7];
eth_udp_loop/u_udp/u_udp_tx/eth_head[5] [0];
eth_udp_loop/u_udp/u_udp_tx/eth_head[5] [1];
eth_udp_loop/u_udp/u_udp_tx/eth_head[5] [2];
eth_udp_loop/u_udp/u_udp_tx/eth_head[5] [3];
eth_udp_loop/u_udp/u_udp_tx/eth_head[5] [4];
eth_udp_loop/u_udp/u_udp_tx/eth_head[5] [5];
eth_udp_loop/u_udp/u_udp_tx/eth_head[5] [6];
eth_udp_loop/u_udp/u_udp_tx/eth_head[5] [7];
eth_udp_loop/u_udp/u_udp_tx/ip_head[0] [2];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [16];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [17];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [18];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [19];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [20];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [21];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [22];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [23];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [24];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [25];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [26];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [27];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [28];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [29];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [30];
eth_udp_loop/u_udp/u_udp_tx/ip_head[1] [31];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [0];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [1];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [2];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [3];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [4];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [5];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [6];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [7];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [8];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [9];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [10];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [11];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [12];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [13];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [14];
eth_udp_loop/u_udp/u_udp_tx/ip_head[2] [15];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [0];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [1];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [2];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [3];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [4];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [5];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [6];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [7];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [8];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [9];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [10];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [11];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [12];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [13];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [14];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [15];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [16];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [17];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [18];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [19];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [20];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [21];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [22];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [23];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [24];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [25];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [26];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [27];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [28];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [29];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [30];
eth_udp_loop/u_udp/u_udp_tx/ip_head[4] [31];
eth_udp_loop/u_udp/u_udp_tx/nb0 [0];
eth_udp_loop/u_udp/u_udp_tx/nb0 [1];
eth_udp_loop/u_udp/u_udp_tx/nb0 [2];
eth_udp_loop/u_udp/u_udp_tx/nb0 [3];
eth_udp_loop/u_udp/u_udp_tx/nb0 [4];
eth_udp_loop/u_udp/u_udp_tx/nb0 [5];
eth_udp_loop/u_udp/u_udp_tx/nb0 [6];
eth_udp_loop/u_udp/u_udp_tx/nb0 [7];
eth_udp_loop/u_udp/u_udp_tx/nb0 [8];
eth_udp_loop/u_udp/u_udp_tx/nb0 [9];
eth_udp_loop/u_udp/u_udp_tx/nb0 [10];
eth_udp_loop/u_udp/u_udp_tx/nb0 [11];
eth_udp_loop/u_udp/u_udp_tx/nb0 [12];
eth_udp_loop/u_udp/u_udp_tx/nb0 [13];
eth_udp_loop/u_udp/u_udp_tx/nb0 [14];
eth_udp_loop/u_udp/u_udp_tx/nb0 [15];
eth_udp_loop/u_udp/u_udp_tx/nb0 [16];
eth_udp_loop/u_udp/u_udp_tx/nb1 [0];
eth_udp_loop/u_udp/u_udp_tx/nb1 [1];
eth_udp_loop/u_udp/u_udp_tx/nb1 [2];
eth_udp_loop/u_udp/u_udp_tx/nb1 [3];
eth_udp_loop/u_udp/u_udp_tx/next_state [0];
eth_udp_loop/u_udp/u_udp_tx/next_state [1];
eth_udp_loop/u_udp/u_udp_tx/next_state [3];
eth_udp_loop/u_udp/u_udp_tx/next_state [4];
eth_udp_loop/u_udp/u_udp_tx/next_state [6];
eth_udp_loop/u_udp/u_udp_tx/real_add_cnt [0];
eth_udp_loop/u_udp/u_udp_tx/real_add_cnt [1];
eth_udp_loop/u_udp/u_udp_tx/real_add_cnt [2];
eth_udp_loop/u_udp/u_udp_tx/real_add_cnt [3];
eth_udp_loop/u_udp/u_udp_tx/real_add_cnt [4];
eth_udp_loop/u_udp/u_udp_tx/total_num [2];
eth_udp_loop/u_udp/u_udp_tx/tx_bit_sel [0];
eth_udp_loop/u_udp/u_udp_tx/tx_bit_sel [1];
eth_udp_loop/udp_gmii_txd [0];
eth_udp_loop/udp_gmii_txd [1];
eth_udp_loop/udp_gmii_txd [2];
eth_udp_loop/udp_gmii_txd [3];
eth_udp_loop/udp_gmii_txd [4];
eth_udp_loop/udp_gmii_txd [5];
eth_udp_loop/udp_gmii_txd [6];
eth_udp_loop/udp_gmii_txd [7];
fft_data[0];
fft_data[1];
fft_data[2];
fft_data[3];
fft_data[4];
fft_data[5];
fft_data[6];
fft_data[7];
fft_data[8];
fft_data[9];
fft_data[10];
fft_data[11];
fft_data[12];
fft_data[13];
fft_data[14];
fft_data[15];
fft_data_1[0];
fft_data_1[1];
fft_data_1[2];
fft_data_1[3];
fft_data_1[4];
fft_data_1[5];
fft_data_1[6];
fft_data_1[7];
fft_data_1[8];
fft_data_1[9];
fft_data_1[10];
fft_data_1[11];
fft_data_1[12];
fft_data_1[13];
fft_data_1[14];
fft_data_1[15];
fft_fifo_rddata[0];
fft_fifo_rddata[1];
fft_fifo_rddata[2];
fft_fifo_rddata[3];
fft_fifo_rddata[4];
fft_fifo_rddata[5];
fft_fifo_rddata[6];
fft_fifo_rddata[7];
fft_fifo_rddata[8];
fft_fifo_rddata[9];
fft_fifo_rddata[10];
fft_fifo_rddata[11];
fft_fifo_rddata[12];
fft_fifo_rddata[13];
fft_fifo_rddata[14];
fft_fifo_rddata[15];
fft_fifo_rddata_1[0];
fft_fifo_rddata_1[1];
fft_fifo_rddata_1[2];
fft_fifo_rddata_1[3];
fft_fifo_rddata_1[4];
fft_fifo_rddata_1[5];
fft_fifo_rddata_1[6];
fft_fifo_rddata_1[7];
fft_fifo_rddata_1[8];
fft_fifo_rddata_1[9];
fft_fifo_rddata_1[10];
fft_fifo_rddata_1[11];
fft_fifo_rddata_1[12];
fft_fifo_rddata_1[13];
fft_fifo_rddata_1[14];
fft_fifo_rddata_1[15];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [0];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [1];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [3];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [4];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [5];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [6];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [7];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [8];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [0];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [1];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [3];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [4];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [5];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [6];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [7];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [8];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N137.co [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.co [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.co [6];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rbin [8];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [0];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [1];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [3];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [4];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [5];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [6];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [7];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [8];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [0];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [1];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [4];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [5];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [6];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [8];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [1];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [4];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [5];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [6];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [0];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [1];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [3];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [4];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [5];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [6];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [7];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [8];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [0];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [1];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [3];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [4];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [5];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [6];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [7];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [8];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wbin [8];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [0];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [1];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [3];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [4];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [5];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [6];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [7];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [8];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [1];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [4];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [5];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [6];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [0];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [1];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [3];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [4];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [5];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [6];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [7];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [8];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [0];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [1];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [3];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [4];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [5];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [6];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [7];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [8];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [0];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [1];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [2];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [4];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [5];
freq_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [6];
freq_fifo/U_ipml_fifo_fifo_16x256/rd_addr [0];
freq_fifo/U_ipml_fifo_fifo_16x256/rd_addr [1];
freq_fifo/U_ipml_fifo_fifo_16x256/rd_addr [2];
freq_fifo/U_ipml_fifo_fifo_16x256/rd_addr [3];
freq_fifo/U_ipml_fifo_fifo_16x256/rd_addr [4];
freq_fifo/U_ipml_fifo_fifo_16x256/rd_addr [5];
freq_fifo/U_ipml_fifo_fifo_16x256/rd_addr [6];
freq_fifo/U_ipml_fifo_fifo_16x256/rd_addr [7];
freq_fifo/U_ipml_fifo_fifo_16x256/wr_addr [0];
freq_fifo/U_ipml_fifo_fifo_16x256/wr_addr [1];
freq_fifo/U_ipml_fifo_fifo_16x256/wr_addr [2];
freq_fifo/U_ipml_fifo_fifo_16x256/wr_addr [3];
freq_fifo/U_ipml_fifo_fifo_16x256/wr_addr [4];
freq_fifo/U_ipml_fifo_fifo_16x256/wr_addr [5];
freq_fifo/U_ipml_fifo_fifo_16x256/wr_addr [6];
freq_fifo/U_ipml_fifo_fifo_16x256/wr_addr [7];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [0];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [3];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [7];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [8];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [0];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [3];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [7];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [8];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N137.co [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.co [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.co [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rbin [8];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [0];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [3];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [7];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [8];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [0];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [8];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [0];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [3];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [7];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [8];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [0];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [3];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [7];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [8];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wbin [8];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [0];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [3];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [7];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [8];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [0];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [3];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [7];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [8];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [0];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [3];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [7];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [8];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [0];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [0];
freq_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [3];
freq_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [7];
freq_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [0];
freq_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [1];
freq_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [2];
freq_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [3];
freq_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [4];
freq_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [5];
freq_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [6];
freq_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [7];
g_in[2];
g_in[3];
g_in[4];
g_in[5];
g_in[6];
g_in[7];
g_out[0];
g_out[1];
g_out[2];
g_out[3];
g_out[4];
g_out[5];
g_out[6];
g_out[7];
hdmi_tx_inst/buffer_dout [0];
hdmi_tx_inst/buffer_dout [1];
hdmi_tx_inst/buffer_dout [2];
hdmi_tx_inst/buffer_dout [3];
hdmi_tx_inst/buffer_dout [4];
hdmi_tx_inst/buffer_dout [5];
hdmi_tx_inst/buffer_dout [6];
hdmi_tx_inst/buffer_dout [7];
hdmi_tx_inst/buffer_dout [8];
hdmi_tx_inst/buffer_dout [9];
hdmi_tx_inst/buffer_dout [10];
hdmi_tx_inst/buffer_dout [11];
hdmi_tx_inst/buffer_dout [12];
hdmi_tx_inst/buffer_dout [13];
hdmi_tx_inst/buffer_dout [14];
hdmi_tx_inst/buffer_dout [15];
hdmi_tx_inst/buffer_dout [16];
hdmi_tx_inst/buffer_dout [17];
hdmi_tx_inst/buffer_dout [18];
hdmi_tx_inst/buffer_dout [19];
hdmi_tx_inst/buffer_dout [20];
hdmi_tx_inst/buffer_dout [21];
hdmi_tx_inst/buffer_dout [22];
hdmi_tx_inst/buffer_dout [23];
hdmi_tx_inst/buffer_dout [24];
hdmi_tx_inst/buffer_dout [25];
hdmi_tx_inst/buffer_dout [26];
hdmi_tx_inst/buffer_dout [27];
hdmi_tx_inst/buffer_dout [28];
hdmi_tx_inst/buffer_dout [29];
hdmi_tx_inst/buffer_dout [30];
hdmi_tx_inst/buffer_dout [31];
hdmi_tx_inst/data_cnt [0];
hdmi_tx_inst/data_cnt [1];
hdmi_tx_inst/data_cnt [2];
hdmi_tx_inst/data_cnt [3];
hdmi_tx_inst/data_cnt [4];
hdmi_tx_inst/data_cnt [5];
hdmi_tx_inst/data_cnt [6];
hdmi_tx_inst/data_cnt [7];
hdmi_tx_inst/data_cnt [8];
hdmi_tx_inst/data_cnt [9];
hdmi_tx_inst/data_cnt [10];
hdmi_tx_inst/data_cnt [11];
hdmi_tx_inst/data_cnt [12];
hdmi_tx_inst/data_cnt [13];
hdmi_tx_inst/data_cnt [14];
hdmi_tx_inst/data_cnt [15];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [0];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [11];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [12];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N84 [0];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N84 [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N84 [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N84 [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N84 [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N84 [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N84 [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N84 [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N84 [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N84 [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N84 [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N84 [11];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N175.co [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N175.co [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N333_5.co [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N333_5.co [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N333_5.co [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N333_5.co [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N333_5.co [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rbin [11];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rptr [0];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rptr [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rptr [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rptr [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rptr [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rptr [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rptr [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rptr [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rptr [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rptr [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rptr [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rptr [11];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rrptr [0];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rrptr [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rrptr [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rrptr [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rrptr [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rrptr [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rrptr [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rrptr [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rrptr [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rrptr [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rrptr [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rrptr [11];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr1 [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr1 [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr1 [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr1 [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr1 [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr1 [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr1 [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr1 [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr1 [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr1 [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr1 [11];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr1 [12];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2 [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2 [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2 [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2 [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2 [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2 [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2 [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2 [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2 [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2 [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2 [11];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2 [12];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2_b [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2_b [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2_b [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2_b [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2_b [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2_b [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2_b [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2_b [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2_b [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2_b [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2_b [11];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wbin [12];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wptr [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wptr [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wptr [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wptr [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wptr [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wptr [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wptr [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wptr [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wptr [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wptr [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wptr [11];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wptr [12];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [0];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [11];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [0];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [11];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wwptr [0];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wwptr [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wwptr [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wwptr [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wwptr [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wwptr [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wwptr [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wwptr [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wwptr [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wwptr [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/rd_addr [0];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/rd_addr [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/rd_addr [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/rd_addr [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/rd_addr [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/rd_addr [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/rd_addr [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/rd_addr [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/rd_addr [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/rd_addr [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/rd_addr [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [0];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [1];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [2];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [3];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [4];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [5];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [6];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [7];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [8];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [9];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [10];
hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [11];
hdmi_tx_inst/rd_data_count [6];
hdmi_tx_inst/rd_data_count [7];
hdmi_tx_inst/rd_data_count [8];
hdmi_tx_inst/rd_data_count [9];
hdmi_tx_inst/rd_data_count [10];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N2 [0];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N2 [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N2 [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N2 [3];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N2 [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N2 [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N2 [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N2 [7];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N2 [8];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N69 [0];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N69 [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N69 [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N69 [3];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N69 [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N69 [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N69 [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N69 [7];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N69 [8];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N137.co [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N140.co [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/N140.co [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rbin [8];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rptr [0];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rptr [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rptr [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rptr [3];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rptr [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rptr [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rptr [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rptr [7];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rptr [8];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rrptr [0];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rrptr [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rrptr [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rrptr [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rrptr [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rrptr [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rrptr [8];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr1 [0];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr1 [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr1 [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr1 [3];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr1 [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr1 [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr1 [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr1 [7];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr1 [8];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2 [0];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2 [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2 [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2 [3];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2 [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2 [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2 [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2 [7];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/rwptr2 [8];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wbin [8];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wptr [0];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wptr [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wptr [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wptr [3];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wptr [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wptr [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wptr [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wptr [7];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wptr [8];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr1 [0];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr1 [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr1 [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr1 [3];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr1 [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr1 [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr1 [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr1 [7];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr1 [8];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2 [0];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2 [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2 [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2 [3];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2 [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2 [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2 [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2 [7];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wrptr2 [8];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wwptr [0];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wwptr [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wwptr [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wwptr [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wwptr [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/U_ipml_fifo_ctrl/wwptr [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/rd_addr [0];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/rd_addr [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/rd_addr [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/rd_addr [3];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/rd_addr [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/rd_addr [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/rd_addr [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/rd_addr [7];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/wr_addr [0];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/wr_addr [1];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/wr_addr [2];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/wr_addr [3];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/wr_addr [4];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/wr_addr [5];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/wr_addr [6];
hsst_ad_inst/hsst2ad_inst/U_ipml_fifo_hsst2ad/wr_addr [7];
hsst_ad_inst/rd_cnt [0];
hsst_ad_inst/rd_cnt [1];
hsst_ad_inst/rd_cnt [2];
hsst_ad_inst/rd_cnt [3];
hsst_ad_inst/rd_cnt [4];
hsst_ad_inst/rd_cnt [5];
hsst_ad_inst/rd_cnt [6];
hsst_ad_inst/rd_cnt [7];
hsst_ad_inst/rd_cnt [8];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [0];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [1];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [7];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [8];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [0];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [1];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N59 [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N128.co [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N131.co [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rbin [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [0];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [1];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rptr [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [0];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [1];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rrptr [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [7];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr1 [8];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [7];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2 [8];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2_b [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2_b [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2_b [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2_b [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/rwptr2_b [7];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wbin [8];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [7];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wptr [8];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [0];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [1];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [0];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [1];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2 [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2_b [1];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2_b [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2_b [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2_b [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2_b [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [1];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [7];
hsst_data_inst/U_ipml_fifo_fifo_eth/rd_addr [0];
hsst_data_inst/U_ipml_fifo_fifo_eth/rd_addr [1];
hsst_data_inst/U_ipml_fifo_fifo_eth/rd_addr [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/rd_addr [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/rd_addr [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/rd_addr [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/wr_addr [0];
hsst_data_inst/U_ipml_fifo_fifo_eth/wr_addr [1];
hsst_data_inst/U_ipml_fifo_fifo_eth/wr_addr [2];
hsst_data_inst/U_ipml_fifo_fifo_eth/wr_addr [3];
hsst_data_inst/U_ipml_fifo_fifo_eth/wr_addr [4];
hsst_data_inst/U_ipml_fifo_fifo_eth/wr_addr [5];
hsst_data_inst/U_ipml_fifo_fifo_eth/wr_addr [6];
hsst_data_inst/U_ipml_fifo_fifo_eth/wr_addr [7];
hsst_rxd[0];
hsst_rxd[1];
hsst_rxd[2];
hsst_rxd[3];
hsst_rxd[4];
hsst_rxd[5];
hsst_rxd[6];
hsst_rxd[7];
hsst_rxd[8];
hsst_rxd[9];
hsst_rxd[10];
hsst_rxd[11];
hsst_rxd[12];
hsst_rxd[13];
hsst_rxd[14];
hsst_rxd[15];
hsst_rxd[16];
hsst_rxd[17];
hsst_rxd[18];
hsst_rxd[19];
hsst_rxd[20];
hsst_rxd[21];
hsst_rxd[22];
hsst_rxd[23];
hsst_rxd[24];
hsst_rxd[25];
hsst_rxd[26];
hsst_rxd[27];
hsst_rxd[28];
hsst_rxd[29];
hsst_rxd[30];
hsst_rxd[31];
hsst_rxk[0];
hsst_rxk[1];
hsst_rxk[2];
hsst_rxk[3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2 [12];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13 [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N33 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N33 [12];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [12];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [13];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N193 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N193 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N193 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N193 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N193 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N193 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N203 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N203 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N203 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N203 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N633 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N633 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N633 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N633 [12];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [12];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [13];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [12];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [13];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [14];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N193 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N193 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N193 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N193 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N193 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N193 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N203 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N203 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N203 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N203 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N633 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N633 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N633 [12];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [12];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [13];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [12];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [13];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [14];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N13 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N13 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13 [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N13 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N13 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/rise_cnt [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_CDR_ALIGN [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_CDR_ALIGN [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_CDR_ALIGN_deb [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_CDR_ALIGN_deb [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_SIGDET_STA [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_SIGDET_STA [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_SIGDET_STA_deb [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_SIGDET_STA_deb [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_PCS_LSM_SYNCED [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_PCS_LSM_SYNCED [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98 [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98 [12];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N114 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N114 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N114 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N114 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N135 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N135 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N135 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N135 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N135 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N135 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N584 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [7];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [8];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [9];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [10];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [11];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0 [12];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2 [0];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2 [1];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2 [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2 [3];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2 [4];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2 [5];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2 [6];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/o_lane_sync [2];
hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/o_lane_sync_en [2];
hsst_txd[0];
hsst_txd[1];
hsst_txd[2];
hsst_txd[3];
hsst_txd[4];
hsst_txd[5];
hsst_txd[6];
hsst_txd[7];
hsst_txd[8];
hsst_txd[9];
hsst_txd[10];
hsst_txd[11];
hsst_txd[12];
hsst_txd[13];
hsst_txd[14];
hsst_txd[15];
hsst_txd[16];
hsst_txd[17];
hsst_txd[18];
hsst_txd[19];
hsst_txd[20];
hsst_txd[21];
hsst_txd[22];
hsst_txd[23];
hsst_txd[24];
hsst_txd[25];
hsst_txd[26];
hsst_txd[27];
hsst_txd[28];
hsst_txd[29];
hsst_txd[30];
hsst_txd[31];
hsst_txd3[0];
hsst_txd3[1];
hsst_txd3[2];
hsst_txd3[3];
hsst_txd3[4];
hsst_txd3[5];
hsst_txd3[6];
hsst_txd3[7];
hsst_txd3[8];
hsst_txd3[9];
hsst_txd3[10];
hsst_txd3[11];
hsst_txd3[12];
hsst_txd3[13];
hsst_txd3[14];
hsst_txd3[15];
hsst_txd3[16];
hsst_txd3[17];
hsst_txd3[18];
hsst_txd3[19];
hsst_txd3[20];
hsst_txd3[21];
hsst_txd3[22];
hsst_txd3[23];
hsst_txd3[24];
hsst_txd3[25];
hsst_txd3[26];
hsst_txd3[27];
hsst_txd3[28];
hsst_txd3[29];
hsst_txd3[30];
hsst_txd3[31];
hsst_txk[0];
hsst_txk3[0];
key1_cnt_time[0];
key1_cnt_time[1];
key1_cnt_time[2];
key1_cnt_time[3];
key1_cnt_time[4];
key1_cnt_time[5];
key1_cnt_time[6];
key1_cnt_time[7];
key1_cnt_time[8];
key1_cnt_time[9];
key1_cnt_time[10];
key1_cnt_time[11];
key1_cnt_time[12];
key1_cnt_time[13];
key1_cnt_time[14];
key1_cnt_time[15];
key1_cnt_time[16];
key1_cnt_time[17];
key1_cnt_time[18];
key1_cnt_time[19];
key1_cnt_time[20];
key1_cnt_time[21];
key1_cnt_time[22];
key1_cnt_time[23];
key_filter_inst1/N11 [1];
key_filter_inst1/N11 [2];
key_filter_inst1/N11 [3];
key_filter_inst1/N11 [4];
key_filter_inst1/N11 [5];
key_filter_inst1/cnt_20ms [0];
key_filter_inst1/cnt_20ms [1];
key_filter_inst1/cnt_20ms [2];
key_filter_inst1/cnt_20ms [3];
key_filter_inst1/cnt_20ms [4];
key_filter_inst1/cnt_20ms [5];
key_filter_inst1/cnt_20ms [6];
key_filter_inst1/cnt_20ms [7];
key_filter_inst1/cnt_20ms [8];
key_filter_inst1/cnt_20ms [9];
key_filter_inst1/cnt_20ms [10];
key_filter_inst1/cnt_20ms [11];
key_filter_inst1/cnt_20ms [12];
key_filter_inst1/cnt_20ms [13];
key_filter_inst1/cnt_20ms [14];
key_filter_inst1/cnt_20ms [15];
key_filter_inst1/cnt_20ms [16];
key_filter_inst1/cnt_20ms [17];
key_filter_inst1/cnt_20ms [18];
key_filter_inst1/cnt_20ms [19];
key_filter_inst2/N11 [1];
key_filter_inst2/N11 [2];
key_filter_inst2/N11 [3];
key_filter_inst2/N11 [4];
key_filter_inst2/N11 [5];
key_filter_inst2/cnt_20ms [0];
key_filter_inst2/cnt_20ms [1];
key_filter_inst2/cnt_20ms [2];
key_filter_inst2/cnt_20ms [3];
key_filter_inst2/cnt_20ms [4];
key_filter_inst2/cnt_20ms [5];
key_filter_inst2/cnt_20ms [6];
key_filter_inst2/cnt_20ms [7];
key_filter_inst2/cnt_20ms [8];
key_filter_inst2/cnt_20ms [9];
key_filter_inst2/cnt_20ms [10];
key_filter_inst2/cnt_20ms [11];
key_filter_inst2/cnt_20ms [12];
key_filter_inst2/cnt_20ms [13];
key_filter_inst2/cnt_20ms [14];
key_filter_inst2/cnt_20ms [15];
key_filter_inst2/cnt_20ms [16];
key_filter_inst2/cnt_20ms [17];
key_filter_inst2/cnt_20ms [18];
key_filter_inst2/cnt_20ms [19];
ms72xx_ctl_inst/addr_rx [0];
ms72xx_ctl_inst/addr_rx [1];
ms72xx_ctl_inst/addr_rx [2];
ms72xx_ctl_inst/addr_rx [3];
ms72xx_ctl_inst/addr_rx [4];
ms72xx_ctl_inst/addr_rx [5];
ms72xx_ctl_inst/addr_rx [6];
ms72xx_ctl_inst/addr_rx [7];
ms72xx_ctl_inst/addr_rx [8];
ms72xx_ctl_inst/addr_rx [9];
ms72xx_ctl_inst/addr_rx [12];
ms72xx_ctl_inst/addr_rx [13];
ms72xx_ctl_inst/addr_tx [0];
ms72xx_ctl_inst/addr_tx [1];
ms72xx_ctl_inst/addr_tx [2];
ms72xx_ctl_inst/addr_tx [3];
ms72xx_ctl_inst/addr_tx [4];
ms72xx_ctl_inst/addr_tx [5];
ms72xx_ctl_inst/addr_tx [6];
ms72xx_ctl_inst/addr_tx [7];
ms72xx_ctl_inst/addr_tx [8];
ms72xx_ctl_inst/addr_tx [9];
ms72xx_ctl_inst/addr_tx [10];
ms72xx_ctl_inst/addr_tx [11];
ms72xx_ctl_inst/data_in_rx [0];
ms72xx_ctl_inst/data_in_rx [1];
ms72xx_ctl_inst/data_in_rx [2];
ms72xx_ctl_inst/data_in_rx [3];
ms72xx_ctl_inst/data_in_rx [4];
ms72xx_ctl_inst/data_in_rx [5];
ms72xx_ctl_inst/data_in_rx [6];
ms72xx_ctl_inst/data_in_rx [7];
ms72xx_ctl_inst/data_in_tx [0];
ms72xx_ctl_inst/data_in_tx [1];
ms72xx_ctl_inst/data_in_tx [2];
ms72xx_ctl_inst/data_in_tx [3];
ms72xx_ctl_inst/data_in_tx [4];
ms72xx_ctl_inst/data_in_tx [5];
ms72xx_ctl_inst/data_in_tx [6];
ms72xx_ctl_inst/data_in_tx [7];
ms72xx_ctl_inst/data_out_rx [0];
ms72xx_ctl_inst/data_out_rx [1];
ms72xx_ctl_inst/data_out_rx [2];
ms72xx_ctl_inst/data_out_rx [3];
ms72xx_ctl_inst/data_out_rx [4];
ms72xx_ctl_inst/data_out_rx [5];
ms72xx_ctl_inst/data_out_rx [6];
ms72xx_ctl_inst/data_out_rx [7];
ms72xx_ctl_inst/data_out_tx [0];
ms72xx_ctl_inst/data_out_tx [1];
ms72xx_ctl_inst/data_out_tx [2];
ms72xx_ctl_inst/data_out_tx [3];
ms72xx_ctl_inst/data_out_tx [4];
ms72xx_ctl_inst/data_out_tx [5];
ms72xx_ctl_inst/data_out_tx [6];
ms72xx_ctl_inst/data_out_tx [7];
ms72xx_ctl_inst/iic_dri_rx/N519 [4];
ms72xx_ctl_inst/iic_dri_rx/N519 [5];
ms72xx_ctl_inst/iic_dri_rx/fre_cnt [0];
ms72xx_ctl_inst/iic_dri_rx/fre_cnt [1];
ms72xx_ctl_inst/iic_dri_rx/fre_cnt [2];
ms72xx_ctl_inst/iic_dri_rx/fre_cnt [3];
ms72xx_ctl_inst/iic_dri_rx/fre_cnt [4];
ms72xx_ctl_inst/iic_dri_rx/receiv_data [0];
ms72xx_ctl_inst/iic_dri_rx/receiv_data [1];
ms72xx_ctl_inst/iic_dri_rx/receiv_data [2];
ms72xx_ctl_inst/iic_dri_rx/receiv_data [3];
ms72xx_ctl_inst/iic_dri_rx/receiv_data [4];
ms72xx_ctl_inst/iic_dri_rx/receiv_data [5];
ms72xx_ctl_inst/iic_dri_rx/receiv_data [6];
ms72xx_ctl_inst/iic_dri_rx/receiv_data [7];
ms72xx_ctl_inst/iic_dri_rx/send_data [0];
ms72xx_ctl_inst/iic_dri_rx/send_data [1];
ms72xx_ctl_inst/iic_dri_rx/send_data [2];
ms72xx_ctl_inst/iic_dri_rx/send_data [3];
ms72xx_ctl_inst/iic_dri_rx/send_data [4];
ms72xx_ctl_inst/iic_dri_rx/send_data [5];
ms72xx_ctl_inst/iic_dri_rx/send_data [6];
ms72xx_ctl_inst/iic_dri_rx/send_data [7];
ms72xx_ctl_inst/iic_dri_rx/trans_bit [0];
ms72xx_ctl_inst/iic_dri_rx/trans_bit [1];
ms72xx_ctl_inst/iic_dri_rx/trans_bit [2];
ms72xx_ctl_inst/iic_dri_rx/trans_byte [0];
ms72xx_ctl_inst/iic_dri_rx/trans_byte [1];
ms72xx_ctl_inst/iic_dri_rx/trans_byte [2];
ms72xx_ctl_inst/iic_dri_rx/trans_byte [3];
ms72xx_ctl_inst/iic_dri_rx/trans_byte_max [0];
ms72xx_ctl_inst/iic_dri_rx/trans_byte_max [2];
ms72xx_ctl_inst/iic_dri_rx/twr_cnt [0];
ms72xx_ctl_inst/iic_dri_rx/twr_cnt [1];
ms72xx_ctl_inst/iic_dri_rx/twr_cnt [2];
ms72xx_ctl_inst/iic_dri_rx/twr_cnt [3];
ms72xx_ctl_inst/iic_dri_tx/N519 [5];
ms72xx_ctl_inst/iic_dri_tx/fre_cnt [0];
ms72xx_ctl_inst/iic_dri_tx/fre_cnt [1];
ms72xx_ctl_inst/iic_dri_tx/fre_cnt [2];
ms72xx_ctl_inst/iic_dri_tx/fre_cnt [3];
ms72xx_ctl_inst/iic_dri_tx/fre_cnt [4];
ms72xx_ctl_inst/iic_dri_tx/receiv_data [0];
ms72xx_ctl_inst/iic_dri_tx/receiv_data [1];
ms72xx_ctl_inst/iic_dri_tx/receiv_data [2];
ms72xx_ctl_inst/iic_dri_tx/receiv_data [3];
ms72xx_ctl_inst/iic_dri_tx/receiv_data [4];
ms72xx_ctl_inst/iic_dri_tx/receiv_data [5];
ms72xx_ctl_inst/iic_dri_tx/receiv_data [6];
ms72xx_ctl_inst/iic_dri_tx/receiv_data [7];
ms72xx_ctl_inst/iic_dri_tx/send_data [0];
ms72xx_ctl_inst/iic_dri_tx/send_data [1];
ms72xx_ctl_inst/iic_dri_tx/send_data [2];
ms72xx_ctl_inst/iic_dri_tx/send_data [3];
ms72xx_ctl_inst/iic_dri_tx/send_data [4];
ms72xx_ctl_inst/iic_dri_tx/send_data [5];
ms72xx_ctl_inst/iic_dri_tx/send_data [6];
ms72xx_ctl_inst/iic_dri_tx/send_data [7];
ms72xx_ctl_inst/iic_dri_tx/trans_bit [0];
ms72xx_ctl_inst/iic_dri_tx/trans_bit [1];
ms72xx_ctl_inst/iic_dri_tx/trans_bit [2];
ms72xx_ctl_inst/iic_dri_tx/trans_byte [0];
ms72xx_ctl_inst/iic_dri_tx/trans_byte [1];
ms72xx_ctl_inst/iic_dri_tx/trans_byte [2];
ms72xx_ctl_inst/iic_dri_tx/trans_byte [3];
ms72xx_ctl_inst/iic_dri_tx/trans_byte_max [0];
ms72xx_ctl_inst/iic_dri_tx/trans_byte_max [2];
ms72xx_ctl_inst/iic_dri_tx/twr_cnt [0];
ms72xx_ctl_inst/iic_dri_tx/twr_cnt [1];
ms72xx_ctl_inst/iic_dri_tx/twr_cnt [2];
ms72xx_ctl_inst/iic_dri_tx/twr_cnt [3];
ms72xx_ctl_inst/ms7200_ctl/N101 [1];
ms72xx_ctl_inst/ms7200_ctl/N101 [2];
ms72xx_ctl_inst/ms7200_ctl/N101 [3];
ms72xx_ctl_inst/ms7200_ctl/N101 [4];
ms72xx_ctl_inst/ms7200_ctl/N101 [5];
ms72xx_ctl_inst/ms7200_ctl/N101 [6];
ms72xx_ctl_inst/ms7200_ctl/N101 [7];
ms72xx_ctl_inst/ms7200_ctl/N101 [8];
ms72xx_ctl_inst/ms7200_ctl/N2093 [2];
ms72xx_ctl_inst/ms7200_ctl/N2093 [4];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [0];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [1];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [2];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [3];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [4];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [5];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [6];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [7];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [8];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [9];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [10];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [11];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [12];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [13];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [14];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [15];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [16];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [17];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [20];
ms72xx_ctl_inst/ms7200_ctl/cmd_iic [21];
ms72xx_ctl_inst/ms7200_ctl/cmd_index [0];
ms72xx_ctl_inst/ms7200_ctl/cmd_index [1];
ms72xx_ctl_inst/ms7200_ctl/cmd_index [2];
ms72xx_ctl_inst/ms7200_ctl/cmd_index [3];
ms72xx_ctl_inst/ms7200_ctl/cmd_index [4];
ms72xx_ctl_inst/ms7200_ctl/cmd_index [5];
ms72xx_ctl_inst/ms7200_ctl/cmd_index [6];
ms72xx_ctl_inst/ms7200_ctl/cmd_index [7];
ms72xx_ctl_inst/ms7200_ctl/cmd_index [8];
ms72xx_ctl_inst/ms7200_ctl/dri_cnt [0];
ms72xx_ctl_inst/ms7200_ctl/dri_cnt [1];
ms72xx_ctl_inst/ms7200_ctl/dri_cnt [2];
ms72xx_ctl_inst/ms7200_ctl/dri_cnt [3];
ms72xx_ctl_inst/ms7200_ctl/dri_cnt [4];
ms72xx_ctl_inst/ms7200_ctl/dri_cnt [5];
ms72xx_ctl_inst/ms7200_ctl/dri_cnt [6];
ms72xx_ctl_inst/ms7200_ctl/dri_cnt [7];
ms72xx_ctl_inst/ms7200_ctl/dri_cnt [8];
ms72xx_ctl_inst/ms7200_ctl/freq_rec [16];
ms72xx_ctl_inst/ms7200_ctl/freq_rec [17];
ms72xx_ctl_inst/ms7200_ctl/freq_rec_1d [16];
ms72xx_ctl_inst/ms7200_ctl/freq_rec_1d [17];
ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d [16];
ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d [17];
ms72xx_ctl_inst/ms7200_ctl/state_n [1];
ms72xx_ctl_inst/ms7200_ctl/state_n [2];
ms72xx_ctl_inst/ms7200_ctl/state_n [4];
ms72xx_ctl_inst/ms7200_ctl/state_n [5];
ms72xx_ctl_inst/ms7210_ctl/N62 [4];
ms72xx_ctl_inst/ms7210_ctl/N612 [0];
ms72xx_ctl_inst/ms7210_ctl/N612 [1];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [0];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [1];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [2];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [3];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [4];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [5];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [6];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [7];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [8];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [9];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [10];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [11];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [12];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [13];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [14];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [15];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [16];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [17];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [18];
ms72xx_ctl_inst/ms7210_ctl/cmd_iic [19];
ms72xx_ctl_inst/ms7210_ctl/cmd_index [0];
ms72xx_ctl_inst/ms7210_ctl/cmd_index [1];
ms72xx_ctl_inst/ms7210_ctl/cmd_index [2];
ms72xx_ctl_inst/ms7210_ctl/cmd_index [3];
ms72xx_ctl_inst/ms7210_ctl/cmd_index [4];
ms72xx_ctl_inst/ms7210_ctl/cmd_index [5];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [0];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [1];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [2];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [3];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [4];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [5];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [6];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [7];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [8];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [9];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [10];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [11];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [12];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [13];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [14];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [15];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [16];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [17];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [18];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [19];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [20];
ms72xx_ctl_inst/ms7210_ctl/delay_cnt [21];
ms72xx_ctl_inst/ms7210_ctl/dri_cnt [0];
ms72xx_ctl_inst/ms7210_ctl/dri_cnt [1];
ms72xx_ctl_inst/ms7210_ctl/dri_cnt [2];
ms72xx_ctl_inst/ms7210_ctl/dri_cnt [3];
ms72xx_ctl_inst/ms7210_ctl/dri_cnt [4];
nt_ad_data[0];
nt_ad_data[1];
nt_ad_data[2];
nt_ad_data[3];
nt_ad_data[4];
nt_ad_data[5];
nt_ad_data[6];
nt_ad_data[7];
nt_b_in[3];
nt_b_in[4];
nt_b_in[5];
nt_b_in[6];
nt_b_in[7];
nt_eth_txd[0];
nt_eth_txd[1];
nt_eth_txd[2];
nt_eth_txd[3];
nt_g_in[2];
nt_g_in[3];
nt_g_in[4];
nt_g_in[5];
nt_g_in[6];
nt_g_in[7];
nt_r_in[3];
nt_r_in[4];
nt_r_in[5];
nt_r_in[6];
nt_r_in[7];
nt_r_out[0];
pattern_vg_inst/N442 [4];
pattern_vg_inst/N442 [5];
pattern_vg_inst/N442 [6];
pattern_vg_inst/N442 [7];
pattern_vg_inst/N442 [8];
pattern_vg_inst/N442 [9];
pattern_vg_inst/N442 [10];
pattern_vg_inst/N442 [11];
pattern_vg_inst/N442 [12];
pattern_vg_inst/N442_1.co [3];
pattern_vg_inst/N442_1.co [5];
pattern_vg_inst/N442_1.co [7];
pattern_vg_inst/N442_1.co [9];
pattern_vg_inst/N443 [11];
pattern_vg_inst/N443 [13];
pattern_vg_inst/N443 [14];
pattern_vg_inst/N443 [27];
pattern_vg_inst/N528 [4];
pattern_vg_inst/N528 [5];
pattern_vg_inst/N528 [6];
pattern_vg_inst/N528 [7];
pattern_vg_inst/N528 [8];
pattern_vg_inst/N528 [9];
pattern_vg_inst/N528 [10];
pattern_vg_inst/N528 [11];
pattern_vg_inst/N528 [12];
pattern_vg_inst/N528_1.co [3];
pattern_vg_inst/N528_1.co [5];
pattern_vg_inst/N528_1.co [7];
pattern_vg_inst/N528_1.co [9];
pattern_vg_inst/N529 [11];
pattern_vg_inst/N529 [13];
pattern_vg_inst/N529 [14];
pattern_vg_inst/N529 [27];
pattern_vg_inst/N614 [4];
pattern_vg_inst/N614 [5];
pattern_vg_inst/N614 [6];
pattern_vg_inst/N614 [7];
pattern_vg_inst/N614 [8];
pattern_vg_inst/N614 [9];
pattern_vg_inst/N614 [10];
pattern_vg_inst/N614 [11];
pattern_vg_inst/N614 [12];
pattern_vg_inst/N614_1.co [3];
pattern_vg_inst/N614_1.co [5];
pattern_vg_inst/N614_1.co [7];
pattern_vg_inst/N614_1.co [9];
pattern_vg_inst/N615 [11];
pattern_vg_inst/N615 [13];
pattern_vg_inst/N615 [14];
pattern_vg_inst/N615 [27];
pattern_vg_inst/N696 [1];
pattern_vg_inst/N696 [2];
pattern_vg_inst/N696 [3];
pattern_vg_inst/N696 [4];
pattern_vg_inst/N696 [5];
pattern_vg_inst/N696 [6];
pattern_vg_inst/N696 [7];
pattern_vg_inst/N696 [8];
pattern_vg_inst/N696 [9];
pattern_vg_inst/N696_1.co [2];
pattern_vg_inst/N696_1.co [4];
pattern_vg_inst/N696_1.co [6];
pattern_vg_inst/N696_1.co [8];
pattern_vg_inst/N697.co [2];
pattern_vg_inst/N697.co [6];
pattern_vg_inst/N697.co [10];
pattern_vg_inst/N729 [3];
pattern_vg_inst/N729 [4];
pattern_vg_inst/N729 [5];
pattern_vg_inst/N729 [6];
pattern_vg_inst/N729 [7];
pattern_vg_inst/N729 [8];
pattern_vg_inst/N729 [9];
pattern_vg_inst/N729 [10];
pattern_vg_inst/N729 [11];
pattern_vg_inst/N729 [12];
pattern_vg_inst/N729_1.co [2];
pattern_vg_inst/N729_1.co [4];
pattern_vg_inst/N729_1.co [6];
pattern_vg_inst/N729_1.co [8];
pattern_vg_inst/N730.co [2];
pattern_vg_inst/N730.co [6];
pattern_vg_inst/N734 [1];
pattern_vg_inst/N734 [2];
pattern_vg_inst/N734 [3];
pattern_vg_inst/N734 [4];
pattern_vg_inst/N734 [5];
pattern_vg_inst/N734 [6];
pattern_vg_inst/N734 [7];
pattern_vg_inst/N734 [8];
pattern_vg_inst/N734 [9];
pattern_vg_inst/N734 [10];
pattern_vg_inst/N734 [11];
pattern_vg_inst/N734 [12];
pattern_vg_inst/N734_1.co [2];
pattern_vg_inst/N734_1.co [4];
pattern_vg_inst/N734_1.co [6];
pattern_vg_inst/N734_1.co [8];
pattern_vg_inst/N734_1.co [10];
pattern_vg_inst/N735.co [2];
pattern_vg_inst/N735.co [6];
pattern_vg_inst/N1462 [4];
pattern_vg_inst/N1462 [5];
pattern_vg_inst/N1462 [6];
pattern_vg_inst/N1462 [7];
pattern_vg_inst/N1462 [8];
pattern_vg_inst/N1462 [9];
pattern_vg_inst/N1462 [10];
pattern_vg_inst/N1462 [11];
pattern_vg_inst/N1462 [12];
pattern_vg_inst/N1462_1.co [3];
pattern_vg_inst/N1462_1.co [5];
pattern_vg_inst/N1462_1.co [7];
pattern_vg_inst/N1462_1.co [9];
pattern_vg_inst/N1462_1.co [11];
pattern_vg_inst/N1463 [9];
pattern_vg_inst/N1463 [10];
pattern_vg_inst/N1463 [11];
pattern_vg_inst/N1463 [13];
pattern_vg_inst/N1463 [14];
pattern_vg_inst/N1463 [27];
pattern_vg_inst/N1463 [29];
pattern_vg_inst/N1548 [4];
pattern_vg_inst/N1548 [5];
pattern_vg_inst/N1548 [6];
pattern_vg_inst/N1548 [7];
pattern_vg_inst/N1548 [8];
pattern_vg_inst/N1548 [9];
pattern_vg_inst/N1548 [10];
pattern_vg_inst/N1548 [11];
pattern_vg_inst/N1548 [12];
pattern_vg_inst/N1548_1.co [3];
pattern_vg_inst/N1548_1.co [5];
pattern_vg_inst/N1548_1.co [7];
pattern_vg_inst/N1548_1.co [9];
pattern_vg_inst/N1549 [11];
pattern_vg_inst/N1549 [13];
pattern_vg_inst/N1549 [14];
pattern_vg_inst/N1549 [27];
pattern_vg_inst/N1634 [4];
pattern_vg_inst/N1634 [5];
pattern_vg_inst/N1634 [6];
pattern_vg_inst/N1634 [7];
pattern_vg_inst/N1634 [8];
pattern_vg_inst/N1634 [9];
pattern_vg_inst/N1634 [10];
pattern_vg_inst/N1634 [11];
pattern_vg_inst/N1634 [12];
pattern_vg_inst/N1634_1.co [3];
pattern_vg_inst/N1634_1.co [5];
pattern_vg_inst/N1634_1.co [7];
pattern_vg_inst/N1634_1.co [9];
pattern_vg_inst/N1635 [11];
pattern_vg_inst/N1635 [13];
pattern_vg_inst/N1635 [14];
pattern_vg_inst/N1635 [27];
pattern_vg_inst/N1980 [3];
pattern_vg_inst/N1980 [4];
pattern_vg_inst/N1980 [5];
pattern_vg_inst/N1980 [6];
pattern_vg_inst/N1980 [7];
pattern_vg_inst/N1980 [8];
pattern_vg_inst/N1980 [9];
pattern_vg_inst/N1980 [10];
pattern_vg_inst/N1980 [11];
pattern_vg_inst/N1980 [12];
pattern_vg_inst/N1980_1.co [2];
pattern_vg_inst/N1980_1.co [4];
pattern_vg_inst/N1980_1.co [6];
pattern_vg_inst/N1980_1.co [8];
pattern_vg_inst/N1981.co [2];
pattern_vg_inst/N1981.co [6];
pattern_vg_inst/N1985 [1];
pattern_vg_inst/N1985 [2];
pattern_vg_inst/N1985 [3];
pattern_vg_inst/N1985 [4];
pattern_vg_inst/N1985 [5];
pattern_vg_inst/N1985 [6];
pattern_vg_inst/N1985 [7];
pattern_vg_inst/N1985 [8];
pattern_vg_inst/N1985 [9];
pattern_vg_inst/N1985 [10];
pattern_vg_inst/N1985 [11];
pattern_vg_inst/N1985 [12];
pattern_vg_inst/N1985_1.co [2];
pattern_vg_inst/N1985_1.co [4];
pattern_vg_inst/N1985_1.co [6];
pattern_vg_inst/N1985_1.co [8];
pattern_vg_inst/N1985_1.co [10];
pattern_vg_inst/N1986.co [2];
pattern_vg_inst/N1986.co [6];
pattern_vg_inst/N2395 [6];
pattern_vg_inst/N2395 [7];
pattern_vg_inst/N2395 [8];
pattern_vg_inst/N2395 [9];
pattern_vg_inst/N2396.co [2];
pattern_vg_inst/N2396.co [6];
pattern_vg_inst/N5867 [0];
pattern_vg_inst/N5867 [1];
pattern_vg_inst/N5871 [0];
pattern_vg_inst/N5871 [1];
pattern_vg_inst/N5871 [2];
pattern_vg_inst/N5871 [3];
pattern_vg_inst/N5876 [0];
pattern_vg_inst/N5876 [1];
pattern_vg_inst/N5876 [2];
pattern_vg_inst/N5876 [3];
pattern_vg_inst/N5876 [4];
pattern_vg_inst/N5876 [5];
pattern_vg_inst/N5876 [6];
pattern_vg_inst/N5876 [7];
pattern_vg_inst/N5876 [8];
pattern_vg_inst/N5876 [9];
pattern_vg_inst/N5876 [10];
pattern_vg_inst/N5876 [11];
pattern_vg_inst/N5876 [12];
pattern_vg_inst/N5876 [13];
pattern_vg_inst/N5876 [14];
pattern_vg_inst/N5876 [15];
pattern_vg_inst/N5882 [0];
pattern_vg_inst/N5882 [1];
pattern_vg_inst/N5882 [2];
pattern_vg_inst/N5882 [3];
pattern_vg_inst/N5888 [0];
pattern_vg_inst/N5888 [1];
pattern_vg_inst/N5890 [0];
pattern_vg_inst/N5890 [1];
pattern_vg_inst/N5890 [3];
pattern_vg_inst/N5890 [4];
pattern_vg_inst/N5890 [5];
pattern_vg_inst/N5890 [7];
pattern_vg_inst/N5890 [8];
pattern_vg_inst/N5890 [9];
pattern_vg_inst/N5890 [12];
pattern_vg_inst/N5890 [13];
pattern_vg_inst/N5892 [0];
pattern_vg_inst/N5892 [1];
pattern_vg_inst/N5895 [0];
pattern_vg_inst/N5895 [1];
pattern_vg_inst/N5903 [3];
pattern_vg_inst/N5903 [7];
pattern_vg_inst/N5907 [0];
pattern_vg_inst/N5907 [1];
pattern_vg_inst/N5909 [0];
pattern_vg_inst/N5909 [1];
pattern_vg_inst/N5909 [5];
pattern_vg_inst/N5909 [9];
pattern_vg_inst/N5909 [12];
pattern_vg_inst/N5909 [13];
pattern_vg_inst/N5911 [0];
pattern_vg_inst/N5911 [1];
pattern_vg_inst/N5922 [3];
pattern_vg_inst/N5922 [7];
pattern_vg_inst/N5986 [3];
pattern_vg_inst/N5986 [4];
pattern_vg_inst/N6046 [5];
pattern_vg_inst/N6046 [19];
pattern_vg_inst/N6046 [22];
pattern_vg_inst/N6046 [23];
pattern_vg_inst/N6046 [24];
pattern_vg_inst/N6046 [25];
pattern_vg_inst/N6046 [26];
pattern_vg_inst/N6046 [30];
pattern_vg_inst/N6046 [31];
pattern_vg_inst/char_1[3] [25];
pattern_vg_inst/char_1[4] [26];
pattern_vg_inst/char_1[8] [26];
pattern_vg_inst/char_1[8] [41];
pattern_vg_inst/char_1[9] [30];
pattern_vg_inst/cnt [0];
pattern_vg_inst/cnt [1];
pattern_vg_inst/cnt [2];
pattern_vg_inst/cnt_key_d1 [0];
pattern_vg_inst/cnt_key_d1 [1];
pattern_vg_inst/cnt_key_d2 [0];
pattern_vg_inst/cnt_key_d2 [1];
r_in[3];
r_in[4];
r_in[5];
r_in[6];
r_in[7];
r_out[0];
r_out[1];
r_out[2];
r_out[3];
r_out[4];
r_out[5];
r_out[6];
r_out[7];
real_data[0];
real_data[1];
real_data[2];
real_data[3];
real_data[4];
real_data[5];
real_data[6];
real_data[7];
real_data_1[0];
real_data_1[1];
real_data_1[2];
real_data_1[3];
real_data_1[4];
real_data_1[5];
real_data_1[6];
real_data_1[7];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [0];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [1];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [3];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [4];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [5];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [6];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [7];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [8];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [0];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [1];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [3];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [4];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [5];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [6];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [7];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [8];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N137.co [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.co [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.co [6];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rbin [8];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [0];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [1];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [3];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [4];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [5];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [6];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [7];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [8];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [0];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [1];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [4];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [5];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [6];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [8];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [1];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [4];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [5];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [6];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [0];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [1];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [3];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [4];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [5];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [6];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [7];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [8];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [0];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [1];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [3];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [4];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [5];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [6];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [7];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [8];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wbin [8];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [0];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [1];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [3];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [4];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [5];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [6];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [7];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [8];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [1];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [4];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [5];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [6];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [0];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [1];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [3];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [4];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [5];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [6];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [7];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [8];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [0];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [1];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [3];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [4];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [5];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [6];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [7];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [8];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [0];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [1];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [2];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [4];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [5];
real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [6];
real_fifo/U_ipml_fifo_fifo_16x256/rd_addr [0];
real_fifo/U_ipml_fifo_fifo_16x256/rd_addr [1];
real_fifo/U_ipml_fifo_fifo_16x256/rd_addr [2];
real_fifo/U_ipml_fifo_fifo_16x256/rd_addr [3];
real_fifo/U_ipml_fifo_fifo_16x256/rd_addr [4];
real_fifo/U_ipml_fifo_fifo_16x256/rd_addr [5];
real_fifo/U_ipml_fifo_fifo_16x256/rd_addr [6];
real_fifo/U_ipml_fifo_fifo_16x256/rd_addr [7];
real_fifo/U_ipml_fifo_fifo_16x256/wr_addr [0];
real_fifo/U_ipml_fifo_fifo_16x256/wr_addr [1];
real_fifo/U_ipml_fifo_fifo_16x256/wr_addr [2];
real_fifo/U_ipml_fifo_fifo_16x256/wr_addr [3];
real_fifo/U_ipml_fifo_fifo_16x256/wr_addr [4];
real_fifo/U_ipml_fifo_fifo_16x256/wr_addr [5];
real_fifo/U_ipml_fifo_fifo_16x256/wr_addr [6];
real_fifo/U_ipml_fifo_fifo_16x256/wr_addr [7];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [0];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [3];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [7];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N2 [8];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [0];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [3];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [7];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N69 [8];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N137.co [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.co [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/N140.co [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rbin [8];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [0];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [3];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [7];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rptr [8];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [0];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rrptr [8];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [0];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [3];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [7];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr1 [8];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [0];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [3];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [7];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/rwptr2 [8];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wbin [8];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [0];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [3];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [7];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wptr [8];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [0];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [3];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [7];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr1 [8];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [0];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [3];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [7];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wrptr2 [8];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [0];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_fifo_ctrl/wwptr [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [0];
real_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [3];
real_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/rd_addr [7];
real_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [0];
real_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [1];
real_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [2];
real_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [3];
real_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [4];
real_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [5];
real_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [6];
real_fifo_1/U_ipml_fifo_fifo_16x256/wr_addr [7];
real_fifo_rddata[0];
real_fifo_rddata[1];
real_fifo_rddata[2];
real_fifo_rddata[3];
real_fifo_rddata[4];
real_fifo_rddata[5];
real_fifo_rddata[6];
real_fifo_rddata[7];
real_fifo_rddata[8];
real_fifo_rddata[9];
real_fifo_rddata[10];
real_fifo_rddata[11];
real_fifo_rddata[12];
real_fifo_rddata[13];
real_fifo_rddata[14];
real_fifo_rddata[15];
real_fifo_rddata_1[0];
real_fifo_rddata_1[1];
real_fifo_rddata_1[2];
real_fifo_rddata_1[3];
real_fifo_rddata_1[4];
real_fifo_rddata_1[5];
real_fifo_rddata_1[6];
real_fifo_rddata_1[7];
real_fifo_rddata_1[8];
real_fifo_rddata_1[9];
real_fifo_rddata_1[10];
real_fifo_rddata_1[11];
real_fifo_rddata_1[12];
real_fifo_rddata_1[13];
real_fifo_rddata_1[14];
real_fifo_rddata_1[15];
sync_vg_inst/N64_1.co [2];
sync_vg_inst/N64_1.co [4];
sync_vg_inst/N64_1.co [6];
sync_vg_inst/N64_1.co [8];
sync_vg_inst/N72_1.co [2];
sync_vg_inst/N72_1.co [4];
sync_vg_inst/N72_1.co [6];
sync_vg_inst/N72_1.co [8];
sync_vg_inst/N116 [1];
sync_vg_inst/N116 [2];
sync_vg_inst/N116 [3];
sync_vg_inst/N116 [5];
sync_vg_inst/N116 [6];
sync_vg_inst/N116 [7];
sync_vg_inst/N116 [9];
sync_vg_inst/h_count [0];
sync_vg_inst/h_count [1];
sync_vg_inst/h_count [2];
sync_vg_inst/h_count [3];
sync_vg_inst/h_count [4];
sync_vg_inst/h_count [5];
sync_vg_inst/h_count [6];
sync_vg_inst/h_count [7];
sync_vg_inst/h_count [8];
sync_vg_inst/h_count [9];
sync_vg_inst/h_count [10];
sync_vg_inst/h_count [11];
sync_vg_inst/v_count [0];
sync_vg_inst/v_count [1];
sync_vg_inst/v_count [2];
sync_vg_inst/v_count [3];
sync_vg_inst/v_count [4];
sync_vg_inst/v_count [5];
sync_vg_inst/v_count [6];
sync_vg_inst/v_count [7];
sync_vg_inst/v_count [8];
sync_vg_inst/v_count [9];
tx_data[0];
tx_data[1];
tx_data[2];
tx_data[3];
tx_data[4];
tx_data[5];
tx_data[6];
tx_data[7];
tx_data[8];
tx_data[9];
tx_data[10];
tx_data[11];
tx_data[12];
tx_data[13];
tx_data[14];
tx_data[15];
tx_data[16];
tx_data[17];
tx_data[18];
tx_data[19];
tx_data[20];
tx_data[21];
tx_data[22];
tx_data[23];
tx_data[24];
tx_data[25];
tx_data[26];
tx_data[27];
tx_data[28];
tx_data[29];
tx_data[30];
tx_data[31];
tx_data1[0];
tx_data1[1];
tx_data1[2];
tx_data1[3];
tx_data1[4];
tx_data1[5];
tx_data1[6];
tx_data1[7];
tx_data1[8];
tx_data1[9];
tx_data1[10];
tx_data1[11];
tx_data1[12];
tx_data1[13];
tx_data1[14];
tx_data1[15];
tx_data1[16];
tx_data1[17];
tx_data1[18];
tx_data1[19];
tx_data1[20];
tx_data1[21];
tx_data1[22];
tx_data1[23];
tx_data1[24];
tx_data1[25];
tx_data1[26];
tx_data1[27];
tx_data1[28];
tx_data1[29];
tx_data1[30];
tx_data1[31];
u_CORES/conf_sel [0];
u_CORES/hub_tdo [0];
u_CORES/id_o [0];
u_CORES/id_o [1];
u_CORES/id_o [2];
u_CORES/id_o [3];
u_CORES/id_o [4];
u_CORES/u_debug_core_0/DATA_ff[0] [0];
u_CORES/u_debug_core_0/DATA_ff[0] [1];
u_CORES/u_debug_core_0/DATA_ff[0] [2];
u_CORES/u_debug_core_0/DATA_ff[0] [3];
u_CORES/u_debug_core_0/DATA_ff[0] [4];
u_CORES/u_debug_core_0/DATA_ff[0] [5];
u_CORES/u_debug_core_0/DATA_ff[0] [6];
u_CORES/u_debug_core_0/DATA_ff[0] [7];
u_CORES/u_debug_core_0/DATA_ff[0] [8];
u_CORES/u_debug_core_0/DATA_ff[0] [9];
u_CORES/u_debug_core_0/DATA_ff[0] [10];
u_CORES/u_debug_core_0/DATA_ff[0] [11];
u_CORES/u_debug_core_0/DATA_ff[0] [12];
u_CORES/u_debug_core_0/DATA_ff[0] [13];
u_CORES/u_debug_core_0/DATA_ff[0] [14];
u_CORES/u_debug_core_0/DATA_ff[0] [15];
u_CORES/u_debug_core_0/DATA_ff[0] [16];
u_CORES/u_debug_core_0/DATA_ff[0] [17];
u_CORES/u_debug_core_0/DATA_ff[0] [18];
u_CORES/u_debug_core_0/DATA_ff[0] [19];
u_CORES/u_debug_core_0/DATA_ff[0] [20];
u_CORES/u_debug_core_0/DATA_ff[0] [21];
u_CORES/u_debug_core_0/DATA_ff[0] [22];
u_CORES/u_debug_core_0/DATA_ff[0] [23];
u_CORES/u_debug_core_0/DATA_ff[0] [24];
u_CORES/u_debug_core_0/DATA_ff[0] [25];
u_CORES/u_debug_core_0/DATA_ff[0] [26];
u_CORES/u_debug_core_0/DATA_ff[0] [27];
u_CORES/u_debug_core_0/DATA_ff[0] [28];
u_CORES/u_debug_core_0/DATA_ff[0] [29];
u_CORES/u_debug_core_0/DATA_ff[0] [30];
u_CORES/u_debug_core_0/DATA_ff[0] [31];
u_CORES/u_debug_core_0/DATA_ff[0] [32];
u_CORES/u_debug_core_0/DATA_ff[0] [33];
u_CORES/u_debug_core_0/DATA_ff[0] [34];
u_CORES/u_debug_core_0/TRIG0_ff[0] [0];
u_CORES/u_debug_core_0/TRIG0_ff[0] [1];
u_CORES/u_debug_core_0/TRIG0_ff[0] [2];
u_CORES/u_debug_core_0/TRIG0_ff[0] [3];
u_CORES/u_debug_core_0/TRIG0_ff[0] [4];
u_CORES/u_debug_core_0/TRIG0_ff[0] [5];
u_CORES/u_debug_core_0/TRIG0_ff[0] [6];
u_CORES/u_debug_core_0/TRIG0_ff[0] [7];
u_CORES/u_debug_core_0/TRIG0_ff[0] [8];
u_CORES/u_debug_core_0/TRIG0_ff[0] [9];
u_CORES/u_debug_core_0/TRIG0_ff[0] [10];
u_CORES/u_debug_core_0/TRIG0_ff[0] [11];
u_CORES/u_debug_core_0/TRIG0_ff[0] [12];
u_CORES/u_debug_core_0/TRIG0_ff[0] [13];
u_CORES/u_debug_core_0/TRIG0_ff[0] [14];
u_CORES/u_debug_core_0/TRIG0_ff[0] [15];
u_CORES/u_debug_core_0/TRIG0_ff[0] [16];
u_CORES/u_debug_core_0/TRIG0_ff[0] [17];
u_CORES/u_debug_core_0/TRIG0_ff[0] [18];
u_CORES/u_debug_core_0/TRIG0_ff[0] [19];
u_CORES/u_debug_core_0/TRIG0_ff[0] [20];
u_CORES/u_debug_core_0/TRIG0_ff[0] [21];
u_CORES/u_debug_core_0/TRIG0_ff[0] [22];
u_CORES/u_debug_core_0/TRIG0_ff[0] [23];
u_CORES/u_debug_core_0/TRIG0_ff[0] [24];
u_CORES/u_debug_core_0/TRIG0_ff[0] [25];
u_CORES/u_debug_core_0/TRIG0_ff[0] [26];
u_CORES/u_debug_core_0/TRIG0_ff[0] [27];
u_CORES/u_debug_core_0/TRIG0_ff[0] [28];
u_CORES/u_debug_core_0/TRIG0_ff[0] [29];
u_CORES/u_debug_core_0/TRIG0_ff[0] [30];
u_CORES/u_debug_core_0/TRIG0_ff[0] [31];
u_CORES/u_debug_core_0/TRIG0_ff[0] [32];
u_CORES/u_debug_core_0/TRIG0_ff[0] [33];
u_CORES/u_debug_core_0/TRIG0_ff[0] [34];
u_CORES/u_debug_core_0/TRIG0_ff[1] [0];
u_CORES/u_debug_core_0/TRIG0_ff[1] [1];
u_CORES/u_debug_core_0/TRIG0_ff[1] [2];
u_CORES/u_debug_core_0/TRIG0_ff[1] [3];
u_CORES/u_debug_core_0/TRIG0_ff[1] [4];
u_CORES/u_debug_core_0/TRIG0_ff[1] [5];
u_CORES/u_debug_core_0/TRIG0_ff[1] [6];
u_CORES/u_debug_core_0/TRIG0_ff[1] [7];
u_CORES/u_debug_core_0/TRIG0_ff[1] [8];
u_CORES/u_debug_core_0/TRIG0_ff[1] [9];
u_CORES/u_debug_core_0/TRIG0_ff[1] [10];
u_CORES/u_debug_core_0/TRIG0_ff[1] [11];
u_CORES/u_debug_core_0/TRIG0_ff[1] [12];
u_CORES/u_debug_core_0/TRIG0_ff[1] [13];
u_CORES/u_debug_core_0/TRIG0_ff[1] [14];
u_CORES/u_debug_core_0/TRIG0_ff[1] [15];
u_CORES/u_debug_core_0/TRIG0_ff[1] [16];
u_CORES/u_debug_core_0/TRIG0_ff[1] [17];
u_CORES/u_debug_core_0/TRIG0_ff[1] [18];
u_CORES/u_debug_core_0/TRIG0_ff[1] [19];
u_CORES/u_debug_core_0/TRIG0_ff[1] [20];
u_CORES/u_debug_core_0/TRIG0_ff[1] [21];
u_CORES/u_debug_core_0/TRIG0_ff[1] [22];
u_CORES/u_debug_core_0/TRIG0_ff[1] [23];
u_CORES/u_debug_core_0/TRIG0_ff[1] [24];
u_CORES/u_debug_core_0/TRIG0_ff[1] [25];
u_CORES/u_debug_core_0/TRIG0_ff[1] [26];
u_CORES/u_debug_core_0/TRIG0_ff[1] [27];
u_CORES/u_debug_core_0/TRIG0_ff[1] [28];
u_CORES/u_debug_core_0/TRIG0_ff[1] [29];
u_CORES/u_debug_core_0/TRIG0_ff[1] [30];
u_CORES/u_debug_core_0/TRIG0_ff[1] [31];
u_CORES/u_debug_core_0/TRIG0_ff[1] [32];
u_CORES/u_debug_core_0/TRIG0_ff[1] [33];
u_CORES/u_debug_core_0/TRIG0_ff[1] [34];
u_CORES/u_debug_core_0/conf_id_o [0];
u_CORES/u_debug_core_0/conf_id_o [1];
u_CORES/u_debug_core_0/conf_id_o [2];
u_CORES/u_debug_core_0/conf_id_o [3];
u_CORES/u_debug_core_0/conf_id_o [4];
u_CORES/u_debug_core_0/conf_rdata [0];
u_CORES/u_debug_core_0/conf_rdata [16];
u_CORES/u_debug_core_0/conf_rdata [18];
u_CORES/u_debug_core_0/conf_rden [0];
u_CORES/u_debug_core_0/conf_rden [16];
u_CORES/u_debug_core_0/conf_rden [18];
u_CORES/u_debug_core_0/conf_reg_rbo [0];
u_CORES/u_debug_core_0/conf_reg_rbo [1];
u_CORES/u_debug_core_0/conf_reg_rbo [2];
u_CORES/u_debug_core_0/conf_reg_rbo [3];
u_CORES/u_debug_core_0/conf_reg_rbo [4];
u_CORES/u_debug_core_0/conf_sel_int [0];
u_CORES/u_debug_core_0/conf_sel_int [16];
u_CORES/u_debug_core_0/conf_sel_int [18];
u_CORES/u_debug_core_0/conf_sel_int [20];
u_CORES/u_debug_core_0/conf_sel_int [21];
u_CORES/u_debug_core_0/conf_sel_int [22];
u_CORES/u_debug_core_0/data_pipe[0] [0];
u_CORES/u_debug_core_0/data_pipe[0] [1];
u_CORES/u_debug_core_0/data_pipe[0] [2];
u_CORES/u_debug_core_0/data_pipe[0] [3];
u_CORES/u_debug_core_0/data_pipe[0] [4];
u_CORES/u_debug_core_0/data_pipe[0] [5];
u_CORES/u_debug_core_0/data_pipe[0] [6];
u_CORES/u_debug_core_0/data_pipe[0] [7];
u_CORES/u_debug_core_0/data_pipe[0] [8];
u_CORES/u_debug_core_0/data_pipe[0] [9];
u_CORES/u_debug_core_0/data_pipe[0] [10];
u_CORES/u_debug_core_0/data_pipe[0] [11];
u_CORES/u_debug_core_0/data_pipe[0] [12];
u_CORES/u_debug_core_0/data_pipe[0] [13];
u_CORES/u_debug_core_0/data_pipe[0] [14];
u_CORES/u_debug_core_0/data_pipe[0] [15];
u_CORES/u_debug_core_0/data_pipe[0] [16];
u_CORES/u_debug_core_0/data_pipe[0] [17];
u_CORES/u_debug_core_0/data_pipe[0] [18];
u_CORES/u_debug_core_0/data_pipe[0] [19];
u_CORES/u_debug_core_0/data_pipe[0] [20];
u_CORES/u_debug_core_0/data_pipe[0] [21];
u_CORES/u_debug_core_0/data_pipe[0] [22];
u_CORES/u_debug_core_0/data_pipe[0] [23];
u_CORES/u_debug_core_0/data_pipe[0] [24];
u_CORES/u_debug_core_0/data_pipe[0] [25];
u_CORES/u_debug_core_0/data_pipe[0] [26];
u_CORES/u_debug_core_0/data_pipe[0] [27];
u_CORES/u_debug_core_0/data_pipe[0] [28];
u_CORES/u_debug_core_0/data_pipe[0] [29];
u_CORES/u_debug_core_0/data_pipe[0] [30];
u_CORES/u_debug_core_0/data_pipe[0] [31];
u_CORES/u_debug_core_0/data_pipe[0] [32];
u_CORES/u_debug_core_0/data_pipe[0] [33];
u_CORES/u_debug_core_0/data_pipe[0] [34];
u_CORES/u_debug_core_0/data_pipe[1] [0];
u_CORES/u_debug_core_0/data_pipe[1] [1];
u_CORES/u_debug_core_0/data_pipe[1] [2];
u_CORES/u_debug_core_0/data_pipe[1] [3];
u_CORES/u_debug_core_0/data_pipe[1] [4];
u_CORES/u_debug_core_0/data_pipe[1] [5];
u_CORES/u_debug_core_0/data_pipe[1] [6];
u_CORES/u_debug_core_0/data_pipe[1] [7];
u_CORES/u_debug_core_0/data_pipe[1] [8];
u_CORES/u_debug_core_0/data_pipe[1] [9];
u_CORES/u_debug_core_0/data_pipe[1] [10];
u_CORES/u_debug_core_0/data_pipe[1] [11];
u_CORES/u_debug_core_0/data_pipe[1] [12];
u_CORES/u_debug_core_0/data_pipe[1] [13];
u_CORES/u_debug_core_0/data_pipe[1] [14];
u_CORES/u_debug_core_0/data_pipe[1] [15];
u_CORES/u_debug_core_0/data_pipe[1] [16];
u_CORES/u_debug_core_0/data_pipe[1] [17];
u_CORES/u_debug_core_0/data_pipe[1] [18];
u_CORES/u_debug_core_0/data_pipe[1] [19];
u_CORES/u_debug_core_0/data_pipe[1] [20];
u_CORES/u_debug_core_0/data_pipe[1] [21];
u_CORES/u_debug_core_0/data_pipe[1] [22];
u_CORES/u_debug_core_0/data_pipe[1] [23];
u_CORES/u_debug_core_0/data_pipe[1] [24];
u_CORES/u_debug_core_0/data_pipe[1] [25];
u_CORES/u_debug_core_0/data_pipe[1] [26];
u_CORES/u_debug_core_0/data_pipe[1] [27];
u_CORES/u_debug_core_0/data_pipe[1] [28];
u_CORES/u_debug_core_0/data_pipe[1] [29];
u_CORES/u_debug_core_0/data_pipe[1] [30];
u_CORES/u_debug_core_0/data_pipe[1] [31];
u_CORES/u_debug_core_0/data_pipe[1] [32];
u_CORES/u_debug_core_0/data_pipe[1] [33];
u_CORES/u_debug_core_0/data_pipe[1] [34];
u_CORES/u_debug_core_0/data_pipe[2] [0];
u_CORES/u_debug_core_0/data_pipe[2] [1];
u_CORES/u_debug_core_0/data_pipe[2] [2];
u_CORES/u_debug_core_0/data_pipe[2] [3];
u_CORES/u_debug_core_0/data_pipe[2] [4];
u_CORES/u_debug_core_0/data_pipe[2] [5];
u_CORES/u_debug_core_0/data_pipe[2] [6];
u_CORES/u_debug_core_0/data_pipe[2] [7];
u_CORES/u_debug_core_0/data_pipe[2] [8];
u_CORES/u_debug_core_0/data_pipe[2] [9];
u_CORES/u_debug_core_0/data_pipe[2] [10];
u_CORES/u_debug_core_0/data_pipe[2] [11];
u_CORES/u_debug_core_0/data_pipe[2] [12];
u_CORES/u_debug_core_0/data_pipe[2] [13];
u_CORES/u_debug_core_0/data_pipe[2] [14];
u_CORES/u_debug_core_0/data_pipe[2] [15];
u_CORES/u_debug_core_0/data_pipe[2] [16];
u_CORES/u_debug_core_0/data_pipe[2] [17];
u_CORES/u_debug_core_0/data_pipe[2] [18];
u_CORES/u_debug_core_0/data_pipe[2] [19];
u_CORES/u_debug_core_0/data_pipe[2] [20];
u_CORES/u_debug_core_0/data_pipe[2] [21];
u_CORES/u_debug_core_0/data_pipe[2] [22];
u_CORES/u_debug_core_0/data_pipe[2] [23];
u_CORES/u_debug_core_0/data_pipe[2] [24];
u_CORES/u_debug_core_0/data_pipe[2] [25];
u_CORES/u_debug_core_0/data_pipe[2] [26];
u_CORES/u_debug_core_0/data_pipe[2] [27];
u_CORES/u_debug_core_0/data_pipe[2] [28];
u_CORES/u_debug_core_0/data_pipe[2] [29];
u_CORES/u_debug_core_0/data_pipe[2] [30];
u_CORES/u_debug_core_0/data_pipe[2] [31];
u_CORES/u_debug_core_0/data_pipe[2] [32];
u_CORES/u_debug_core_0/data_pipe[2] [33];
u_CORES/u_debug_core_0/data_pipe[2] [34];
u_CORES/u_debug_core_0/data_pipe[3] [0];
u_CORES/u_debug_core_0/data_pipe[3] [1];
u_CORES/u_debug_core_0/data_pipe[3] [2];
u_CORES/u_debug_core_0/data_pipe[3] [3];
u_CORES/u_debug_core_0/data_pipe[3] [4];
u_CORES/u_debug_core_0/data_pipe[3] [5];
u_CORES/u_debug_core_0/data_pipe[3] [6];
u_CORES/u_debug_core_0/data_pipe[3] [7];
u_CORES/u_debug_core_0/data_pipe[3] [8];
u_CORES/u_debug_core_0/data_pipe[3] [9];
u_CORES/u_debug_core_0/data_pipe[3] [10];
u_CORES/u_debug_core_0/data_pipe[3] [11];
u_CORES/u_debug_core_0/data_pipe[3] [12];
u_CORES/u_debug_core_0/data_pipe[3] [13];
u_CORES/u_debug_core_0/data_pipe[3] [14];
u_CORES/u_debug_core_0/data_pipe[3] [15];
u_CORES/u_debug_core_0/data_pipe[3] [16];
u_CORES/u_debug_core_0/data_pipe[3] [17];
u_CORES/u_debug_core_0/data_pipe[3] [18];
u_CORES/u_debug_core_0/data_pipe[3] [19];
u_CORES/u_debug_core_0/data_pipe[3] [20];
u_CORES/u_debug_core_0/data_pipe[3] [21];
u_CORES/u_debug_core_0/data_pipe[3] [22];
u_CORES/u_debug_core_0/data_pipe[3] [23];
u_CORES/u_debug_core_0/data_pipe[3] [24];
u_CORES/u_debug_core_0/data_pipe[3] [25];
u_CORES/u_debug_core_0/data_pipe[3] [26];
u_CORES/u_debug_core_0/data_pipe[3] [27];
u_CORES/u_debug_core_0/data_pipe[3] [28];
u_CORES/u_debug_core_0/data_pipe[3] [29];
u_CORES/u_debug_core_0/data_pipe[3] [30];
u_CORES/u_debug_core_0/data_pipe[3] [31];
u_CORES/u_debug_core_0/data_pipe[3] [32];
u_CORES/u_debug_core_0/data_pipe[3] [33];
u_CORES/u_debug_core_0/data_pipe[3] [34];
u_CORES/u_debug_core_0/data_pipe[4] [0];
u_CORES/u_debug_core_0/data_pipe[4] [1];
u_CORES/u_debug_core_0/data_pipe[4] [2];
u_CORES/u_debug_core_0/data_pipe[4] [3];
u_CORES/u_debug_core_0/data_pipe[4] [4];
u_CORES/u_debug_core_0/data_pipe[4] [5];
u_CORES/u_debug_core_0/data_pipe[4] [6];
u_CORES/u_debug_core_0/data_pipe[4] [7];
u_CORES/u_debug_core_0/data_pipe[4] [8];
u_CORES/u_debug_core_0/data_pipe[4] [9];
u_CORES/u_debug_core_0/data_pipe[4] [10];
u_CORES/u_debug_core_0/data_pipe[4] [11];
u_CORES/u_debug_core_0/data_pipe[4] [12];
u_CORES/u_debug_core_0/data_pipe[4] [13];
u_CORES/u_debug_core_0/data_pipe[4] [14];
u_CORES/u_debug_core_0/data_pipe[4] [15];
u_CORES/u_debug_core_0/data_pipe[4] [16];
u_CORES/u_debug_core_0/data_pipe[4] [17];
u_CORES/u_debug_core_0/data_pipe[4] [18];
u_CORES/u_debug_core_0/data_pipe[4] [19];
u_CORES/u_debug_core_0/data_pipe[4] [20];
u_CORES/u_debug_core_0/data_pipe[4] [21];
u_CORES/u_debug_core_0/data_pipe[4] [22];
u_CORES/u_debug_core_0/data_pipe[4] [23];
u_CORES/u_debug_core_0/data_pipe[4] [24];
u_CORES/u_debug_core_0/data_pipe[4] [25];
u_CORES/u_debug_core_0/data_pipe[4] [26];
u_CORES/u_debug_core_0/data_pipe[4] [27];
u_CORES/u_debug_core_0/data_pipe[4] [28];
u_CORES/u_debug_core_0/data_pipe[4] [29];
u_CORES/u_debug_core_0/data_pipe[4] [30];
u_CORES/u_debug_core_0/data_pipe[4] [31];
u_CORES/u_debug_core_0/data_pipe[4] [32];
u_CORES/u_debug_core_0/data_pipe[4] [33];
u_CORES/u_debug_core_0/data_pipe[4] [34];
u_CORES/u_debug_core_0/ram_radr [0];
u_CORES/u_debug_core_0/ram_radr [1];
u_CORES/u_debug_core_0/ram_radr [2];
u_CORES/u_debug_core_0/ram_radr [3];
u_CORES/u_debug_core_0/ram_radr [4];
u_CORES/u_debug_core_0/ram_radr [5];
u_CORES/u_debug_core_0/ram_radr [6];
u_CORES/u_debug_core_0/ram_radr [7];
u_CORES/u_debug_core_0/ram_radr [8];
u_CORES/u_debug_core_0/ram_radr [9];
u_CORES/u_debug_core_0/ram_radr [10];
u_CORES/u_debug_core_0/ram_radr [11];
u_CORES/u_debug_core_0/ram_radr [12];
u_CORES/u_debug_core_0/ram_radr [13];
u_CORES/u_debug_core_0/ram_radr [14];
u_CORES/u_debug_core_0/ram_rdat [5];
u_CORES/u_debug_core_0/ram_rdat [29];
u_CORES/u_debug_core_0/ram_rdat [33];
u_CORES/u_debug_core_0/ram_wadr [0];
u_CORES/u_debug_core_0/ram_wadr [1];
u_CORES/u_debug_core_0/ram_wadr [2];
u_CORES/u_debug_core_0/ram_wadr [3];
u_CORES/u_debug_core_0/ram_wadr [4];
u_CORES/u_debug_core_0/ram_wadr [5];
u_CORES/u_debug_core_0/ram_wadr [6];
u_CORES/u_debug_core_0/ram_wadr [7];
u_CORES/u_debug_core_0/ram_wadr [8];
u_CORES/u_debug_core_0/ram_wadr [9];
u_CORES/u_debug_core_0/ram_wadr [10];
u_CORES/u_debug_core_0/ram_wadr [11];
u_CORES/u_debug_core_0/ram_wadr [12];
u_CORES/u_debug_core_0/ram_wadr [13];
u_CORES/u_debug_core_0/ram_wadr [14];
u_CORES/u_debug_core_0/rst_trig [0];
u_CORES/u_debug_core_0/rst_trig [1];
u_CORES/u_debug_core_0/status [0];
u_CORES/u_debug_core_0/status [1];
u_CORES/u_debug_core_0/status [2];
u_CORES/u_debug_core_0/status [3];
u_CORES/u_debug_core_0/status [4];
u_CORES/u_debug_core_0/status [5];
u_CORES/u_debug_core_0/status [6];
u_CORES/u_debug_core_0/status [7];
u_CORES/u_debug_core_0/status [8];
u_CORES/u_debug_core_0/status [9];
u_CORES/u_debug_core_0/status [10];
u_CORES/u_debug_core_0/status [11];
u_CORES/u_debug_core_0/status [12];
u_CORES/u_debug_core_0/status [13];
u_CORES/u_debug_core_0/status [14];
u_CORES/u_debug_core_0/status [15];
u_CORES/u_debug_core_0/trig0_d1 [0];
u_CORES/u_debug_core_0/trig0_d1 [1];
u_CORES/u_debug_core_0/trig0_d1 [2];
u_CORES/u_debug_core_0/trig0_d1 [3];
u_CORES/u_debug_core_0/trig0_d1 [4];
u_CORES/u_debug_core_0/trig0_d1 [5];
u_CORES/u_debug_core_0/trig0_d1 [6];
u_CORES/u_debug_core_0/trig0_d1 [7];
u_CORES/u_debug_core_0/trig0_d1 [8];
u_CORES/u_debug_core_0/trig0_d1 [9];
u_CORES/u_debug_core_0/trig0_d1 [10];
u_CORES/u_debug_core_0/trig0_d1 [11];
u_CORES/u_debug_core_0/trig0_d1 [12];
u_CORES/u_debug_core_0/trig0_d1 [13];
u_CORES/u_debug_core_0/trig0_d1 [14];
u_CORES/u_debug_core_0/trig0_d1 [15];
u_CORES/u_debug_core_0/trig0_d1 [16];
u_CORES/u_debug_core_0/trig0_d1 [17];
u_CORES/u_debug_core_0/trig0_d1 [18];
u_CORES/u_debug_core_0/trig0_d1 [19];
u_CORES/u_debug_core_0/trig0_d1 [20];
u_CORES/u_debug_core_0/trig0_d1 [21];
u_CORES/u_debug_core_0/trig0_d1 [22];
u_CORES/u_debug_core_0/trig0_d1 [23];
u_CORES/u_debug_core_0/trig0_d1 [24];
u_CORES/u_debug_core_0/trig0_d1 [25];
u_CORES/u_debug_core_0/trig0_d1 [26];
u_CORES/u_debug_core_0/trig0_d1 [27];
u_CORES/u_debug_core_0/trig0_d1 [28];
u_CORES/u_debug_core_0/trig0_d1 [29];
u_CORES/u_debug_core_0/trig0_d1 [30];
u_CORES/u_debug_core_0/trig0_d1 [31];
u_CORES/u_debug_core_0/trig0_d1 [32];
u_CORES/u_debug_core_0/trig0_d1 [33];
u_CORES/u_debug_core_0/trig0_d1 [34];
u_CORES/u_debug_core_0/trig0_d2 [0];
u_CORES/u_debug_core_0/trig0_d2 [1];
u_CORES/u_debug_core_0/trig0_d2 [2];
u_CORES/u_debug_core_0/trig0_d2 [3];
u_CORES/u_debug_core_0/trig0_d2 [4];
u_CORES/u_debug_core_0/trig0_d2 [5];
u_CORES/u_debug_core_0/trig0_d2 [6];
u_CORES/u_debug_core_0/trig0_d2 [7];
u_CORES/u_debug_core_0/trig0_d2 [8];
u_CORES/u_debug_core_0/trig0_d2 [9];
u_CORES/u_debug_core_0/trig0_d2 [10];
u_CORES/u_debug_core_0/trig0_d2 [11];
u_CORES/u_debug_core_0/trig0_d2 [12];
u_CORES/u_debug_core_0/trig0_d2 [13];
u_CORES/u_debug_core_0/trig0_d2 [14];
u_CORES/u_debug_core_0/trig0_d2 [15];
u_CORES/u_debug_core_0/trig0_d2 [16];
u_CORES/u_debug_core_0/trig0_d2 [17];
u_CORES/u_debug_core_0/trig0_d2 [18];
u_CORES/u_debug_core_0/trig0_d2 [19];
u_CORES/u_debug_core_0/trig0_d2 [20];
u_CORES/u_debug_core_0/trig0_d2 [21];
u_CORES/u_debug_core_0/trig0_d2 [22];
u_CORES/u_debug_core_0/trig0_d2 [23];
u_CORES/u_debug_core_0/trig0_d2 [24];
u_CORES/u_debug_core_0/trig0_d2 [25];
u_CORES/u_debug_core_0/trig0_d2 [26];
u_CORES/u_debug_core_0/trig0_d2 [27];
u_CORES/u_debug_core_0/trig0_d2 [28];
u_CORES/u_debug_core_0/trig0_d2 [29];
u_CORES/u_debug_core_0/trig0_d2 [30];
u_CORES/u_debug_core_0/trig0_d2 [31];
u_CORES/u_debug_core_0/trig0_d2 [32];
u_CORES/u_debug_core_0/trig0_d2 [33];
u_CORES/u_debug_core_0/trig0_d2 [34];
u_CORES/u_debug_core_0/u0_trig_unit/N2262 [105];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [0];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [2];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [3];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [4];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [6];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [8];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [12];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [14];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [15];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [16];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [17];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [18];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [20];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [21];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [23];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [24];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [25];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [26];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [27];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [28];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [30];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [31];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [32];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [34];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [36];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [37];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [38];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [39];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [40];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [41];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [42];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [43];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [46];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [47];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [48];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [50];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [51];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [52];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [53];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [54];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [55];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [56];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [57];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [58];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [59];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [60];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [61];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [62];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [63];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [64];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [65];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [66];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [67];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [68];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [69];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [70];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [71];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [72];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [73];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [74];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [75];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [76];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [77];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [78];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [79];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [80];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [81];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [82];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [83];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [84];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [85];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [86];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [87];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [88];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [89];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [90];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [91];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [92];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [93];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [94];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [95];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [96];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [97];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [98];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [99];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [100];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [101];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [102];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [103];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [104];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [105];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [0];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [1];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [2];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [3];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [4];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [5];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [6];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [7];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [8];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [9];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [10];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [11];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [12];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [13];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [14];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [15];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [16];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [17];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [18];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [19];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [20];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [21];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [22];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [23];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [24];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [25];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [26];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [27];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [28];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [29];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [30];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [31];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [32];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [33];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [34];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [0];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [1];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [2];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [0];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [1];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [2];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [3];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [4];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [5];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [6];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [7];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [8];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [9];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [10];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [11];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [12];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [13];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [14];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [15];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [16];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [17];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [18];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [19];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [20];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [21];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [22];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [23];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [24];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [25];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [26];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [27];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [28];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [29];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [30];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [31];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [32];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [33];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [34];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N464 [1];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N464 [2];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N464 [3];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N464 [4];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N464 [5];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N464 [6];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.co [2];
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.co [4];
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.co [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.co [8];
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.co [10];
u_CORES/u_debug_core_0/u_Storage_Condition/N288_1.co [12];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [1];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [2];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [3];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [4];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [5];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [7];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [8];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [9];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [10];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [11];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [12];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [13];
u_CORES/u_debug_core_0/u_Storage_Condition/N471 [14];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [1];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [2];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [3];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [4];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [5];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [7];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [8];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [9];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [10];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [11];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [12];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [13];
u_CORES/u_debug_core_0/u_Storage_Condition/N473 [14];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [9];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [10];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [11];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [12];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [13];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [14];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [0];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [1];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [2];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [3];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [4];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [5];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [6];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [7];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [8];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [9];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [10];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [11];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [12];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [13];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [14];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [16];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [17];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [18];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [19];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [0];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [1];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [2];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [3];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [4];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [5];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [6];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [7];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [8];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [9];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [10];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [11];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [12];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [13];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [14];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [15];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [3];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [5];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [6];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [10];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [11];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [12];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [13];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [14];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [15];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [0];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [1];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [2];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [3];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [4];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [5];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [6];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [7];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [8];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [9];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [10];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [11];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [12];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [13];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [14];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [4];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [0];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2];
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [0];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [16];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [18];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [1];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [2];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/N66 [15];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [8];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [9];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [10];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [11];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [12];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [13];
u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [14];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [11];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [8];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [9];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [10];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [11];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [12];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [13];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [14];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [15];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en [1];
u_CORES/u_jtag_hub/shift_data [0];
u_CORES/u_jtag_hub/shift_data [1];
u_CORES/u_jtag_hub/shift_data [2];
u_CORES/u_jtag_hub/shift_data [3];
u_CORES/u_jtag_hub/shift_data [4];
u_CORES/u_jtag_hub/shift_data [5];
u_CORES/u_jtag_hub/shift_data [6];
u_CORES/u_jtag_hub/shift_data [7];
u_CORES/u_jtag_hub/shift_data [8];
word_align_inst/hsst_rxd_d1 [8];
word_align_inst/hsst_rxd_d1 [9];
word_align_inst/hsst_rxd_d1 [10];
word_align_inst/hsst_rxd_d1 [11];
word_align_inst/hsst_rxd_d1 [12];
word_align_inst/hsst_rxd_d1 [13];
word_align_inst/hsst_rxd_d1 [14];
word_align_inst/hsst_rxd_d1 [15];
word_align_inst/hsst_rxd_d1 [16];
word_align_inst/hsst_rxd_d1 [17];
word_align_inst/hsst_rxd_d1 [18];
word_align_inst/hsst_rxd_d1 [19];
word_align_inst/hsst_rxd_d1 [20];
word_align_inst/hsst_rxd_d1 [21];
word_align_inst/hsst_rxd_d1 [22];
word_align_inst/hsst_rxd_d1 [23];
word_align_inst/hsst_rxd_d1 [24];
word_align_inst/hsst_rxd_d1 [25];
word_align_inst/hsst_rxd_d1 [26];
word_align_inst/hsst_rxd_d1 [27];
word_align_inst/hsst_rxd_d1 [28];
word_align_inst/hsst_rxd_d1 [29];
word_align_inst/hsst_rxd_d1 [30];
word_align_inst/hsst_rxd_d1 [31];
word_align_inst/hsst_rxk_d1 [1];
word_align_inst/hsst_rxk_d1 [2];
word_align_inst/hsst_rxk_d1 [3];
x_act[0];
x_act[1];
x_act[2];
x_act[3];
x_act[4];
x_act[5];
x_act[6];
x_act[7];
x_act[8];
x_act[9];
x_act[10];
x_act[11];
y_act[0];
y_act[1];
y_act[2];
y_act[3];
y_act[4];
y_act[5];
y_act[6];
y_act[7];
y_act[8];
y_act[9];
y_act[10];
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;
ntR25;
ntR26;
ntR27;
ntR28;
ntR29;
ntR30;
ntR31;
ntR32;
ntR33;
ntR34;
ntR35;
ntR36;
ntR37;
ntR38;
ntR39;
ntR40;
ntR41;
ntR42;
ntR43;
ntR44;
ntR45;
ntR46;
ntR47;
ntR48;
ntR49;
ntR50;
ntR51;
ntR52;
ntR53;
ntR54;
ntR55;
ntR56;
ntR57;
ntR58;
ntR59;
ntR60;
ntR61;
ntR62;
ntR63;
ntR64;
ntR65;
ntR66;
ntR67;
ntR68;
ntR69;
ntR70;
ntR71;
ntR72;
ntR73;
ntR74;
ntR75;
ntR76;
ntR77;
ntR78;
ntR79;
ntR80;
ntR81;
ntR82;
ntR83;
ntR84;
ntR85;
ntR86;
ntR87;
ntR88;
ntR89;
ntR90;
ntR91;
ntR92;
ntR93;
ntR94;
ntR95;
ntR96;
ntR97;
ntR98;
ntR99;
ntR100;
ntR101;
ntR102;
ntR103;
ntR104;
ntR105;
ntR106;
ntR107;
ntR108;
ntR109;
ntR110;
ntR111;
ntR112;
ntR113;
ntR114;
ntR115;
ntR116;
ntR117;
ntR118;
ntR119;
ntR120;
ntR121;
ntR122;
ntR123;
ntR124;
ntR125;
ntR126;
ntR127;
ntR128;
ntR129;
ntR130;
ntR131;
ntR132;
ntR133;
ntR134;
ntR135;
ntR136;
ntR137;
ntR138;
ntR139;
ntR140;
ntR141;
ntR142;
ntR143;
ntR144;
ntR145;
ntR146;
ntR147;
ntR148;
ntR149;
ntR150;
ntR151;
ntR152;
ntR153;
ntR154;
ntR155;
ntR156;
ntR157;
ntR158;
ntR159;
ntR160;
ntR161;
ntR162;
ntR163;
ntR164;
ntR165;
ntR166;
ntR167;
ntR168;
ntR169;
ntR170;
ntR171;
ntR172;
ntR173;
ntR174;
ntR175;
ntR176;
ntR177;
ntR178;
ntR179;
ntR180;
ntR181;
ntR182;
ntR183;
ntR184;
ntR185;
ntR186;
ntR187;
ntR188;
ntR189;
ntR190;
ntR191;
ntR192;
ntR193;
ntR194;
ntR195;
ntR196;
ntR197;
ntR198;
ntR199;
ntR200;
ntR201;
ntR202;
ntR203;
ntR204;
ntR205;
ntR206;
ntR207;
ntR208;
ntR209;
ntR210;
ntR211;
ntR212;
ntR213;
ntR214;
ntR215;
ntR216;
ntR217;
ntR218;
ntR219;
ntR220;
ntR221;
ntR222;
ntR223;
ntR224;
ntR225;
ntR226;
ntR227;
ntR228;
ntR229;
ntR230;
ntR231;
ntR232;
ntR233;
ntR234;
ntR235;
ntR236;
ntR237;
ntR238;
ntR239;
ntR240;
ntR241;
ntR242;
ntR243;
ntR244;
ntR245;
ntR246;
ntR247;
ntR248;
ntR249;
ntR250;
ntR251;
ntR252;
ntR253;
ntR254;
ntR255;
ntR256;
ntR257;
ntR258;
ntR259;
ntR260;
ntR261;
ntR262;
ntR263;
ntR264;
ntR265;
ntR266;
ntR267;
ntR268;
ntR269;
ntR270;
ntR271;
ntR272;
ntR273;
ntR274;
ntR275;
ntR276;
ntR277;
ntR278;
ntR279;
ntR280;
ntR281;
ntR282;
ntR283;
ntR284;
ntR285;
ntR286;
ntR287;
ntR288;
ntR289;
ntR290;
ntR291;
ntR292;
ntR293;
ntR294;
ntR295;
ntR296;
ntR297;
ntR298;
ntR299;
ntR300;
ntR301;
ntR302;
ntR303;
ntR304;
ntR305;
ntR306;
ntR307;
ntR308;
ntR309;
ntR310;
ntR311;
ntR312;
ntR313;
ntR314;
ntR315;
ntR316;
ntR317;
ntR318;
ntR319;
ntR320;
ntR321;
ntR322;
ntR323;
ntR324;
ntR325;
ntR326;
ntR327;
ntR328;
ntR329;
ntR330;
ntR331;
ntR332;
ntR333;
ntR334;
ntR335;
ntR336;
ntR337;
ntR338;
ntR339;
ntR340;
ntR341;
ntR342;
ntR343;
ntR344;
ntR345;
ntR346;
ntR347;
ntR348;
ntR349;
ntR350;
ntR351;
ntR352;
ntR353;
ntR354;
ntR355;
ntR356;
ntR357;
ntR358;
ntR359;
ntR360;
ntR361;
ntR362;
ntR363;
ntR364;
ntR365;
ntR366;
ntR367;
ntR368;
ntR369;
ntR370;
ntR371;
ntR372;
ntR373;
ntR374;
ntR375;
ntR376;
ntR377;
ntR378;
ntR379;
ntR380;
ntR381;
ntR382;
ntR383;
ntR384;
ntR385;
ntR386;
ntR387;
ntR388;
ntR389;
ntR390;
ntR391;
ntR392;
ntR393;
ntR394;
ntR395;
ntR396;
ntR397;
ntR398;
ntR399;
ntR400;
ntR401;
ntR402;
ntR403;
ntR404;
ntR405;
ntR406;
ntR407;
ntR408;
ntR409;
ntR410;
ntR411;
ntR412;
ntR413;
ntR414;
ntR415;
ntR416;
ntR417;
ntR418;
ntR419;
ntR420;
ntR421;
ntR422;
ntR423;
ntR424;
ntR425;
ntR426;
ntR427;
ntR428;
ntR429;
ntR430;
ntR431;
ntR432;
ntR433;
ntR434;
ntR435;
ntR436;
ntR437;
ntR438;
ntR439;
ntR440;
ntR441;
ntR442;
ntR443;
ntR444;
ntR445;
ntR446;
ntR447;
ntR448;
ntR449;
ntR450;
ntR451;
ntR452;
ntR453;
ntR454;
ntR455;
ntR456;
ntR457;
ntR458;
ntR459;
ntR460;
ntR461;
ntR462;
ntR463;
ntR464;
ntR465;
ntR466;
ntR467;
ntR468;
ntR469;
ntR470;
ntR471;
ntR472;
ntR473;
ntR474;
ntR475;
ntR476;
ntR477;
ntR478;
ntR479;
ntR480;
ntR481;
ntR482;
ntR483;
ntR484;
ntR485;
ntR486;
ntR487;
ntR488;
ntR489;
ntR490;
ntR491;
ntR492;
ntR493;
ntR494;
ntR495;
ntR496;
ntR497;
ntR498;
ntR499;
ntR500;
ntR501;
ntR502;
ntR503;
ntR504;
ntR505;
ntR506;
ntR507;
ntR508;
ntR509;
ntR510;
ntR511;
ntR512;
ntR513;
ntR514;
ntR515;
ntR516;
ntR517;
ntR518;
ntR519;
ntR520;
ntR521;
ntR522;
ntR523;
ntR524;
ntR525;
ntR526;
ntR527;
ntR528;
ntR529;
ntR530;
ntR531;
ntR532;
ntR533;
ntR534;
ntR535;
ntR536;
ntR537;
ntR538;
ntR539;
ntR540;
ntR541;
ntR542;
ntR543;
ntR544;
ntR545;
ntR546;
ntR547;
ntR548;
ntR549;
ntR550;
ntR551;
ntR552;
ntR553;
ntR554;
ntR555;
ntR556;
ntR557;
ntR558;
ntR559;
ntR560;
ntR561;
ntR562;
ntR563;
ntR564;
ntR565;
ntR566;
ntR567;
ntR568;
ntR569;
ntR570;
ntR571;
ntR572;
ntR573;
ntR574;
ntR575;
ntR576;
ntR577;
ntR578;
ntR579;
ntR580;
ntR581;
ntR582;
ntR583;
ntR584;
ntR585;
ntR586;
ntR587;
ntR588;
ntR589;
ntR590;
ntR591;
ntR592;
ntR593;
ntR594;
ntR595;
ntR596;
ntR597;
ntR598;
ntR599;
ntR600;
ntR601;
ntR602;
ntR603;
ntR604;
ntR605;
ntR606;
ntR607;
ntR608;
ntR609;
ntR610;
ntR611;
ntR612;
ntR613;
ntR614;
ntR615;
ntR616;
ntR617;
ntR618;
ntR619;
ntR620;
ntR621;
ntR622;
ntR623;
ntR624;
ntR625;
ntR626;
ntR627;
ntR628;
ntR629;
ntR630;
ntR631;
ntR632;
ntR633;
ntR634;
ntR635;
ntR636;
ntR637;
ntR638;
ntR639;
ntR640;
ntR641;
ntR642;
ntR643;
ntR644;
ntR645;
ntR646;
ntR647;
ntR648;
ntR649;
ntR650;
ntR651;
ntR652;
ntR653;
ntR654;
ntR655;
ntR656;
ntR657;
ntR658;
ntR659;
ntR660;
ntR661;
ntR662;
ntR663;
ntR664;
ntR665;
ntR666;
ntR667;
ntR668;
ntR669;
ntR670;
ntR671;
ntR672;
ntR673;
ntR674;
ntR675;
ntR676;
ntR677;
ntR678;
ntR679;
ntR680;
ntR681;
ntR682;
ntR683;
ntR684;
ntR685;
ntR686;
ntR687;
ntR688;
ntR689;
ntR690;
ntR691;
ntR692;
ntR693;
ntR694;
ntR695;
ntR696;
ntR697;
ntR698;
ntR699;
ntR700;
ntR701;
ntR702;
ntR703;
ntR704;
ntR705;
ntR706;
ntR707;
ntR708;
ntR709;
ntR710;
ntR711;
ntR712;
ntR713;
ntR714;
ntR715;
ntR716;
ntR717;
ntR718;
ntR719;
ntR720;
ntR721;
ntR722;
ntR723;
ntR724;
ntR725;
ntR726;
ntR727;
ntR728;
ntR729;
ntR730;
ntR731;
ntR732;
ntR733;
ntR734;
ntR735;
ntR736;
ntR737;
ntR738;
ntR739;
ntR740;
ntR741;
ntR742;
ntR743;
ntR744;
ntR745;
ntR746;
ntR747;
ntR748;
ntR749;
ntR750;
ntR751;
ntR752;
ntR753;
ntR754;
ntR755;
ntR756;
ntR757;
ntR758;
ntR759;
ntR760;
ntR761;
ntR762;
ntR763;
ntR764;
ntR765;
ntR766;
ntR767;
ntR768;
ntR769;
ntR770;
ntR771;
ntR772;
ntR773;
ntR774;
ntR775;
ntR776;
ntR777;
ntR778;
ntR779;
ntR780;
ntR781;
ntR782;
ntR783;
ntR784;
ntR785;
ntR786;
ntR787;
ntR788;
ntR789;
ntR790;
ntR791;
ntR792;
ntR793;
ntR794;
ntR795;
ntR796;
ntR797;
ntR798;
ntR799;
ntR800;
ntR801;
ntR802;
ntR803;
ntR804;
ntR805;
ntR806;
ntR807;
ntR808;
ntR809;
ntR810;
ntR811;
ntR812;
ntR813;
ntR814;
ntR815;
ntR816;
ntR817;
ntR818;
ntR819;
ntR820;
ntR821;
ntR822;
ntR823;
ntR824;
ntR825;
ntR826;
ntR827;
ntR828;
ntR829;
ntR830;
ntR831;
ntR832;
ntR833;
ntR834;
ntR835;
ntR836;
ntR837;
ntR838;
ntR839;
ntR840;
ntR841;
ntR842;
ntR843;
ntR844;
ntR845;
ntR846;
ntR847;
ntR848;
ntR849;
ntR850;
ntR851;
ntR852;
ntR853;
ntR854;
ntR855;
ntR856;
ntR857;
ntR858;
ntR859;
ntR860;
ntR861;
ntR862;
ntR863;
ntR864;
ntR865;
ntR866;
ntR867;
ntR868;
ntR869;
ntR870;
ntR871;
ntR872;
ntR873;
ntR874;
ntR875;
ntR876;
ntR877;
ntR878;
ntR879;
ntR880;
ntR881;
ntR882;
ntR883;
ntR884;
ntR885;
ntR886;
ntR887;
ntR888;
ntR889;
ntR890;
ntR891;
ntR892;
ntR893;
ntR894;
ntR895;
ntR896;
ntR897;
ntR898;
ntR899;
ntR900;
ntR901;
ntR902;
ntR903;
ntR904;
ntR905;
ntR906;
ntR907;
ntR908;
ntR909;
ntR910;
ntR911;
ntR912;
ntR913;
ntR914;
ntR915;
ntR916;
ntR917;
ntR918;
ntR919;
ntR920;
ntR921;
ntR922;
ntR923;
ntR924;
ntR925;
ntR926;
ntR927;
ntR928;
ntR929;
ntR930;
ntR931;
ntR932;
ntR933;
ntR934;
ntR935;
ntR936;
ntR937;
ntR938;
ntR939;
ntR940;
ntR941;
ntR942;
ntR943;
ntR944;
ntR945;
ntR946;
ntR947;
ntR948;
ntR949;
ntR950;
ntR951;
ntR952;
ntR953;
ntR954;
ntR955;
ntR956;
ntR957;
ntR958;
ntR959;
ntR960;
ntR961;
ntR962;
ntR963;
ntR964;
ntR965;
ntR966;
ntR967;
ntR968;
ntR969;
ntR970;
ntR971;
ntR972;
ntR973;
ntR974;
ntR975;
ntR976;
ntR977;
ntR978;
ntR979;
ntR980;
ntR981;
ntR982;
ntR983;
ntR984;
ntR985;
ntR986;
ntR987;
ntR988;
ntR989;
ntR990;
ntR991;
ntR992;
ntR993;
ntR994;
ntR995;
ntR996;
ntR997;
ntR998;
ntR999;
ntR1000;
ntR1001;
ntR1002;
ntR1003;
ntR1004;
ntR1005;
ntR1006;
ntR1007;
ntR1008;
ntR1009;
ntR1010;
ntR1011;
ntR1012;
ntR1013;
ntR1014;
ntR1015;
ntR1016;
ntR1017;
ntR1018;
ntR1019;
ntR1020;
ntR1021;
ntR1022;
ntR1023;
ntR1024;
ntR1025;
ntR1026;
ntR1027;
ntR1028;
ntR1029;
ntR1030;
ntR1031;
ntR1032;
ntR1033;
ntR1034;
ntR1035;
ntR1036;
ntR1037;
ntR1038;
ntR1039;
ntR1040;
ntR1041;
ntR1042;
ntR1043;
ntR1044;
ntR1045;
ntR1046;
ntR1047;
ntR1048;
ntR1049;
ntR1050;
ntR1051;
ntR1052;
ntR1053;
ntR1054;
ntR1055;
ntR1056;
ntR1057;
ntR1058;
ntR1059;
ntR1060;
ntR1061;
ntR1062;
ntR1063;
ntR1064;
ntR1065;
ntR1066;
ntR1067;
ntR1068;
ntR1069;
ntR1070;
ntR1071;
ntR1072;
ntR1073;
ntR1074;
ntR1075;
ntR1076;
ntR1077;
ntR1078;
ntR1079;
ntR1080;
ntR1081;
ntR1082;
ntR1083;
ntR1084;
ntR1085;
ntR1086;
ntR1087;
ntR1088;
ntR1089;
ntR1090;
ntR1091;
ntR1092;
ntR1093;
ntR1094;
ntR1095;
ntR1096;
ntR1097;
ntR1098;
ntR1099;
ntR1100;
ntR1101;
ntR1102;
ntR1103;
ntR1104;
ntR1105;
ntR1106;
ntR1107;
ntR1108;
ntR1109;
ntR1110;
ntR1111;
ntR1112;
ntR1113;
ntR1114;
ntR1115;
ntR1116;
ntR1117;
ntR1118;
ntR1119;
ntR1120;
ntR1121;
ntR1122;
ntR1123;
ntR1124;
ntR1125;
ntR1126;
ntR1127;
ntR1128;
ntR1129;
ntR1130;
ntR1131;
ntR1132;
ntR1133;
ntR1134;
ntR1135;
ntR1136;
ntR1137;
ntR1138;
ntR1139;
ntR1140;
ntR1141;
ntR1142;
ntR1143;
ntR1144;
ntR1145;
ntR1146;
ntR1147;
ntR1148;
ntR1149;
ntR1150;
ntR1151;
ntR1152;
ntR1153;
ntR1154;
ntR1155;
ntR1156;
ntR1157;
ntR1158;
ntR1159;
ntR1160;
ntR1161;
ntR1162;
ntR1163;
ntR1164;
ntR1165;
ntR1166;
ntR1167;
ntR1168;
ntR1169;
ntR1170;
ntR1171;
ntR1172;
ntR1173;
ntR1174;
ntR1175;
ntR1176;
ntR1177;
ntR1178;
ntR1179;
ntR1180;
ntR1181;
ntR1182;
ntR1183;
ntR1184;
ntR1185;
ntR1186;
ntR1187;
ntR1188;
ntR1189;
ntR1190;
ntR1191;
ntR1192;
ntR1193;
ntR1194;
ntR1195;
ntR1196;
ntR1197;
ntR1198;
ntR1199;
ntR1200;
ntR1201;
ntR1202;
ntR1203;
ntR1204;
ntR1205;
ntR1206;
ntR1207;
ntR1208;
ntR1209;
ntR1210;
ntR1211;
ntR1212;
ntR1213;
ntR1214;
ntR1215;
ntR1216;
ntR1217;
ntR1218;
ntR1219;
ntR1220;
ntR1221;
ntR1222;
ntR1223;
ntR1224;
ntR1225;
ntR1226;
ntR1227;
ntR1228;
ntR1229;
ntR1230;
ntR1231;
ntR1232;
ntR1233;
ntR1234;
ntR1235;
ntR1236;
ntR1237;
ntR1238;
ntR1239;
ntR1240;
ntR1241;
ntR1242;
ntR1243;
ntR1244;
ntR1245;
ntR1246;
ntR1247;
ntR1248;
ntR1249;
ntR1250;
ntR1251;
ntR1252;
ntR1253;
ntR1254;
ntR1255;
ntR1256;
ntR1257;
ntR1258;
ntR1259;
ntR1260;
ntR1261;
ntR1262;
ntR1263;
ntR1264;
ntR1265;
ntR1266;
ntR1267;
ntR1268;
ntR1269;
ntR1270;
ntR1271;
ntR1272;
ntR1273;
ntR1274;
ntR1275;
ntR1276;
ntR1277;
ntR1278;
ntR1279;
ntR1280;
ntR1281;
ntR1282;
ntR1283;
ntR1284;
ntR1285;
ntR1286;
ntR1287;
ntR1288;
ntR1289;
ntR1290;
ntR1291;
ntR1292;
ntR1293;
ntR1294;
ntR1295;
ntR1296;
ntR1297;
ntR1298;
ntR1299;
ntR1300;
ntR1301;
ntR1302;
ntR1303;
ntR1304;
ntR1305;
ntR1306;
ntR1307;
ntR1308;
ntR1309;
ntR1310;
ntR1311;
ntR1312;
ntR1313;
ntR1314;
ntR1315;
ntR1316;
ntR1317;
ntR1318;
ntR1319;
ntR1320;
ntR1321;
ntR1322;
ntR1323;
ntR1324;
ntR1325;
ntR1326;
ntR1327;
ntR1328;
ntR1329;
ntR1330;
ntR1331;
ntR1332;
ntR1333;
ntR1334;
ntR1335;
ntR1336;
ntR1337;
ntR1338;
ntR1339;
ntR1340;
ntR1341;
ntR1342;
ntR1343;
ntR1344;
ntR1345;
ntR1346;
ntR1347;
ntR1348;
ntR1349;
ntR1350;
ntR1351;
ntR1352;
ntR1353;
ntR1354;
ntR1355;
ntR1356;
ntR1357;
ntR1358;
ntR1359;
ntR1360;
ntR1361;
ntR1362;
ntR1363;
ntR1364;
ntR1365;
ntR1366;
ntR1367;
ntR1368;
ntR1369;
ntR1370;
ntR1371;
ntR1372;
ntR1373;
ntR1374;
ntR1375;
ntR1376;
ntR1377;
ntR1378;
ntR1379;
ntR1380;
ntR1381;
ntR1382;
ntR1383;
ntR1384;
ntR1385;
ntR1386;
ntR1387;
ntR1388;
ntR1389;
ntR1390;
ntR1391;
ntR1392;
ntR1393;
ntR1394;
ntR1395;
ntR1396;
ntR1397;
ntR1398;
ntR1399;
ntR1400;
ntR1401;
ntR1402;
ntR1403;
ntR1404;
ntR1405;
ntR1406;
ntR1407;
ntR1408;
ntR1409;
ntR1410;
ntR1411;
ntR1412;
ntR1413;
ntR1414;
ntR1415;
ntR1416;
ntR1417;
ntR1418;
ntR1419;
ntR1420;
ntR1421;
ntR1422;
ntR1423;
ntR1424;
ntR1425;
ntR1426;
ntR1427;
ntR1428;
ntR1429;
ntR1430;
ntR1431;
ntR1432;
ntR1433;
ntR1434;
ntR1435;
ntR1436;
ntR1437;
ntR1438;
ntR1439;
ntR1440;
ntR1441;
ntR1442;
ntR1443;
ntR1444;
ntR1445;
ntR1446;
ntR1447;
ntR1448;
ntR1449;
ntR1450;
ntR1451;
ntR1452;
ntR1453;
ntR1454;
ntR1455;
ntR1456;
ntR1457;
ntR1458;
ntR1459;
ntR1460;
ntR1461;
ntR1462;
ntR1463;
ntR1464;
ntR1465;
ntR1466;
ntR1467;
ntR1468;
ntR1469;
ntR1470;
ntR1471;
ntR1472;
ntR1473;
ntR1474;
ntR1475;
ntR1476;
ntR1477;
ntR1478;
ntR1479;
ntR1480;
ntR1481;
ntR1482;
ntR1483;
ntR1484;
ntR1485;
ntR1486;
ntR1487;
ntR1488;
ntR1489;
ntR1490;
ntR1491;
ntR1492;
ntR1493;
ntR1494;
ntR1495;
ntR1496;
ntR1497;
ntR1498;
ntR1499;
ntR1500;
ntR1501;
ntR1502;
ntR1503;
ntR1504;
ntR1505;
ntR1506;
ntR1507;
ntR1508;
ntR1509;
ntR1510;
ntR1511;
ntR1512;
ntR1513;
ntR1514;
ntR1515;
ntR1516;
ntR1517;
ntR1518;
ntR1519;
ntR1520;
ntR1521;
ntR1522;
ntR1523;
ntR1524;
ntR1525;
ntR1526;
ntR1527;
ntR1528;
ntR1529;
ntR1530;
ntR1531;
ntR1532;
ntR1533;
ntR1534;
ntR1535;
ntR1536;
ntR1537;
ntR1538;
ntR1539;
ntR1540;
ntR1541;
ntR1542;
ntR1543;
ntR1544;
ntR1545;
ntR1546;
ntR1547;
ntR1548;
ntR1549;
ntR1550;
ntR1551;
ntR1552;
ntR1553;
ntR1554;
ntR1555;
ntR1556;
ntR1557;
ntR1558;
ntR1559;
ntR1560;
ntR1561;
ntR1562;
ntR1563;
ntR1564;
ntR1565;
ntR1566;
ntR1567;
ntR1568;
ntR1569;
ntR1570;
ntR1571;
ntR1572;
ntR1573;
ntR1574;
ntR1575;
ntR1576;
ntR1577;
ntR1578;
ntR1579;
ntR1580;
ntR1581;
ntR1582;
ntR1583;
ntR1584;
ntR1585;
ntR1586;
ntR1587;
ntR1588;
ntR1589;
ntR1590;
ntR1591;
ntR1592;
ntR1593;
ntR1594;
ntR1595;
ntR1596;
ntR1597;
ntR1598;
ntR1599;
ntR1600;
ntR1601;
ntR1602;
ntR1603;
ntR1604;
ntR1605;
ntR1606;
ntR1607;
ntR1608;
ntR1609;
ntR1610;
ntR1611;
ntR1612;
ntR1613;
ntR1614;
ntR1615;
ntR1616;
ntR1617;
ntR1618;
ntR1619;
ntR1620;
ntR1621;
ntR1622;
ntR1623;
ntR1624;
ntR1625;
ntR1626;
ntR1627;
ntR1628;
ntR1629;
ntR1630;
ntR1631;
ntR1632;
ntR1633;
ntR1634;
ntR1635;
ntR1636;
ntR1637;
ntR1638;
ntR1639;
ntR1640;
ntR1641;
ntR1642;
ntR1643;
ntR1644;
ntR1645;
ntR1646;
ntR1647;
ntR1648;
ntR1649;
ntR1650;
ntR1651;
ntR1652;
ntR1653;
ntR1654;
ntR1655;
ntR1656;
ntR1657;
ntR1658;
ntR1659;
ntR1660;
ntR1661;
ntR1662;
ntR1663;
ntR1664;
ntR1665;
ntR1666;
ntR1667;
ntR1668;
ntR1669;
ntR1670;
ntR1671;
ntR1672;
ntR1673;
ntR1674;
ntR1675;
ntR1676;
ntR1677;
ntR1678;
ntR1679;
ntR1680;
ntR1681;
ntR1682;
ntR1683;
ntR1684;
ntR1685;
ntR1686;
ntR1687;
ntR1688;
ntR1689;
ntR1690;
ntR1691;
ntR1692;
ntR1693;
ntR1694;
ntR1695;
ntR1696;
ntR1697;
ntR1698;
ntR1699;
ntR1700;
ntR1701;
ntR1702;
ntR1703;
ntR1704;
ntR1705;
ntR1706;
ntR1707;
ntR1708;
ntR1709;
ntR1710;
ntR1711;
ntR1712;
ntR1713;
ntR1714;
ntR1715;
ntR1716;
ntR1717;
ntR1718;
ntR1719;
ntR1720;
ntR1721;
ntR1722;
ntR1723;
ntR1724;
ntR1725;
ntR1726;
ntR1727;
ntR1728;
ntR1729;
ntR1730;
ntR1731;
ntR1732;
ntR1733;
ntR1734;
ntR1735;
ntR1736;
ntR1737;
ntR1738;
ntR1739;
ntR1740;
ntR1741;
ntR1742;
ntR1743;
ntR1744;
ntR1745;
ntR1746;
ntR1747;
ntR1748;
ntR1749;
ntR1750;
ntR1751;
ntR1752;
ntR1753;
ntR1754;
ntR1755;
ntR1756;
ntR1757;
ntR1758;
ntR1759;
ntR1760;
ntR1761;
ntR1762;
ntR1763;
ntR1764;
ntR1765;
ntR1766;
ntR1767;
ntR1768;
ntR1769;
ntR1770;
ntR1771;
ntR1772;
ntR1773;
ntR1774;
ntR1775;
ntR1776;
ntR1777;
ntR1778;
ntR1779;
ntR1780;
ntR1781;
ntR1782;
ntR1783;
ntR1784;
ntR1785;
ntR1786;
ntR1787;
ntR1788;
ntR1789;
ntR1790;
ntR1791;
ntR1792;
ntR1793;
ntR1794;
ntR1795;
ntR1796;
ntR1797;
ntR1798;
ntR1799;
ntR1800;
ntR1801;
ntR1802;
ntR1803;
ntR1804;
ntR1805;
ntR1806;
ntR1807;
ntR1808;
ntR1809;
ntR1810;
ntR1811;
ntR1812;
ntR1813;
ntR1814;
ntR1815;
ntR1816;
ntR1817;
ntR1818;
ntR1819;
ntR1820;
ntR1821;
ntR1822;
ntR1823;
ntR1824;
ntR1825;
ntR1826;
ntR1827;
ntR1828;
ntR1829;
ntR1830;
ntR1831;
ntR1832;
ntR1833;
ntR1834;
ntR1835;
ntR1836;
ntR1837;
ntR1838;
ntR1839;
ntR1840;
ntR1841;
ntR1842;
ntR1843;
ntR1844;
ntR1845;
ntR1846;
ntR1847;
ntR1848;
ntR1849;
ntR1850;
ntR1851;
ntR1852;
ntR1853;
ntR1854;
ntR1855;
ntR1856;
ntR1857;
ntR1858;
ntR1859;
ntR1860;
ntR1861;
ntR1862;
ntR1863;
ntR1864;
ntR1865;
ntR1866;
ntR1867;
ntR1868;
ntR1869;
ntR1870;
ntR1871;
ntR1872;
ntR1873;
ntR1874;
ntR1875;
ntR1876;
ntR1877;
ntR1878;
ntR1879;
ntR1880;
ntR1881;
ntR1882;
ntR1883;
ntR1884;
ntR1885;
ntR1886;
ntR1887;
ntR1888;
ntR1889;
ntR1890;
ntR1891;
ntR1892;
ntR1893;
ntR1894;
ntR1895;
ntR1896;
ntR1897;
ntR1898;
ntR1899;
ntR1900;
ntR1901;
ntR1902;
ntR1903;
ntR1904;
ntR1905;
ntR1906;
ntR1907;
ntR1908;
ntR1909;
ntR1910;
ntR1911;
ntR1912;
ntR1913;
ntR1914;
ntR1915;
ntR1916;
ntR1917;
ntR1918;
ntR1919;
ntR1920;
ntR1921;
ntR1922;
ntR1923;
ntR1924;
ntR1925;
ntR1926;
ntR1927;
ntR1928;
ntR1929;
ntR1930;
ntR1931;
ntR1932;
ntR1933;
ntR1934;
ntR1935;
ntR1936;
ntR1937;
ntR1938;
ntR1939;
ntR1940;
ntR1941;
ntR1942;
ntR1943;
ntR1944;
ntR1945;
ntR1946;
ntR1947;
ntR1948;
ntR1949;
ntR1950;
ntR1951;
ntR1952;
ntR1953;
ntR1954;
ntR1955;
ntR1956;
ntR1957;
ntR1958;
ntR1959;
ntR1960;
ntR1961;
ntR1962;
ntR1963;
ntR1964;
ntR1965;
ntR1966;
ntR1967;
ntR1968;
ntR1969;
ntR1970;
ntR1971;
ntR1972;
ntR1973;
ntR1974;
ntR1975;
ntR1976;
ntR1977;
ntR1978;
ntR1979;
ntR1980;
ntR1981;
ntR1982;
ntR1983;
ntR1984;
ntR1985;
ntR1986;
ntR1987;
ntR1988;
ntR1989;
ntR1990;
ntR1991;
ntR1992;
ntR1993;
ntR1994;
ntR1995;
ntR1996;
ntR1997;
ntR1998;
ntR1999;
ntR2000;
ntR2001;
ntR2002;
ntR2003;
ntR2004;
ntR2005;
ntR2006;
ntR2007;
ntR2008;
ntR2009;
ntR2010;
ntR2011;
ntR2012;
ntR2013;
ntR2014;
ntR2015;
ntR2016;
ntR2017;
ntR2018;
ntR2019;
ntR2020;
ntR2021;
ntR2022;
ntR2023;
ntR2024;
ntR2025;
ntR2026;
ntR2027;
ntR2028;
ntR2029;
ntR2030;
ntR2031;
ntR2032;
ntR2033;
ntR2034;
ntR2035;
ntR2036;
ntR2037;
ntR2038;
ntR2039;
ntR2040;
ntR2041;
ntR2042;
ntR2043;
ntR2044;
ntR2045;
ntR2046;
ntR2047;
ntR2048;
ntR2049;
ntR2050;
ntR2051;
ntR2052;
ntR2053;
ntR2054;
ntR2055;
ntR2056;
ntR2057;
ntR2058;
ntR2059;
ntR2060;
ntR2061;
ntR2062;
ntR2063;
ntR2064;
ntR2065;
ntR2066;
ntR2067;
ntR2068;
ntR2069;
ntR2070;
ntR2071;
ntR2072;
ntR2073;
ntR2074;
ntR2075;
ntR2076;
ntR2077;
ntR2078;
ntR2079;
ntR2080;
ntR2081;
ntR2082;
ntR2083;
ntR2084;
ntR2085;
ntR2086;
ntR2087;
ntR2088;
ntR2089;
ntR2090;
ntR2091;
ntR2092;
ntR2093;
ntR2094;
ntR2095;
ntR2096;
ntR2097;
ntR2098;
ntR2099;
ntR2100;
ntR2101;
ntR2102;
ntR2103;
ntR2104;
ntR2105;
ntR2106;
ntR2107;
ntR2108;
ntR2109;
ntR2110;
ntR2111;
ntR2112;
ntR2113;
ntR2114;
ntR2115;
ntR2116;
ntR2117;
ntR2118;
ntR2119;
ntR2120;
ntR2121;
ntR2122;
ntR2123;
ntR2124;
ntR2125;
ntR2126;
ntR2127;
ntR2128;
ntR2129;
ntR2130;
ntR2131;
ntR2132;
ntR2133;
ntR2134;
ntR2135;
ntR2136;
ntR2137;
ntR2138;
ntR2139;
ntR2140;
ntR2141;
ntR2142;
ntR2143;
ntR2144;
ntR2145;
ntR2146;
ntR2147;
ntR2148;
ntR2149;
ntR2150;
ntR2151;
ntR2152;
ntR2153;
ntR2154;
ntR2155;
ntR2156;
ntR2157;
ntR2158;
ntR2159;
ntR2160;
ntR2161;
ntR2162;
ntR2163;
ntR2164;
ntR2165;
ntR2166;
ntR2167;
ntR2168;
ntR2169;
ntR2170;
ntR2171;
ntR2172;
ntR2173;
ntR2174;
ntR2175;
ntR2176;
ntR2177;
ntR2178;
ntR2179;
ntR2180;
ntR2181;
ntR2182;
ntR2183;
ntR2184;
ntR2185;
ntR2186;
ntR2187;
ntR2188;
ntR2189;
ntR2190;
ntR2191;
ntR2192;
ntR2193;
ntR2194;
ntR2195;
ntR2196;
ntR2197;
ntR2198;
ntR2199;
ntR2200;
ntR2201;
ntR2202;
ntR2203;
ntR2204;
ntR2205;
ntR2206;
ntR2207;
ntR2208;
ntR2209;
ntR2210;
ntR2211;
ntR2212;
ntR2213;
ntR2214;
ntR2215;
ntR2216;
ntR2217;
ntR2218;
ntR2219;
ntR2220;
ntR2221;
ntR2222;
ntR2223;
ntR2224;
ntR2225;
ntR2226;
ntR2227;
ntR2228;
ntR2229;
ntR2230;
ntR2231;
ntR2232;
ntR2233;
ntR2234;
ntR2235;
ntR2236;
ntR2237;
ntR2238;
ntR2239;
ntR2240;
ntR2241;
ntR2242;
ntR2243;
ntR2244;
ntR2245;
ntR2246;
ntR2247;
ntR2248;
ntR2249;
ntR2250;
ntR2251;
ntR2252;
ntR2253;
ntR2254;
ntR2255;
ntR2256;
ntR2257;
ntR2258;
ntR2259;
ntR2260;
ntR2261;
ntR2262;
ntR2263;
ntR2264;
ntR2265;
ntR2266;
ntR2267;
ntR2268;
ntR2269;
ntR2270;
ntR2271;
ntR2272;
ntR2273;
ntR2274;
ntR2275;
ntR2276;
ntR2277;
ntR2278;
ntR2279;
ntR2280;
ntR2281;
ntR2282;
ntR2283;
ntR2284;
ntR2285;
ntR2286;
ntR2287;
ntR2288;
ntR2289;
ntR2290;
ntR2291;
ntR2292;
ntR2293;
ntR2294;
ntR2295;
ntR2296;
ntR2297;
ntR2298;
ntR2299;
ntR2300;
ntR2301;
ntR2302;
ntR2303;
ntR2304;
ntR2305;
ntR2306;
ntR2307;
ntR2308;
ntR2309;
ntR2310;
ntR2311;
ntR2312;
ntR2313;
ntR2314;
ntR2315;
ntR2316;
ntR2317;
ntR2318;
ntR2319;
ntR2320;
ntR2321;
ntR2322;
ntR2323;
ntR2324;
ntR2325;
ntR2326;
ntR2327;
ntR2328;
ntR2329;
ntR2330;
ntR2331;
ntR2332;
ntR2333;
ntR2334;
ntR2335;
ntR2336;
ntR2337;
ntR2338;
ntR2339;
ntR2340;
ntR2341;
ntR2342;
ntR2343;
ntR2344;
ntR2345;
ntR2346;
ntR2347;
ntR2348;
ntR2349;
ntR2350;
ntR2351;
ntR2352;
ntR2353;
ntR2354;
ntR2355;
ntR2356;
ntR2357;
ntR2358;
ntR2359;
ntR2360;
ntR2361;
ntR2362;
ntR2363;
ntR2364;
ntR2365;
ntR2366;
ntR2367;
ntR2368;
ntR2369;
ntR2370;
ntR2371;
ntR2372;
ntR2373;
ntR2374;
ntR2375;
ntR2376;
ntR2377;
ntR2378;
ntR2379;
ntR2380;
ntR2381;
ntR2382;
ntR2383;
ntR2384;
ntR2385;
ntR2386;
ntR2387;
ntR2388;
ntR2389;
ntR2390;
ntR2391;
ntR2392;
ntR2393;
ntR2394;
ntR2395;
ntR2396;
ntR2397;
ntR2398;
ntR2399;
ntR2400;
ntR2401;
ntR2402;
ntR2403;
ntR2404;
ntR2405;
ntR2406;
ntR2407;
ntR2408;
ntR2409;
ntR2410;
ntR2411;
ntR2412;
ntR2413;
ntR2414;
ntR2415;
ntR2416;
ntR2417;
ntR2418;
ntR2419;
ntR2420;
ntR2421;
ntR2422;
ntR2423;
ntR2424;
ntR2425;
ntR2426;
ntR2427;
ntR2428;
ntR2429;
ntR2430;
ntR2431;
ntR2432;
ntR2433;
ntR2434;
ntR2435;
ntR2436;
ntR2437;
ntR2438;
ntR2439;
ntR2440;
ntR2441;
ntR2442;
ntR2443;
ntR2444;
ntR2445;
ntR2446;
ntR2447;
ntR2448;
ntR2449;
ntR2450;
ntR2451;
ntR2452;
ntR2453;
ntR2454;
ntR2455;
ntR2456;
ntR2457;
ntR2458;
ntR2459;
ntR2460;
ntR2461;
ntR2462;
ntR2463;
ntR2464;
ntR2465;
ntR2466;
ntR2467;
ntR2468;
ntR2469;
ntR2470;
ntR2471;
ntR2472;
ntR2473;
ntR2474;
ntR2475;
ntR2476;
ntR2477;
ntR2478;
ntR2479;
ntR2480;
ntR2481;
ntR2482;
ntR2483;
ntR2484;
ntR2485;
ntR2486;
ntR2487;
ntR2488;
ntR2489;
ntR2490;
ntR2491;
ntR2492;
ntR2493;
ntR2494;
ntR2495;
ntR2496;
ntR2497;
ntR2498;
ntR2499;
ntR2500;
ntR2501;
ntR2502;
ntR2503;
ntR2504;
ntR2505;
ntR2506;
ntR2507;
ntR2508;
ntR2509;
ntR2510;
ntR2511;
ntR2512;
ntR2513;
ntR2514;
ntR2515;
ntR2516;
ntR2517;
ntR2518;
ntR2519;
ntR2520;
ntR2521;
ntR2522;
ntR2523;
ntR2524;
ntR2525;
ntR2526;
ntR2527;
ntR2528;
ntR2529;
ntR2530;
ntR2531;
ntR2532;
ntR2533;
ntR2534;
ntR2535;
ntR2536;
ntR2537;
ntR2538;
ntR2539;
ntR2540;
ntR2541;
ntR2542;
ntR2543;
ntR2544;
ntR2545;
ntR2546;
ntR2547;
ntR2548;
ntR2549;
ntR2550;
ntR2551;
ntR2552;
ntR2553;
ntR2554;
ntR2555;
ntR2556;
ntR2557;
ntR2558;

Clock
eth_rxc;1000
hsst_top|free_clk;1001
pll_1|pll_1_inst/u_pll_e3/CLKOUT1;1003
hsst_top|pixclk_in;1005
eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred;1007
pll_1|pll_1_inst/u_pll_e3/CLKOUT0;1008
eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred;1010
pll_1|pll_1_inst/u_pll_e3/CLKOUT2;1011
DebugCore_JCLK;10001000
DebugCore_CAPTURE;10001001


