$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # a [3:0] $end
  $var wire 4 $ b [3:0] $end
  $var wire 4 % and_ab [3:0] $end
  $var wire 4 & or_ab [3:0] $end
  $var wire 1 ' and_a $end
  $var wire 1 ( or_a $end
  $scope module vandor $end
   $var wire 4 ) a [3:0] $end
   $var wire 4 * b [3:0] $end
   $var wire 4 + and_ab [3:0] $end
   $var wire 4 , or_ab [3:0] $end
   $var wire 1 - and_a $end
   $var wire 1 . or_a $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0000 $
b0000 %
b0000 &
0'
0(
b0000 )
b0000 *
b0000 +
b0000 ,
0-
0.
#10
b0001 #
b0001 $
b0001 %
b0001 &
1(
b0001 )
b0001 *
b0001 +
b0001 ,
1.
#20
b0010 #
b0011 $
b0010 %
b0011 &
b0010 )
b0011 *
b0010 +
b0011 ,
#30
b0100 #
b1000 $
b0000 %
b1100 &
b0100 )
b1000 *
b0000 +
b1100 ,
#40
b0101 #
b1010 $
b1111 &
b0101 )
b1010 *
b1111 ,
#50
b0110 #
b1001 $
b0110 )
b1001 *
#60
b0111 #
b0111 $
b0111 %
b0111 &
b0111 )
b0111 *
b0111 +
b0111 ,
#70
b1100 #
b0011 $
b0000 %
b1111 &
b1100 )
b0011 *
b0000 +
b1111 ,
#80
b1111 #
b0000 $
1'
b1111 )
b0000 *
1-
#90
b1111 $
b1111 %
b1111 *
b1111 +
#110
#120
#130
#140
