<profile>

<section name = "Vitis HLS Report for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3'" level="0">
<item name = "Date">Thu May 29 09:37:04 2025
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">hw</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.670 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_104_1_VITIS_LOOP_105_2">?, ?, 4, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1069, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">0, -, 256, 48, 0</column>
<column name="Multiplexer">-, -, -, 201, -</column>
<column name="Register">-, -, 387, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_32_1_1_U559">sparsemux_9_2_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_U">ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy, 0, 64, 12, 0, 24, 32, 1, 768</column>
<column name="inputBuf_1_U">ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy, 0, 64, 12, 0, 24, 32, 1, 768</column>
<column name="inputBuf_2_U">ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy, 0, 64, 12, 0, 24, 32, 1, 768</column>
<column name="inputBuf_3_U">ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy, 0, 64, 12, 0, 24, 32, 1, 768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln104_fu_380_p2">+, 0, 0, 47, 40, 1</column>
<column name="add_ln105_fu_392_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln124_3_fu_479_p2">+, 0, 0, 10, 2, 2</column>
<column name="count_simd_3_fu_511_p2">+, 0, 0, 39, 32, 1</column>
<column name="counter_internal_block_8_fu_635_p2">+, 0, 0, 39, 32, 1</column>
<column name="current_line_in_block_fu_497_p2">+, 0, 0, 13, 5, 5</column>
<column name="grp_fu_279_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_291_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_296_p2">+, 0, 0, 39, 32, 1</column>
<column name="inp_8_fu_660_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_x_3_fu_528_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_y_3_fu_469_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln153_fu_599_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_667">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_671">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_674">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_677">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_680">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_683">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op144_load_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op149_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op155_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op157_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op159_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op161_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op169_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op171_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op173_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op175_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op177_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op74_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_285_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="grp_fu_301_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="icmp_ln104_fu_375_p2">icmp, 0, 0, 47, 40, 40</column>
<column name="icmp_ln105_fu_386_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="icmp_ln107_fu_448_p2">icmp, 0, 0, 39, 32, 7</column>
<column name="icmp_ln123_fu_454_p2">icmp, 0, 0, 39, 32, 7</column>
<column name="icmp_ln132_fu_517_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="icmp_ln135_fu_534_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln138_fu_550_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln153_3_fu_593_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln153_fu_587_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="icmp_ln172_fu_641_p2">icmp, 0, 0, 39, 32, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="counter_internal_block_9_fu_647_p3">select, 0, 0, 32, 1, 1</column>
<column name="grp_fu_307_p3">select, 0, 0, 32, 1, 1</column>
<column name="i_fu_398_p3">select, 0, 0, 8, 1, 1</column>
<column name="inp_9_fu_556_p3">select, 0, 0, 32, 1, 1</column>
<column name="k_y_4_fu_564_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln98_fu_432_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="convInp_i31_blk_n">9, 2, 1, 2</column>
<column name="count_simd_fu_102">9, 2, 32, 64</column>
<column name="counter_internal_block_fu_110">9, 2, 32, 64</column>
<column name="current_block_write_11_fu_94">9, 2, 32, 64</column>
<column name="current_line_fu_106">9, 2, 32, 64</column>
<column name="i_09_fu_78">9, 2, 8, 16</column>
<column name="indvar_flatten_fu_82">9, 2, 40, 80</column>
<column name="inp_fu_98">14, 3, 32, 96</column>
<column name="inputBuf_1_address0">14, 3, 5, 15</column>
<column name="inputBuf_2_address0">14, 3, 5, 15</column>
<column name="inputBuf_3_address0">14, 3, 5, 15</column>
<column name="inputBuf_address0">14, 3, 5, 15</column>
<column name="k_x_fu_90">9, 2, 32, 64</column>
<column name="k_y_fu_86">9, 2, 32, 64</column>
<column name="read_block_fu_74">14, 3, 32, 96</column>
<column name="wa_in_i2910_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln124_3_reg_850">2, 0, 2, 0</column>
<column name="and_ln153_reg_881">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="count_simd_fu_102">32, 0, 32, 0</column>
<column name="counter_internal_block_fu_110">32, 0, 32, 0</column>
<column name="current_block_write_11_fu_94">32, 0, 32, 0</column>
<column name="current_line_fu_106">32, 0, 32, 0</column>
<column name="i_09_fu_78">8, 0, 8, 0</column>
<column name="icmp_ln104_reg_829">1, 0, 1, 0</column>
<column name="icmp_ln105_reg_833">1, 0, 1, 0</column>
<column name="icmp_ln107_reg_842">1, 0, 1, 0</column>
<column name="icmp_ln107_reg_842_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln123_reg_846">1, 0, 1, 0</column>
<column name="icmp_ln123_reg_846_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_82">40, 0, 40, 0</column>
<column name="inp_fu_98">32, 0, 32, 0</column>
<column name="k_x_fu_90">32, 0, 32, 0</column>
<column name="k_y_fu_86">32, 0, 32, 0</column>
<column name="p_0_reg_891">32, 0, 32, 0</column>
<column name="read_block_fu_74">32, 0, 32, 0</column>
<column name="reg_315">32, 0, 32, 0</column>
<column name="trunc_ln98_reg_838">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3, return value</column>
<column name="wa_in_i2910_dout">in, 32, ap_fifo, wa_in_i2910, pointer</column>
<column name="wa_in_i2910_num_data_valid">in, 3, ap_fifo, wa_in_i2910, pointer</column>
<column name="wa_in_i2910_fifo_cap">in, 3, ap_fifo, wa_in_i2910, pointer</column>
<column name="wa_in_i2910_empty_n">in, 1, ap_fifo, wa_in_i2910, pointer</column>
<column name="wa_in_i2910_read">out, 1, ap_fifo, wa_in_i2910, pointer</column>
<column name="convInp_i31_din">out, 32, ap_fifo, convInp_i31, pointer</column>
<column name="convInp_i31_num_data_valid">in, 3, ap_fifo, convInp_i31, pointer</column>
<column name="convInp_i31_fifo_cap">in, 3, ap_fifo, convInp_i31, pointer</column>
<column name="convInp_i31_full_n">in, 1, ap_fifo, convInp_i31, pointer</column>
<column name="convInp_i31_write">out, 1, ap_fifo, convInp_i31, pointer</column>
<column name="bound">in, 40, ap_none, bound, scalar</column>
</table>
</item>
</section>
</profile>
