Power minimization for dynamically reconfigurable FPGA partitioning