Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Sep  8 13:18:13 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Error_Test_wrapper_timing_summary_routed.rpt -pb Error_Test_wrapper_timing_summary_routed.pb -rpx Error_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Error_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   60          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (17)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Error_Test_i/Switchmod_0/U0/o_signal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.089        0.000                      0                  651        0.106        0.000                      0                  651       41.160        0.000                       0                   264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.090        0.000                      0                  495        0.106        0.000                      0                  495       41.160        0.000                       0                   264  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             78.089        0.000                      0                  156        0.704        0.000                      0                  156  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.090ns  (required time - arrival time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 2.179ns (51.165%)  route 2.080ns (48.835%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.627     5.171    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X6Y33          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.518     5.689 r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[1]/Q
                         net (fo=4, routed)           1.083     6.772    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg_n_0_[1]
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.428 r  Error_Test_i/Write_addresses_With_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.428    Error_Test_i/Write_addresses_With_0/U0/plusOp_carry_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  Error_Test_i/Write_addresses_With_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.542    Error_Test_i/Write_addresses_With_0/U0/plusOp_carry__0_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  Error_Test_i/Write_addresses_With_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.656    Error_Test_i/Write_addresses_With_0/U0/plusOp_carry__1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.770 r  Error_Test_i/Write_addresses_With_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.770    Error_Test_i/Write_addresses_With_0/U0/plusOp_carry__2_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.884 r  Error_Test_i/Write_addresses_With_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.884    Error_Test_i/Write_addresses_With_0/U0/plusOp_carry__3_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.106 r  Error_Test_i/Write_addresses_With_0/U0/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.996     9.103    Error_Test_i/Write_addresses_With_0/U0/plusOp__0[21]
    SLICE_X7Y37          LUT2 (Prop_lut2_I1_O)        0.327     9.430 r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.430    Error_Test_i/Write_addresses_With_0/U0/p_1_in[21]
    SLICE_X7Y37          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.513    88.208    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y37          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]/C
                         clock pessimism              0.272    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X7Y37          FDCE (Setup_fdce_C_D)        0.075    88.520    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         88.520    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 79.090    

Slack (MET) :             79.099ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.670ns (19.950%)  route 2.688ns (80.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.965     7.660    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.152     7.812 r  Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.723     8.535    Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.442    88.137    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[12]/C
                         clock pessimism              0.259    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.726    87.635    Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[12]
  -------------------------------------------------------------------
                         required time                         87.635    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 79.099    

Slack (MET) :             79.099ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.670ns (19.950%)  route 2.688ns (80.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.965     7.660    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.152     7.812 r  Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.723     8.535    Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.442    88.137    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[13]/C
                         clock pessimism              0.259    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.726    87.635    Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[13]
  -------------------------------------------------------------------
                         required time                         87.635    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 79.099    

Slack (MET) :             79.099ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.670ns (19.950%)  route 2.688ns (80.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.965     7.660    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.152     7.812 r  Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.723     8.535    Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.442    88.137    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[14]/C
                         clock pessimism              0.259    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.726    87.635    Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[14]
  -------------------------------------------------------------------
                         required time                         87.635    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 79.099    

Slack (MET) :             79.099ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.670ns (19.950%)  route 2.688ns (80.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.965     7.660    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.152     7.812 r  Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.723     8.535    Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.442    88.137    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[15]/C
                         clock pessimism              0.259    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.726    87.635    Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[15]
  -------------------------------------------------------------------
                         required time                         87.635    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 79.099    

Slack (MET) :             79.099ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.670ns (19.950%)  route 2.688ns (80.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.965     7.660    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.152     7.812 r  Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.723     8.535    Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.442    88.137    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[1]/C
                         clock pessimism              0.259    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.726    87.635    Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[1]
  -------------------------------------------------------------------
                         required time                         87.635    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 79.099    

Slack (MET) :             79.099ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.670ns (19.950%)  route 2.688ns (80.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.965     7.660    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.152     7.812 r  Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.723     8.535    Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.442    88.137    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[5]/C
                         clock pessimism              0.259    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.726    87.635    Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[5]
  -------------------------------------------------------------------
                         required time                         87.635    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 79.099    

Slack (MET) :             79.099ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.670ns (19.950%)  route 2.688ns (80.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.965     7.660    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.152     7.812 r  Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.723     8.535    Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.442    88.137    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[8]/C
                         clock pessimism              0.259    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.726    87.635    Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[8]
  -------------------------------------------------------------------
                         required time                         87.635    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 79.099    

Slack (MET) :             79.194ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.670ns (19.950%)  route 2.688ns (80.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.965     7.660    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.152     7.812 r  Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.723     8.535    Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.442    88.137    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X9Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[10]/C
                         clock pessimism              0.259    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.631    87.730    Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[10]
  -------------------------------------------------------------------
                         required time                         87.730    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 79.194    

Slack (MET) :             79.194ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.670ns (19.950%)  route 2.688ns (80.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.965     7.660    Error_Test_i/RW_ROUTER_0/U0/reset_n
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.152     7.812 r  Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          0.723     8.535    Error_Test_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.442    88.137    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X9Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[11]/C
                         clock pessimism              0.259    88.396    
                         clock uncertainty           -0.035    88.361    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.631    87.730    Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[11]
  -------------------------------------------------------------------
                         required time                         87.730    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 79.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.587     1.491    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y32          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]/Q
                         net (fo=1, routed)           0.054     1.686    Error_Test_i/Write_addresses_With_0/U0/write_data_buf[13]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.731 r  Error_Test_i/Write_addresses_With_0/U0/write_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.731    Error_Test_i/Write_addresses_With_0/U0/write_data[13]_i_1_n_0
    SLICE_X6Y32          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.856     2.005    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X6Y32          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X6Y32          FDPE (Hold_fdpe_C_D)         0.121     1.625    Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.588     1.492    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[0]/Q
                         net (fo=1, routed)           0.087     1.720    Error_Test_i/Write_addresses_With_0/U0/write_data_buf[0]
    SLICE_X6Y33          LUT4 (Prop_lut4_I1_O)        0.048     1.768 r  Error_Test_i/Write_addresses_With_0/U0/write_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.768    Error_Test_i/Write_addresses_With_0/U0/write_data[0]_i_1_n_0
    SLICE_X6Y33          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.857     2.006    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X6Y33          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[0]/C
                         clock pessimism             -0.501     1.505    
    SLICE_X6Y33          FDCE (Hold_fdce_C_D)         0.131     1.636    Error_Test_i/Write_addresses_With_0/U0/write_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.587     1.491    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y32          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[15]/Q
                         net (fo=1, routed)           0.080     1.712    Error_Test_i/Write_addresses_With_0/U0/write_data_buf[15]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.757 r  Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_2/O
                         net (fo=1, routed)           0.000     1.757    Error_Test_i/Write_addresses_With_0/U0/write_data[15]_i_2_n_0
    SLICE_X6Y32          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.856     2.005    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X6Y32          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[15]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X6Y32          FDPE (Hold_fdpe_C_D)         0.121     1.625    Error_Test_i/Write_addresses_With_0/U0/write_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_complete_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.589     1.493    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y35          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  Error_Test_i/Write_addresses_With_0/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=1, routed)           0.091     1.725    Error_Test_i/Write_addresses_With_0/U0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X6Y35          LUT3 (Prop_lut3_I1_O)        0.048     1.773 r  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_1/O
                         net (fo=1, routed)           0.000     1.773    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_1_n_0
    SLICE_X6Y35          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     2.008    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X6Y35          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_complete_reg/C
                         clock pessimism             -0.502     1.506    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.131     1.637    Error_Test_i/Write_addresses_With_0/U0/write_complete_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/A_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.495    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y38          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Error_Test_i/Write_addresses_With_0/U0/A_reg[12]/Q
                         net (fo=1, routed)           0.087     1.723    Error_Test_i/RW_ROUTER_0/U0/A_write[12]
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.045     1.768 r  Error_Test_i/RW_ROUTER_0/U0/A[12]_i_1/O
                         net (fo=1, routed)           0.000     1.768    Error_Test_i/RW_ROUTER_0/U0/p_1_in[12]
    SLICE_X6Y38          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     2.011    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X6Y38          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.120     1.628    Error_Test_i/RW_ROUTER_0/U0/A_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.588     1.492    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y33          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[12]/Q
                         net (fo=1, routed)           0.122     1.755    Error_Test_i/Write_addresses_With_0/U0/write_data_buf[12]
    SLICE_X6Y33          LUT4 (Prop_lut4_I1_O)        0.048     1.803 r  Error_Test_i/Write_addresses_With_0/U0/write_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.803    Error_Test_i/Write_addresses_With_0/U0/write_data[12]_i_1_n_0
    SLICE_X6Y33          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.857     2.006    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X6Y33          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[12]/C
                         clock pessimism             -0.501     1.505    
    SLICE_X6Y33          FDCE (Hold_fdce_C_D)         0.131     1.636    Error_Test_i/Write_addresses_With_0/U0/write_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Error_Test_i/Read_WithError_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.586     1.490    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y31          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  Error_Test_i/Read_WithError_0/U0/A_reg[0]/Q
                         net (fo=1, routed)           0.086     1.716    Error_Test_i/RW_ROUTER_0/U0/A_read[0]
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.761 r  Error_Test_i/RW_ROUTER_0/U0/A[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    Error_Test_i/RW_ROUTER_0/U0/p_1_in[0]
    SLICE_X5Y31          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.855     2.004    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X5Y31          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.091     1.594    Error_Test_i/RW_ROUTER_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/A_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.688%)  route 0.137ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.589     1.493    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X3Y32          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[4]/Q
                         net (fo=3, routed)           0.137     1.771    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[4]
    SLICE_X4Y31          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.855     2.004    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y31          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/A_reg[4]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.070     1.595    Error_Test_i/Read_WithError_0/U0/A_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.164ns (69.098%)  route 0.073ns (30.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.587     1.491    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X6Y32          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDPE (Prop_fdpe_C_Q)         0.164     1.655 r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[13]/Q
                         net (fo=3, routed)           0.073     1.728    Error_Test_i/Write_addresses_With_0/U0/DQ_o[13]
    SLICE_X7Y32          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.856     2.005    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y32          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.047     1.551    Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Error_Test_i/Write_addresses_With_0/U0/write_data_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.586     1.490    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y31          FDPE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDPE (Prop_fdpe_C_Q)         0.141     1.631 r  Error_Test_i/Write_addresses_With_0/U0/write_data_reg[9]/Q
                         net (fo=3, routed)           0.133     1.764    Error_Test_i/Write_addresses_With_0/U0/DQ_o[9]
    SLICE_X7Y32          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.856     2.005    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y32          FDRE                                         r  Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[9]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.078     1.583    Error_Test_i/Write_addresses_With_0/U0/write_data_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X5Y31    Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y31    Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y31    Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X5Y31    Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X5Y31    Error_Test_i/RW_ROUTER_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y35    Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y38    Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.089ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.642ns (13.490%)  route 4.117ns (86.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 88.206 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.368     7.063    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          2.749     9.936    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X3Y32          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.511    88.206    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X3Y32          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[4]/C
                         clock pessimism              0.259    88.465    
                         clock uncertainty           -0.035    88.430    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.025    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         88.025    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 78.089    

Slack (MET) :             78.089ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.642ns (13.490%)  route 4.117ns (86.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 88.206 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.368     7.063    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          2.749     9.936    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X3Y32          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.511    88.206    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X3Y32          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[5]/C
                         clock pessimism              0.259    88.465    
                         clock uncertainty           -0.035    88.430    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.025    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         88.025    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 78.089    

Slack (MET) :             78.089ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.642ns (13.490%)  route 4.117ns (86.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 88.206 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.368     7.063    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          2.749     9.936    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X3Y32          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.511    88.206    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X3Y32          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[6]/C
                         clock pessimism              0.259    88.465    
                         clock uncertainty           -0.035    88.430    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.025    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         88.025    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 78.089    

Slack (MET) :             78.089ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.642ns (13.490%)  route 4.117ns (86.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 88.206 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.368     7.063    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          2.749     9.936    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X3Y32          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.511    88.206    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X3Y32          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[7]/C
                         clock pessimism              0.259    88.465    
                         clock uncertainty           -0.035    88.430    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.025    Error_Test_i/Read_WithError_0/U0/addr_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         88.025    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 78.089    

Slack (MET) :             78.409ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/data_exp_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.642ns (14.427%)  route 3.808ns (85.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.368     7.063    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          2.440     9.627    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X4Y32          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/data_exp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.509    88.204    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/data_exp_reg[6]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X4Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.036    Error_Test_i/Read_WithError_0/U0/data_exp_reg[6]
  -------------------------------------------------------------------
                         required time                         88.036    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 78.409    

Slack (MET) :             78.409ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/data_exp_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.642ns (14.427%)  route 3.808ns (85.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.368     7.063    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          2.440     9.627    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X4Y32          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/data_exp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.509    88.204    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/data_exp_reg[8]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X4Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.036    Error_Test_i/Read_WithError_0/U0/data_exp_reg[8]
  -------------------------------------------------------------------
                         required time                         88.036    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 78.409    

Slack (MET) :             78.455ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/data_exp_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.642ns (14.427%)  route 3.808ns (85.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.368     7.063    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          2.440     9.627    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X4Y32          FDPE                                         f  Error_Test_i/Read_WithError_0/U0/data_exp_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.509    88.204    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y32          FDPE                                         r  Error_Test_i/Read_WithError_0/U0/data_exp_reg[5]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X4Y32          FDPE (Recov_fdpe_C_PRE)     -0.359    88.082    Error_Test_i/Read_WithError_0/U0/data_exp_reg[5]
  -------------------------------------------------------------------
                         required time                         88.082    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 78.455    

Slack (MET) :             78.455ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/data_exp_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.642ns (14.427%)  route 3.808ns (85.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.368     7.063    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          2.440     9.627    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X4Y32          FDPE                                         f  Error_Test_i/Read_WithError_0/U0/data_exp_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.509    88.204    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y32          FDPE                                         r  Error_Test_i/Read_WithError_0/U0/data_exp_reg[7]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X4Y32          FDPE (Recov_fdpe_C_PRE)     -0.359    88.082    Error_Test_i/Read_WithError_0/U0/data_exp_reg[7]
  -------------------------------------------------------------------
                         required time                         88.082    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 78.455    

Slack (MET) :             78.555ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/A_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 0.642ns (14.924%)  route 3.660ns (85.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.368     7.063    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          2.292     9.479    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X4Y31          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.507    88.202    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y31          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/A_reg[0]/C
                         clock pessimism              0.272    88.474    
                         clock uncertainty           -0.035    88.439    
    SLICE_X4Y31          FDCE (Recov_fdce_C_CLR)     -0.405    88.034    Error_Test_i/Read_WithError_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                         88.034    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                 78.555    

Slack (MET) :             78.555ns  (required time - arrival time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/A_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 0.642ns (14.924%)  route 3.660ns (85.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.368     7.063    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.187 f  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          2.292     9.479    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X4Y31          FDCE                                         f  Error_Test_i/Read_WithError_0/U0/A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.507    88.202    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y31          FDCE                                         r  Error_Test_i/Read_WithError_0/U0/A_reg[1]/C
                         clock pessimism              0.272    88.474    
                         clock uncertainty           -0.035    88.439    
    SLICE_X4Y31          FDCE (Recov_fdce_C_CLR)     -0.405    88.034    Error_Test_i/Read_WithError_0/U0/A_reg[1]
  -------------------------------------------------------------------
                         required time                         88.034    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                 78.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/A_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.320%)  route 0.418ns (66.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.199     1.858    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.220     2.123    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X7Y38          FDCE                                         f  Error_Test_i/Write_addresses_With_0/U0/A_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     2.011    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y38          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[12]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Error_Test_i/Write_addresses_With_0/U0/A_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/A_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.320%)  route 0.418ns (66.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.199     1.858    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.220     2.123    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X7Y38          FDCE                                         f  Error_Test_i/Write_addresses_With_0/U0/A_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     2.011    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y38          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[13]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Error_Test_i/Write_addresses_With_0/U0/A_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/A_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.320%)  route 0.418ns (66.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.199     1.858    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.220     2.123    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X7Y38          FDCE                                         f  Error_Test_i/Write_addresses_With_0/U0/A_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     2.011    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y38          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[14]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Error_Test_i/Write_addresses_With_0/U0/A_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/A_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.320%)  route 0.418ns (66.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.199     1.858    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.220     2.123    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X7Y38          FDCE                                         f  Error_Test_i/Write_addresses_With_0/U0/A_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     2.011    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y38          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[15]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Error_Test_i/Write_addresses_With_0/U0/A_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/A_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.320%)  route 0.418ns (66.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.199     1.858    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.220     2.123    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X7Y38          FDCE                                         f  Error_Test_i/Write_addresses_With_0/U0/A_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     2.011    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y38          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[16]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Error_Test_i/Write_addresses_With_0/U0/A_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/A_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.320%)  route 0.418ns (66.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.199     1.858    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.220     2.123    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X7Y38          FDCE                                         f  Error_Test_i/Write_addresses_With_0/U0/A_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     2.011    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y38          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[17]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Error_Test_i/Write_addresses_With_0/U0/A_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/A_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.320%)  route 0.418ns (66.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.199     1.858    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.220     2.123    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X7Y38          FDCE                                         f  Error_Test_i/Write_addresses_With_0/U0/A_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     2.011    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y38          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[8]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Error_Test_i/Write_addresses_With_0/U0/A_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/A_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.320%)  route 0.418ns (66.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.199     1.858    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.220     2.123    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X7Y38          FDCE                                         f  Error_Test_i/Write_addresses_With_0/U0/A_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     2.011    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y38          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/A_reg[9]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Error_Test_i/Write_addresses_With_0/U0/A_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.180%)  route 0.484ns (69.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.199     1.858    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.285     2.188    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X7Y37          FDCE                                         f  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.860     2.009    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y37          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[18]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X7Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.180%)  route 0.484ns (69.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.199     1.858    Error_Test_i/Write_addresses_With_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.285     2.188    Error_Test_i/Write_addresses_With_0/U0/write_complete_i_2_n_0
    SLICE_X7Y37          FDCE                                         f  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.860     2.009    Error_Test_i/Write_addresses_With_0/U0/sysclk
    SLICE_X7Y37          FDCE                                         r  Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[19]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X7Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    Error_Test_i/Write_addresses_With_0/U0/addr_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.772    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.813ns  (logic 4.119ns (41.972%)  route 5.694ns (58.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.626     5.170    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X3Y30          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.419     5.589 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[3]/Q
                         net (fo=1, routed)           5.694    11.283    A_OBUF[3]
    B15                  OBUF (Prop_obuf_I_O)         3.700    14.983 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.983    A[3]
    B15                                                               r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.767ns  (logic 3.976ns (40.708%)  route 5.791ns (59.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.630     5.174    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y35          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[4]/Q
                         net (fo=1, routed)           5.791    11.421    A_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         3.520    14.941 r  A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.941    A[4]
    A14                                                               r  A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.458ns  (logic 4.099ns (43.334%)  route 5.359ns (56.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.624     5.168    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X5Y31          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[1]/Q
                         net (fo=1, routed)           5.359    10.946    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.680    14.626 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.626    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.154ns  (logic 3.961ns (43.272%)  route 5.193ns (56.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.624     5.168    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X5Y31          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[6]/Q
                         net (fo=1, routed)           5.193    10.817    A_OBUF[6]
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.322 r  A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.322    A[6]
    J1                                                                r  A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.969ns  (logic 4.026ns (44.885%)  route 4.944ns (55.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.177    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Error_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           4.944    10.638    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    14.146 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    14.146    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.963ns  (logic 4.168ns (46.503%)  route 4.795ns (53.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.632     5.176    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X6Y38          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     5.654 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[9]/Q
                         net (fo=1, routed)           4.795    10.449    A_OBUF[9]
    L2                   OBUF (Prop_obuf_I_O)         3.690    14.139 r  A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.139    A[9]
    L2                                                                r  A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.837ns  (logic 4.101ns (46.410%)  route 4.736ns (53.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.630     5.174    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y35          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[11]/Q
                         net (fo=1, routed)           4.736    10.329    A_OBUF[11]
    N3                   OBUF (Prop_obuf_I_O)         3.682    14.011 r  A_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.011    A[11]
    N3                                                                r  A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.804ns  (logic 4.160ns (47.255%)  route 4.644ns (52.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.632     5.176    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X6Y38          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     5.654 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[13]/Q
                         net (fo=1, routed)           4.644    10.298    A_OBUF[13]
    M2                   OBUF (Prop_obuf_I_O)         3.682    13.980 r  A_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.980    A[13]
    M2                                                                r  A[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.790ns  (logic 4.098ns (46.619%)  route 4.692ns (53.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.624     5.168    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X5Y31          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[7]/Q
                         net (fo=1, routed)           4.692    10.279    A_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.679    13.958 r  A_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.958    A[7]
    K2                                                                r  A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.617ns  (logic 3.967ns (46.039%)  route 4.650ns (53.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.630     5.174    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y35          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[10]/Q
                         net (fo=1, routed)           4.650    10.280    A_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.511    13.791 r  A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.791    A[10]
    M1                                                                r  A[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Error_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_Test_i/Read_WithError_0/U0/WE_n_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.876ns  (logic 0.209ns (23.869%)  route 0.667ns (76.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.592     1.496    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.660 f  Error_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.545     2.204    Error_Test_i/Read_WithError_0/U0/reset_n
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.045     2.249 r  Error_Test_i/Read_WithError_0/U0/read_complete_i_2/O
                         net (fo=70, routed)          0.122     2.371    Error_Test_i/Read_WithError_0/U0/read_complete_i_2_n_0
    SLICE_X6Y34          LDCE                                         r  Error_Test_i/Read_WithError_0/U0/WE_n_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.367ns (78.942%)  route 0.365ns (21.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.495    Error_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y35          FDRE                                         r  Error_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Error_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.365     2.000    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.226 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.226    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.005ns (47.118%)  route 1.128ns (52.882%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.559     1.463    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X15Y31         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.591 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[13]/Q
                         net (fo=1, routed)           1.128     2.719    gen_iobuf[13].iobuf_inst/T
    U3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.596 r  gen_iobuf[13].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.596    DQ[13]
    U3                                                                r  DQ[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.005ns (47.162%)  route 1.126ns (52.838%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.564     1.468    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X15Y38         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDPE (Prop_fdpe_C_Q)         0.128     1.596 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[3]/Q
                         net (fo=1, routed)           1.126     2.722    gen_iobuf[3].iobuf_inst/T
    W3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.599 r  gen_iobuf[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.599    DQ[3]
    W3                                                                r  DQ[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 0.965ns (44.730%)  route 1.192ns (55.270%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.559     1.463    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X15Y31         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.604 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[6]/Q
                         net (fo=1, routed)           1.192     2.796    gen_iobuf[6].iobuf_inst/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.620 r  gen_iobuf[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.620    DQ[6]
    V4                                                                r  DQ[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 0.965ns (42.629%)  route 1.299ns (57.371%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.562     1.466    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X15Y35         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[4]/Q
                         net (fo=1, routed)           1.299     2.905    gen_iobuf[4].iobuf_inst/T
    V3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.729 r  gen_iobuf[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.729    DQ[4]
    V3                                                                r  DQ[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.006ns (43.506%)  route 1.306ns (56.494%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.559     1.463    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X15Y31         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.591 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[11]/Q
                         net (fo=1, routed)           1.306     2.897    gen_iobuf[11].iobuf_inst/T
    U2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.775 r  gen_iobuf[11].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.775    DQ[11]
    U2                                                                r  DQ[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.416ns (60.545%)  route 0.923ns (39.455%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.560     1.464    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X8Y32          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.148     1.612 r  Error_Test_i/RW_ROUTER_0/U0/DQ_o_reg[5]/Q
                         net (fo=1, routed)           0.923     2.535    gen_iobuf[5].iobuf_inst/I
    W5                   OBUFT (Prop_obuft_I_O)       1.268     3.803 r  gen_iobuf[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.803    DQ[5]
    W5                                                                r  DQ[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/A_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.416ns (60.105%)  route 0.940ns (39.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.564     1.468    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X8Y38          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/A_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.148     1.616 r  Error_Test_i/RW_ROUTER_0/U0/A_reg[21]/Q
                         net (fo=1, routed)           0.940     2.555    A_OBUF[21]
    T2                   OBUF (Prop_obuf_I_O)         1.268     3.823 r  A_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.823    A[21]
    T2                                                                r  A[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 0.965ns (40.864%)  route 1.397ns (59.136%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.559     1.463    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X15Y31         FDPE                                         r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.604 r  Error_Test_i/RW_ROUTER_0/U0/DQ_t_reg[10]/Q
                         net (fo=1, routed)           1.397     3.000    gen_iobuf[10].iobuf_inst/T
    U5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.824 r  gen_iobuf[10].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.824    DQ[10]
    U5                                                                r  DQ[10] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.454ns  (logic 1.587ns (29.095%)  route 3.867ns (70.905%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.527     4.990    Error_Test_i/Switchmod_0/U0/i_signal
    SLICE_X6Y40          LUT3 (Prop_lut3_I1_O)        0.124     5.114 r  Error_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.340     5.454    Error_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.515     4.880    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.454ns  (logic 1.587ns (29.095%)  route 3.867ns (70.905%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.527     4.990    Error_Test_i/Switchmod_0/U0/i_signal
    SLICE_X6Y40          LUT3 (Prop_lut3_I1_O)        0.124     5.114 r  Error_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.340     5.454    Error_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.515     4.880    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_Test_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.613ns (31.379%)  route 3.527ns (68.621%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.527     4.990    Error_Test_i/Switchmod_0/U0/i_signal
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.150     5.140 r  Error_Test_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     5.140    Error_Test_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.515     4.880    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 DQ[14]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.835ns  (logic 1.477ns (30.541%)  route 3.358ns (69.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  DQ[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[14].iobuf_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  gen_iobuf[14].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.358     4.835    Error_Test_i/Read_WithError_0/U0/DQ_i[14]
    SLICE_X5Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.506     4.871    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X5Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[14]/C

Slack:                    inf
  Source:                 DQ[12]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.743ns  (logic 1.474ns (31.085%)  route 3.269ns (68.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  DQ[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[12].iobuf_inst/IO
    W6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  gen_iobuf[12].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.269     4.743    Error_Test_i/Read_WithError_0/U0/DQ_i[12]
    SLICE_X5Y34          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.511     4.876    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X5Y34          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[12]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 1.463ns (30.941%)  route 3.265ns (69.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.265     4.728    Error_Test_i/Switchmod_0/U0/i_signal
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.515     4.880    Error_Test_i/Switchmod_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  Error_Test_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 DQ[4]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 1.453ns (31.267%)  route 3.195ns (68.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  DQ[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[4].iobuf_inst/IO
    V3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gen_iobuf[4].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.195     4.648    Error_Test_i/Read_WithError_0/U0/DQ_i[4]
    SLICE_X5Y34          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.511     4.876    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X5Y34          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[4]/C

Slack:                    inf
  Source:                 DQ[8]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 1.450ns (31.393%)  route 3.168ns (68.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  DQ[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[8].iobuf_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_iobuf[8].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.168     4.618    Error_Test_i/Read_WithError_0/U0/DQ_i[8]
    SLICE_X4Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.506     4.871    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[8]/C

Slack:                    inf
  Source:                 DQ[9]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.521ns  (logic 1.456ns (32.193%)  route 3.066ns (67.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  DQ[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[9].iobuf_inst/IO
    W4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  gen_iobuf[9].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.066     4.521    Error_Test_i/Read_WithError_0/U0/DQ_i[9]
    SLICE_X6Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.506     4.871    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X6Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[9]/C

Slack:                    inf
  Source:                 DQ[10]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 1.465ns (32.745%)  route 3.009ns (67.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  DQ[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[10].iobuf_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  gen_iobuf[10].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.009     4.474    Error_Test_i/Read_WithError_0/U0/DQ_i[10]
    SLICE_X5Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.506     4.871    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X5Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Error_Test_i/Read_WithError_0/U0/WE_n_reg/G
                            (positive level-sensitive latch)
  Destination:            Error_Test_i/RW_ROUTER_0/U0/WE_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.225ns (45.537%)  route 0.269ns (54.463%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          LDCE                         0.000     0.000 r  Error_Test_i/Read_WithError_0/U0/WE_n_reg/G
    SLICE_X6Y34          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  Error_Test_i/Read_WithError_0/U0/WE_n_reg/Q
                         net (fo=1, routed)           0.269     0.450    Error_Test_i/RW_ROUTER_0/U0/WE_n_read
    SLICE_X4Y35          LUT3 (Prop_lut3_I0_O)        0.044     0.494 r  Error_Test_i/RW_ROUTER_0/U0/WE_n_i_1/O
                         net (fo=1, routed)           0.000     0.494    Error_Test_i/RW_ROUTER_0/U0/WE_n_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/WE_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     2.008    Error_Test_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y35          FDRE                                         r  Error_Test_i/RW_ROUTER_0/U0/WE_n_reg/C

Slack:                    inf
  Source:                 DQ[11]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.216ns (14.462%)  route 1.279ns (85.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  DQ[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[11].iobuf_inst/IO
    U2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  gen_iobuf[11].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.279     1.495    Error_Test_i/Read_WithError_0/U0/DQ_i[11]
    SLICE_X6Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.854     2.003    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X6Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[11]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.239ns (15.770%)  route 1.274ns (84.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.274     1.512    Error_Test_i/Read_WithError_0/U0/DQ_i[3]
    SLICE_X4Y36          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     2.008    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y36          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[3]/C

Slack:                    inf
  Source:                 DQ[1]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.237ns (15.419%)  route 1.298ns (84.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DQ[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].iobuf_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  gen_iobuf[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.298     1.535    Error_Test_i/Read_WithError_0/U0/DQ_i[1]
    SLICE_X4Y36          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     2.008    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y36          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[1]/C

Slack:                    inf
  Source:                 DQ[7]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.212ns (13.812%)  route 1.326ns (86.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  DQ[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[7].iobuf_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  gen_iobuf[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.326     1.538    Error_Test_i/Read_WithError_0/U0/DQ_i[7]
    SLICE_X4Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.854     2.003    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[7]/C

Slack:                    inf
  Source:                 DQ[13]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.217ns (13.809%)  route 1.355ns (86.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  DQ[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[13].iobuf_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  gen_iobuf[13].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.355     1.572    Error_Test_i/Read_WithError_0/U0/DQ_i[13]
    SLICE_X5Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.854     2.003    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X5Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[13]/C

Slack:                    inf
  Source:                 DQ[2]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.223ns (14.093%)  route 1.357ns (85.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DQ[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[2].iobuf_inst/IO
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  gen_iobuf[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.357     1.579    Error_Test_i/Read_WithError_0/U0/DQ_i[2]
    SLICE_X4Y36          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     2.008    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y36          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[2]/C

Slack:                    inf
  Source:                 DQ[5]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.226ns (14.284%)  route 1.359ns (85.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  DQ[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[5].iobuf_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen_iobuf[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.359     1.585    Error_Test_i/Read_WithError_0/U0/DQ_i[5]
    SLICE_X4Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.854     2.003    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[5]/C

Slack:                    inf
  Source:                 DQ[0]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.587ns  (logic 0.221ns (13.928%)  route 1.366ns (86.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DQ[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[0].iobuf_inst/IO
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  gen_iobuf[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.366     1.587    Error_Test_i/Read_WithError_0/U0/DQ_i[0]
    SLICE_X4Y36          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     2.008    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X4Y36          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[0]/C

Slack:                    inf
  Source:                 DQ[6]
                            (input port)
  Destination:            Error_Test_i/Read_WithError_0/U0/data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.236ns (14.698%)  route 1.371ns (85.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  DQ[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[6].iobuf_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  gen_iobuf[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.371     1.607    Error_Test_i/Read_WithError_0/U0/DQ_i[6]
    SLICE_X6Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.854     2.003    Error_Test_i/Read_WithError_0/U0/sysclk
    SLICE_X6Y30          FDRE                                         r  Error_Test_i/Read_WithError_0/U0/data_buf_reg[6]/C





