{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 21:24:17 2019 " "Info: Processing started: Mon Apr 01 21:24:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Processor EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Processor" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "Warning: No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[15\] " "Info: Pin DATA_OUT\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[14\] " "Info: Pin DATA_OUT\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[13\] " "Info: Pin DATA_OUT\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[12\] " "Info: Pin DATA_OUT\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[11\] " "Info: Pin DATA_OUT\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[10\] " "Info: Pin DATA_OUT\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[9\] " "Info: Pin DATA_OUT\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[8\] " "Info: Pin DATA_OUT\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[7\] " "Info: Pin DATA_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[6\] " "Info: Pin DATA_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[5\] " "Info: Pin DATA_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[4\] " "Info: Pin DATA_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[3\] " "Info: Pin DATA_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[2\] " "Info: Pin DATA_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[1\] " "Info: Pin DATA_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[0\] " "Info: Pin DATA_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_R " "Info: Pin EN_R not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { EN_R } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 328 384 552 344 "EN_R" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_R } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CLK } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_W " "Info: Pin EN_W not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { EN_W } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 312 384 552 328 "EN_W" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_W } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 133 19 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 133 19 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 133 19 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 133 19 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst " "Info: Destination node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 56 376 440 104 "inst" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst2 " "Info: Destination node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst2" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 168 376 440 216 "inst2" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst1 " "Info: Destination node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst1" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 112 376 440 160 "inst1" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst3 " "Info: Destination node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst3" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 224 376 440 272 "inst3" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst8 " "Info: Destination node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst8" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 512 376 440 560 "inst8" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst10 " "Info: Destination node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst10" {  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 624 376 440 672 "inst10" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CLK } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst  " "Info: Automatically promoted node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 56 376 440 104 "inst" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst1  " "Info: Automatically promoted node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 112 376 440 160 "inst1" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst10  " "Info: Automatically promoted node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 624 376 440 672 "inst10" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst10 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst11  " "Info: Automatically promoted node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 680 376 440 728 "inst11" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst2  " "Info: Automatically promoted node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 168 376 440 216 "inst2" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst3  " "Info: Automatically promoted node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 224 376 440 272 "inst3" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst4  " "Info: Automatically promoted node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 280 376 440 328 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst5  " "Info: Automatically promoted node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 336 376 440 384 "inst5" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst6  " "Info: Automatically promoted node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 392 376 440 440 "inst6" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst7  " "Info: Automatically promoted node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 448 376 440 496 "inst7" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst8  " "Info: Automatically promoted node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 512 376 440 560 "inst8" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst9  " "Info: Automatically promoted node GPR:inst\|Demux16:inst4\|AND16_1:inst1\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AND16_1.bdf" "" { Schematic "D:/SIFO/AND16_1.bdf" { { 568 376 440 616 "inst9" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst|Demux16:inst4|AND16_1:inst1|inst9 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 2 0 16 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\] register lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\] -3.197 ns " "Info: Slack time is -3.197 ns between source register \"lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.108 ns + Largest register register " "Info: + Largest register to register requirement is 0.108 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns CLK 1 CLK Unassigned 17 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns CLK~clkctrl 2 COMB Unassigned 12 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\] 3 REG Unassigned 15 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { CLK~clkctrl lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns CLK 1 CLK Unassigned 17 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns CLK~clkctrl 2 COMB Unassigned 12 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\] 3 REG Unassigned 15 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { CLK~clkctrl lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.151 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 3.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns CLK 1 CLK Unassigned 17 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.618 ns) 3.151 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\] 2 REG Unassigned 75 " "Info: 2: + IC(1.746 ns) + CELL(0.618 ns) = 3.151 ns; Loc. = Unassigned; Fanout = 75; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 44.59 % ) " "Info: Total cell delay = 1.405 ns ( 44.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.746 ns ( 55.41 % ) " "Info: Total interconnect delay = 1.746 ns ( 55.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.151 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 3.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns CLK 1 CLK Unassigned 17 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.618 ns) 3.151 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\] 2 REG Unassigned 75 " "Info: 2: + IC(1.746 ns) + CELL(0.618 ns) = 3.151 ns; Loc. = Unassigned; Fanout = 75; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { CLK lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 44.59 % ) " "Info: Total cell delay = 1.405 ns ( 44.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.746 ns ( 55.41 % ) " "Info: Total interconnect delay = 1.746 ns ( 55.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 256 -72 96 272 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.305 ns - Longest register register " "Info: - Longest register to register delay is 3.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\] 1 REG Unassigned 75 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 75; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 0.583 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita0~COUT 2 COMB Unassigned 2 " "Info: 2: + IC(0.233 ns) + CELL(0.350 ns) = 0.583 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.618 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita1~COUT 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.618 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.653 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita2~COUT 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.653 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.688 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita3~COUT 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.688 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.723 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita4~COUT 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.723 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.758 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita5~COUT 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.758 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.793 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita6~COUT 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.793 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita6~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.828 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita7~COUT 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 0.828 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita7~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 0.995 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita8~COUT 10 COMB Unassigned 2 " "Info: 10: + IC(0.132 ns) + CELL(0.035 ns) = 0.995 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita8~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.030 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita9~COUT 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.030 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita9~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.065 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita10~COUT 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.065 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita10~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.100 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita11~COUT 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.100 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita11~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.135 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita12~COUT 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.135 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita12~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.170 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita13~COUT 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.170 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita13~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.205 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita14~COUT 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.205 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita14~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 121 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.240 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita15~COUT 17 COMB Unassigned 1 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.240 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita15~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.125 ns) 1.453 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita15~1 18 COMB Unassigned 1 " "Info: 18: + IC(0.088 ns) + CELL(0.125 ns) = 1.453 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita15~1'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.213 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 2.227 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|cout_actual 19 COMB Unassigned 16 " "Info: 19: + IC(0.417 ns) + CELL(0.357 ns) = 2.227 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|cout_actual'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 138 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.503 ns) 3.305 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\] 20 REG Unassigned 15 " "Info: 20: + IC(0.575 ns) + CELL(0.503 ns) = 3.305 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.860 ns ( 56.28 % ) " "Info: Total cell delay = 1.860 ns ( 56.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 43.72 % ) " "Info: Total interconnect delay = 1.445 ns ( 43.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.305 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.305 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.305 ns register register " "Info: Estimated most critical path is register to register delay of 3.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\] 1 REG LAB_X18_Y10 75 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y10; Fanout = 75; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 0.583 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X18_Y10 2 " "Info: 2: + IC(0.233 ns) + CELL(0.350 ns) = 0.583 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.618 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X18_Y10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.618 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.653 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X18_Y10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.653 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.688 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X18_Y10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.688 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.723 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita4~COUT 6 COMB LAB_X18_Y10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.723 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.758 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita5~COUT 7 COMB LAB_X18_Y10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.758 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.793 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita6~COUT 8 COMB LAB_X18_Y10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.793 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita6~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.828 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita7~COUT 9 COMB LAB_X18_Y10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 0.828 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita7~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 0.995 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita8~COUT 10 COMB LAB_X18_Y9 2 " "Info: 10: + IC(0.132 ns) + CELL(0.035 ns) = 0.995 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita8~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.030 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita9~COUT 11 COMB LAB_X18_Y9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.030 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita9~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.065 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita10~COUT 12 COMB LAB_X18_Y9 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.065 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita10~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.100 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita11~COUT 13 COMB LAB_X18_Y9 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.100 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita11~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.135 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita12~COUT 14 COMB LAB_X18_Y9 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.135 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita12~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.170 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita13~COUT 15 COMB LAB_X18_Y9 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.170 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita13~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.205 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita14~COUT 16 COMB LAB_X18_Y9 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.205 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita14~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 121 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.240 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita15~COUT 17 COMB LAB_X18_Y9 1 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.240 ns; Loc. = LAB_X18_Y9; Fanout = 1; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita15~COUT'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.125 ns) 1.453 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita15~1 18 COMB LAB_X18_Y9 1 " "Info: 18: + IC(0.088 ns) + CELL(0.125 ns) = 1.453 ns; Loc. = LAB_X18_Y9; Fanout = 1; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|counter_comb_bita15~1'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.213 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 2.227 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|cout_actual 19 COMB LAB_X18_Y10 16 " "Info: 19: + IC(0.417 ns) + CELL(0.357 ns) = 2.227 ns; Loc. = LAB_X18_Y10; Fanout = 16; COMB Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|cout_actual'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 138 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.503 ns) 3.305 ns lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\] 20 REG LAB_X18_Y9 15 " "Info: 20: + IC(0.575 ns) + CELL(0.503 ns) = 3.305 ns; Loc. = LAB_X18_Y9; Fanout = 15; REG Node = 'lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_f1j:auto_generated\|safe_q\[14\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_f1j.tdf" "" { Text "D:/SIFO/db/cntr_f1j.tdf" 145 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.860 ns ( 56.28 % ) " "Info: Total cell delay = 1.860 ns ( 56.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 43.72 % ) " "Info: Total interconnect delay = 1.445 ns ( 43.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.305 ns" { lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[0] lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita0~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita1~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita2~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita3~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita4~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita5~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita6~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita7~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita8~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita9~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita10~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita11~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita12~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita13~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita14~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~COUT lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|counter_comb_bita15~1 lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|cout_actual lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_f1j:auto_generated|safe_q[14] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[15\] 0 " "Info: Pin \"DATA_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[14\] 0 " "Info: Pin \"DATA_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[13\] 0 " "Info: Pin \"DATA_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[12\] 0 " "Info: Pin \"DATA_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[11\] 0 " "Info: Pin \"DATA_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[10\] 0 " "Info: Pin \"DATA_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[9\] 0 " "Info: Pin \"DATA_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[8\] 0 " "Info: Pin \"DATA_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[7\] 0 " "Info: Pin \"DATA_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[6\] 0 " "Info: Pin \"DATA_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[5\] 0 " "Info: Pin \"DATA_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[4\] 0 " "Info: Pin \"DATA_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[3\] 0 " "Info: Pin \"DATA_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[2\] 0 " "Info: Pin \"DATA_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[1\] 0 " "Info: Pin \"DATA_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[0\] 0 " "Info: Pin \"DATA_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Warning: Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[15\] a permanently enabled " "Info: Pin DATA_OUT\[15\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[14\] a permanently enabled " "Info: Pin DATA_OUT\[14\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[13\] a permanently enabled " "Info: Pin DATA_OUT\[13\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[12\] a permanently enabled " "Info: Pin DATA_OUT\[12\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[11\] a permanently enabled " "Info: Pin DATA_OUT\[11\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[10\] a permanently enabled " "Info: Pin DATA_OUT\[10\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[9\] a permanently enabled " "Info: Pin DATA_OUT\[9\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[8\] a permanently enabled " "Info: Pin DATA_OUT\[8\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[7\] a permanently enabled " "Info: Pin DATA_OUT\[7\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[6\] a permanently enabled " "Info: Pin DATA_OUT\[6\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[5\] a permanently enabled " "Info: Pin DATA_OUT\[5\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[4\] a permanently enabled " "Info: Pin DATA_OUT\[4\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[3\] a permanently enabled " "Info: Pin DATA_OUT\[3\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[2\] a permanently enabled " "Info: Pin DATA_OUT\[2\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[1\] a permanently enabled " "Info: Pin DATA_OUT\[1\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_OUT\[0\] a permanently enabled " "Info: Pin DATA_OUT\[0\] has a permanently enabled output enable" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_OUT[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 264 792 968 280 "DATA_OUT\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SIFO/Processor.fit.smsg " "Info: Generated suppressed messages file D:/SIFO/Processor.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 21:24:26 2019 " "Info: Processing ended: Mon Apr 01 21:24:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
