# vsim -c top "+UVM_TESTNAME=apb_slv_regression_test" -do "run -all ; quit" 
# Start time: 18:58:29 on Dec 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_slv_interfs(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.apb_slv_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.apb_slv_interfs(fast)
# Loading work.apb_slv_assertions(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3838) apb_slv_interfs.sv(1): Variable '/top/interfs/PRESETn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See top.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /top/interfs File: apb_slv_interfs.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all 
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_slv_regression_test...
# 
# 
# In reset
# --------------------------------------------------------------------
# Name                       Type                          Size  Value
# --------------------------------------------------------------------
# uvm_test_top               apb_slv_regression_test       -     @471 
#   env                      apb_slv_env                   -     @478 
#     act_agnt               apb_slv_active_agent          -     @485 
#       act_mon              apb_slv_active_monitor        -     @694 
#         active_item_port   uvm_analysis_port             -     @701 
#       drv                  apb_slv_driver                -     @667 
#         rsp_port           uvm_analysis_port             -     @682 
#         seq_item_port      uvm_seq_item_pull_port        -     @674 
#       seqr                 apb_slv_sequencer             -     @558 
#         rsp_export         uvm_analysis_export           -     @565 
#         seq_item_export    uvm_seq_item_pull_imp         -     @659 
#         arbitration_queue  array                         0     -    
#         lock_queue         array                         0     -    
#         num_last_reqs      integral                      32    'd1  
#         num_last_rsps      integral                      32    'd1  
#     pass_agnt              apb_slv_passive_agent         -     @492 
#       pass_mon             apb_slv_passive_monitor       -     @717 
#         passive_item_port  uvm_analysis_port             -     @724 
#     scb                    apb_slv_scoreboard            -     @530 
#       inputs_export        uvm_analysis_imp_from_input   -     @537 
#       outputs_export       uvm_analysis_imp_from_output  -     @545 
#     subscr                 apb_slv_subscriber            -     @499 
#       aport_inputs         uvm_analysis_imp_from_inp     -     @506 
#       aport_outputs        uvm_analysis_imp_from_out     -     @514 
# --------------------------------------------------------------------
# 
# 
# In reset
# ---------------------Driver in IDLE State @5---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Reset assertion passed
# ---------------------Driver in SETUP State @15---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 7f
# PSTRB = 2
# ---------------------Driver in ACCESS State @25---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 7f
# PWDATA = f709
# PSTRB = 2
# --------------------------------Active monitor @25--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	7f
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @75--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 75-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @75---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @75---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @85---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 2a
# PWDATA = a1dc
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @95---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2a
# PWDATA = a1dc
# PSTRB = 2
# --------------------------------Active monitor @95--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2a
# PWDATA:	a1dc
# PSTRB:	10
# -------------------------Scoreboard @ 95-------------------------
# Scoreboard writing a100  data into memory at address 2a
# ASSERTION PASS: PRDATA latched when PWRITE is 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @145--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @145---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @145---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @155---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 2a
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @165---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2a
# PWDATA = cf2f
# PSTRB = 2
# --------------------------------Active monitor @165--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2a
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @215--------------------------------
# PRDATA:	a100
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 215-------------------------
# Field		 Expected	Actual
# PRDATA	 a100		a100
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @215---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @215---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @225---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 2b
# PWDATA = 79c8
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @235---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2b
# PWDATA = 79c8
# PSTRB = 0
# --------------------------------Active monitor @235--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2b
# PWDATA:	79c8
# PSTRB:	00
# -------------------------Scoreboard @ 235-------------------------
# Scoreboard writing 0  data into memory at address 2b
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @285--------------------------------
# PRDATA:	a100
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @285---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @285---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @295---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 2b
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @305---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2b
# PWDATA = 38f2
# PSTRB = 3
# --------------------------------Active monitor @305--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2b
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# 
# 
# In reset
# 
# 
# In reset
# ASSERTION FAIL: Reset assertion failed
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @395--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 395-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @395---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @395---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @405---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 34
# PWDATA = 8577
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @415---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 34
# PWDATA = 8577
# PSTRB = 1
# --------------------------------Active monitor @415--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	34
# PWDATA:	8577
# PSTRB:	01
# -------------------------Scoreboard @ 415-------------------------
# Scoreboard writing 77  data into memory at address 34
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @465--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @465---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @465---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @475---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 34
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @485---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 34
# PWDATA = f4f0
# PSTRB = 3
# --------------------------------Active monitor @485--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	34
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @535--------------------------------
# PRDATA:	77
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 535-------------------------
# Field		 Expected	Actual
# PRDATA	 77		77
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @535---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @535---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @545---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 1a
# PWDATA = 7bf3
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @555---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1a
# PWDATA = 7bf3
# PSTRB = 3
# --------------------------------Active monitor @555--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	1a
# PWDATA:	7bf3
# PSTRB:	11
# -------------------------Scoreboard @ 555-------------------------
# Scoreboard writing 7bf3  data into memory at address 1a
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @605--------------------------------
# PRDATA:	77
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @605---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @605---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @615---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1a
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @625---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1a
# PWDATA = 8435
# PSTRB = 3
# --------------------------------Active monitor @625--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	1a
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @675--------------------------------
# PRDATA:	7bf3
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 675-------------------------
# Field		 Expected	Actual
# PRDATA	 7bf3		7bf3
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @675---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @675---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @685---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 38
# PWDATA = 414a
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @695---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 38
# PWDATA = 414a
# PSTRB = 2
# --------------------------------Active monitor @695--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	38
# PWDATA:	414a
# PSTRB:	10
# -------------------------Scoreboard @ 695-------------------------
# Scoreboard writing 4100  data into memory at address 38
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @745--------------------------------
# PRDATA:	7bf3
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @745---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @745---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @755---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 38
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @765---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 38
# PWDATA = a7c7
# PSTRB = 1
# --------------------------------Active monitor @765--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	38
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @815--------------------------------
# PRDATA:	4100
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 815-------------------------
# Field		 Expected	Actual
# PRDATA	 4100		4100
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @815---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @815---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @825---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = e4
# PWDATA = ef59
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @835---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = e4
# PWDATA = ef59
# PSTRB = 2
# --------------------------------Active monitor @835--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	e4
# PWDATA:	ef59
# PSTRB:	10
# -------------------------Scoreboard @ 835-------------------------
# Writing to invalid address, will result in PSLVERR
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @885--------------------------------
# PRDATA:	4100
# PREADY:	1
# PSLVERR:	1
# ---------------------Driver End of transaction @885---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @885---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @895---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = e4
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @905---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = e4
# PWDATA = 8d01
# PSTRB = 3
# --------------------------------Active monitor @905--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	e4
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @955--------------------------------
# PRDATA:	4100
# PREADY:	1
# PSLVERR:	1
# -------------------------Scoreboard @ 955-------------------------
# Field		 Expected	Actual
# PRDATA	 0		4100
# PSLVERR	     1		 1
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @955---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @955---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @965---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = c4
# PWDATA = d9b4
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @975---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = c4
# PWDATA = d9b4
# PSTRB = 3
# --------------------------------Active monitor @975--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	c4
# PWDATA:	d9b4
# PSTRB:	11
# -------------------------Scoreboard @ 975-------------------------
# Writing to invalid address, will result in PSLVERR
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1025--------------------------------
# PRDATA:	4100
# PREADY:	1
# PSLVERR:	1
# ---------------------Driver End of transaction @1025---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @1025---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1035---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = c4
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1045---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = c4
# PWDATA = cd97
# PSTRB = 2
# --------------------------------Active monitor @1045--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	c4
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1095--------------------------------
# PRDATA:	4100
# PREADY:	1
# PSLVERR:	1
# -------------------------Scoreboard @ 1095-------------------------
# Field		 Expected	Actual
# PRDATA	 0		4100
# PSLVERR	     1		 1
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @1095---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @1095---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1105---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 70
# PWDATA = 201f
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1115---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 70
# PWDATA = 201f
# PSTRB = 3
# --------------------------------Active monitor @1115--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	70
# PWDATA:	201f
# PSTRB:	11
# -------------------------Scoreboard @ 1115-------------------------
# Scoreboard writing 201f  data into memory at address 70
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1165--------------------------------
# PRDATA:	4100
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @1165---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @1165---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1175---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 70
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1185---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 70
# PWDATA = 8962
# PSTRB = 3
# --------------------------------Active monitor @1185--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	70
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1235--------------------------------
# PRDATA:	201f
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 1235-------------------------
# Field		 Expected	Actual
# PRDATA	 201f		201f
# PSLVERR	     1		 0
# PREADY	     1		 1
# ********************************************TEST FAILED********************************************
# ---------------------Driver End of transaction @1235---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @1235---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1245---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = ab
# PWDATA = ac2f
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1255---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = ab
# PWDATA = ac2f
# PSTRB = 2
# --------------------------------Active monitor @1255--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	ab
# PWDATA:	ac2f
# PSTRB:	10
# -------------------------Scoreboard @ 1255-------------------------
# Scoreboard writing ac00  data into memory at address ab
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1305--------------------------------
# PRDATA:	201f
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @1305---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @1305---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1315---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = ab
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1325---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = ab
# PWDATA = 9c9f
# PSTRB = 1
# --------------------------------Active monitor @1325--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	ab
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1375--------------------------------
# PRDATA:	ac00
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 1375-------------------------
# Field		 Expected	Actual
# PRDATA	 ac00		ac00
# PSLVERR	     1		 0
# PREADY	     1		 1
# ********************************************TEST FAILED********************************************
# ---------------------Driver End of transaction @1375---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @1375---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1385---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 45
# PWDATA = 698e
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1395---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 45
# PWDATA = 698e
# PSTRB = 2
# --------------------------------Active monitor @1395--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	45
# PWDATA:	698e
# PSTRB:	10
# -------------------------Scoreboard @ 1395-------------------------
# Scoreboard writing 6900  data into memory at address 45
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1445--------------------------------
# PRDATA:	ac00
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @1445---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @1445---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1455---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 45
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1465---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 45
# PWDATA = 9650
# PSTRB = 3
# --------------------------------Active monitor @1465--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	45
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1515--------------------------------
# PRDATA:	6900
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 1515-------------------------
# Field		 Expected	Actual
# PRDATA	 6900		6900
# PSLVERR	     1		 0
# PREADY	     1		 1
# ********************************************TEST FAILED********************************************
# ---------------------Driver End of transaction @1515---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1515: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO apb_slv_subscriber.sv(77) @ 1515: uvm_test_top.env.subscr [apb_slv_subscriber] [Input]: Coverage --> 91.07
# UVM_INFO apb_slv_subscriber.sv(78) @ 1515: uvm_test_top.env.subscr [apb_slv_subscriber] [Output]: Coverage --> 91.67
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    6
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [apb_slv_subscriber]     2
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1515 ns  Iteration: 68  Instance: /top
# End time: 18:58:31 on Dec 07,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
